-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Sun Feb 14 15:47:17 2021
-- Host        : LAPTOP-1OO1BSR3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/xilinx/vivado/final1/final1.gen/sources_1/bd/design_1/ip/design_1_im2col_mat_0_0/design_1_im2col_mat_0_0_sim_netlist.vhdl
-- Design      : design_1_im2col_mat_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_control_s_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    mat_h : out STD_LOGIC_VECTOR ( 5 downto 0 );
    inchannels : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mat_out : out STD_LOGIC_VECTOR ( 62 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_w : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \int_mat_h_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_mat_h_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mat_w_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_mat_h_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    mat_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \int_stride_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_kernel_size_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_i_10 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_i_4_0 : in STD_LOGIC;
    int_task_ap_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_control_s_axi : entity is "im2col_mat_control_s_axi";
end design_1_im2col_mat_0_0_im2col_mat_control_s_axi;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_4\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_4 : STD_LOGIC;
  signal auto_restart_status_reg_n_4 : STD_LOGIC;
  signal \^inchannels\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_4 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_4 : STD_LOGIC;
  signal int_auto_restart_i_1_n_4 : STD_LOGIC;
  signal int_gie_i_1_n_4 : STD_LOGIC;
  signal int_gie_i_2_n_4 : STD_LOGIC;
  signal int_gie_reg_n_4 : STD_LOGIC;
  signal int_ier12_out : STD_LOGIC;
  signal \int_ier[5]_i_2_n_4\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[2]\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[3]\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[4]\ : STD_LOGIC;
  signal int_inchannels0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \int_inchannels[5]_i_1_n_4\ : STD_LOGIC;
  signal int_isr9_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr[5]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_4_[5]\ : STD_LOGIC;
  signal \int_kernel_size[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_kernel_size[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_kernel_size[2]_i_1_n_4\ : STD_LOGIC;
  signal \int_kernel_size[2]_i_2_n_4\ : STD_LOGIC;
  signal \^int_kernel_size_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal int_mat_h0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \int_mat_h[5]_i_1_n_4\ : STD_LOGIC;
  signal \int_mat_h[5]_i_3_n_4\ : STD_LOGIC;
  signal \int_mat_in[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_mat_in[63]_i_1_n_4\ : STD_LOGIC;
  signal \int_mat_in[63]_i_3_n_4\ : STD_LOGIC;
  signal int_mat_in_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_mat_in_reg04_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_mat_out[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_mat_out[63]_i_1_n_4\ : STD_LOGIC;
  signal int_mat_out_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_mat_out_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_mat_out_reg_n_4_[0]\ : STD_LOGIC;
  signal int_mat_w0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \int_mat_w[5]_i_1_n_4\ : STD_LOGIC;
  signal \int_padding[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_padding[0]_i_2_n_4\ : STD_LOGIC;
  signal \int_padding_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_stride[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_stride[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_stride[2]_i_1_n_4\ : STD_LOGIC;
  signal \int_stride[2]_i_2_n_4\ : STD_LOGIC;
  signal \^int_stride_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_4 : STD_LOGIC;
  signal \^mat_h\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mat_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^mat_out\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^mat_w\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal p_1_in1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \rdata[0]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_4\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \rdata_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \rdata_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \rdata_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \rdata_reg[5]_i_4_n_4\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_104[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_inchannels[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_inchannels[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_inchannels[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inchannels[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inchannels[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_inchannels[5]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_mat_h[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_mat_h[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_mat_h[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_mat_h[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_mat_h[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_mat_h[5]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_mat_h[5]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_mat_in[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_mat_in[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_mat_in[11]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_mat_in[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_mat_in[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_mat_in[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_mat_in[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_mat_in[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_mat_in[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_mat_in[18]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_mat_in[19]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_mat_in[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_mat_in[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_mat_in[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_mat_in[22]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_mat_in[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_mat_in[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_mat_in[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_mat_in[26]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_mat_in[27]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_mat_in[28]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_mat_in[29]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_mat_in[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_mat_in[30]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_mat_in[31]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_mat_in[32]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_mat_in[33]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_mat_in[34]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_mat_in[35]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_mat_in[36]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_mat_in[37]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_mat_in[38]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_mat_in[39]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_mat_in[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_mat_in[40]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_mat_in[41]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_mat_in[42]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_mat_in[43]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_mat_in[44]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_mat_in[45]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_mat_in[46]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_mat_in[47]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_mat_in[48]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_mat_in[49]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_mat_in[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_mat_in[50]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_mat_in[51]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_mat_in[52]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_mat_in[53]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_mat_in[54]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_mat_in[55]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_mat_in[56]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_mat_in[57]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_mat_in[58]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_mat_in[59]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_mat_in[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_mat_in[60]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_mat_in[61]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_mat_in[62]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_mat_in[63]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_mat_in[63]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_mat_in[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_mat_in[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_mat_in[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_mat_in[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_mat_out[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_mat_out[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_mat_out[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_mat_out[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_mat_out[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_mat_out[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_mat_out[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_mat_out[16]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_mat_out[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_mat_out[18]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_mat_out[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_mat_out[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_mat_out[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_mat_out[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_mat_out[22]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_mat_out[23]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_mat_out[24]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_mat_out[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_mat_out[26]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_mat_out[27]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_mat_out[28]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_mat_out[29]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_mat_out[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_mat_out[30]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_mat_out[31]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_mat_out[32]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_mat_out[33]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_mat_out[34]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_mat_out[35]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_mat_out[36]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_mat_out[37]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_mat_out[38]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_mat_out[39]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_mat_out[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_mat_out[40]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_mat_out[41]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_mat_out[42]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_mat_out[43]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_mat_out[44]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_mat_out[45]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_mat_out[46]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_mat_out[47]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_mat_out[48]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_mat_out[49]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_mat_out[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_mat_out[50]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_mat_out[51]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_mat_out[52]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_mat_out[53]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_mat_out[54]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_mat_out[55]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_mat_out[56]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_mat_out[57]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_mat_out[58]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_mat_out[59]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_mat_out[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_mat_out[60]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_mat_out[61]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_mat_out[62]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_mat_out[63]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_mat_out[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_mat_out[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_mat_out[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_mat_out[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_mat_w[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_mat_w[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_mat_w[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_mat_w[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_mat_w[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_mat_w[5]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_padding[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_stride[2]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[5]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[6]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair4";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  inchannels(5 downto 0) <= \^inchannels\(5 downto 0);
  \int_kernel_size_reg[2]_0\(2 downto 0) <= \^int_kernel_size_reg[2]_0\(2 downto 0);
  \int_stride_reg[2]_0\(2 downto 0) <= \^int_stride_reg[2]_0\(2 downto 0);
  mat_h(5 downto 0) <= \^mat_h\(5 downto 0);
  mat_in(63 downto 0) <= \^mat_in\(63 downto 0);
  mat_out(62 downto 0) <= \^mat_out\(62 downto 0);
  mat_w(5 downto 0) <= \^mat_w\(5 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_4\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[2]_i_1_n_4\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => int_task_ap_done_reg_0(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_4\,
      Q => \^s_axi_control_rvalid\,
      R => int_task_ap_done_reg_0(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_4\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_4\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_4\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => int_task_ap_done_reg_0(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => int_task_ap_done_reg_0(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_4\,
      Q => \^s_axi_control_bvalid\,
      R => int_task_ap_done_reg_0(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_4\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => \ap_CS_fsm_reg[1]_2\,
      I5 => \ap_CS_fsm_reg[1]_3\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \^ap_start\,
      O => \ap_CS_fsm[1]_i_2_n_4\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_10_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_4,
      O => auto_restart_status_i_1_n_4
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_4,
      Q => auto_restart_status_reg_n_4,
      R => int_task_ap_done_reg_0(0)
    );
\i_fu_104[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_10_in(2),
      R => int_task_ap_done_reg_0(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_10_in(7),
      I1 => ap_done,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_4
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_4,
      Q => \int_ap_ready__0\,
      R => int_task_ap_done_reg_0(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_10_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_4
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_ier[5]_i_2_n_4\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[3]\,
      I5 => s_axi_control_WSTRB(0),
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_4,
      Q => \^ap_start\,
      R => int_task_ap_done_reg_0(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => p_10_in(7),
      O => int_auto_restart_i_1_n_4
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \int_ier[5]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[4]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_4,
      Q => p_10_in(7),
      R => int_task_ap_done_reg_0(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_4_[3]\,
      I3 => int_gie_i_2_n_4,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => int_gie_reg_n_4,
      O => int_gie_i_1_n_4
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_mat_in[63]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[2]\,
      I2 => \waddr_reg_n_4_[5]\,
      O => int_gie_i_2_n_4
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_4,
      Q => int_gie_reg_n_4,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \int_ier[5]_i_2_n_4\,
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \waddr_reg_n_4_[3]\,
      O => int_ier12_out
    );
\int_ier[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_4_[6]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_4_[1]\,
      I5 => \waddr_reg_n_4_[2]\,
      O => \int_ier[5]_i_2_n_4\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(0),
      Q => \int_ier_reg_n_4_[0]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(1),
      Q => p_0_in6_in,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(2),
      Q => \int_ier_reg_n_4_[2]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(3),
      Q => \int_ier_reg_n_4_[3]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(4),
      Q => \int_ier_reg_n_4_[4]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_ier_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_control_WDATA(5),
      Q => p_0_in,
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(0),
      O => int_inchannels0(0)
    );
\int_inchannels[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(1),
      O => int_inchannels0(1)
    );
\int_inchannels[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(2),
      O => int_inchannels0(2)
    );
\int_inchannels[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(3),
      O => int_inchannels0(3)
    );
\int_inchannels[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(4),
      O => int_inchannels0(4)
    );
\int_inchannels[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \int_ier[5]_i_2_n_4\,
      O => \int_inchannels[5]_i_1_n_4\
    );
\int_inchannels[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^inchannels\(5),
      O => int_inchannels0(5)
    );
\int_inchannels_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(0),
      Q => \^inchannels\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(1),
      Q => \^inchannels\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(2),
      Q => \^inchannels\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(3),
      Q => \^inchannels\(3),
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(4),
      Q => \^inchannels\(4),
      R => int_task_ap_done_reg_0(0)
    );
\int_inchannels_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inchannels[5]_i_1_n_4\,
      D => int_inchannels0(5),
      Q => \^inchannels\(5),
      R => int_task_ap_done_reg_0(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr9_out,
      I2 => \int_ier_reg_n_4_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_4_[0]\,
      O => \int_isr[0]_i_1_n_4\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \int_mat_in[63]_i_3_n_4\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[3]\,
      O => int_isr9_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr9_out,
      I2 => p_0_in6_in,
      I3 => ap_done,
      I4 => p_1_in1_in,
      O => \int_isr[1]_i_1_n_4\
    );
\int_isr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => int_isr9_out,
      I2 => \int_isr_reg_n_4_[5]\,
      O => \int_isr[5]_i_1_n_4\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_4\,
      Q => \int_isr_reg_n_4_[0]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_4\,
      Q => p_1_in1_in,
      R => int_task_ap_done_reg_0(0)
    );
\int_isr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[5]_i_1_n_4\,
      Q => \int_isr_reg_n_4_[5]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_kernel_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_kernel_size[2]_i_2_n_4\,
      I3 => \^int_kernel_size_reg[2]_0\(0),
      O => \int_kernel_size[0]_i_1_n_4\
    );
\int_kernel_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_kernel_size[2]_i_2_n_4\,
      I3 => \^int_kernel_size_reg[2]_0\(1),
      O => \int_kernel_size[1]_i_1_n_4\
    );
\int_kernel_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_kernel_size[2]_i_2_n_4\,
      I3 => \^int_kernel_size_reg[2]_0\(2),
      O => \int_kernel_size[2]_i_1_n_4\
    );
\int_kernel_size[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \int_mat_h[5]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[6]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr_reg_n_4_[2]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[3]\,
      O => \int_kernel_size[2]_i_2_n_4\
    );
\int_kernel_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_kernel_size[0]_i_1_n_4\,
      Q => \^int_kernel_size_reg[2]_0\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_kernel_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_kernel_size[1]_i_1_n_4\,
      Q => \^int_kernel_size_reg[2]_0\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_kernel_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_kernel_size[2]_i_1_n_4\,
      Q => \^int_kernel_size_reg[2]_0\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(0),
      O => int_mat_h0(0)
    );
\int_mat_h[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(1),
      O => int_mat_h0(1)
    );
\int_mat_h[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(2),
      O => int_mat_h0(2)
    );
\int_mat_h[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(3),
      O => int_mat_h0(3)
    );
\int_mat_h[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(4),
      O => int_mat_h0(4)
    );
\int_mat_h[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \int_mat_h[5]_i_3_n_4\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[2]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \int_mat_h[5]_i_1_n_4\
    );
\int_mat_h[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_h\(5),
      O => int_mat_h0(5)
    );
\int_mat_h[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_4_[0]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_4_[1]\,
      O => \int_mat_h[5]_i_3_n_4\
    );
\int_mat_h_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(0),
      Q => \^mat_h\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(1),
      Q => \^mat_h\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(2),
      Q => \^mat_h\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(3),
      Q => \^mat_h\(3),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(4),
      Q => \^mat_h\(4),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_h_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_h[5]_i_1_n_4\,
      D => int_mat_h0(5),
      Q => \^mat_h\(5),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(0),
      O => int_mat_in_reg04_out(0)
    );
\int_mat_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(10),
      O => int_mat_in_reg04_out(10)
    );
\int_mat_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(11),
      O => int_mat_in_reg04_out(11)
    );
\int_mat_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(12),
      O => int_mat_in_reg04_out(12)
    );
\int_mat_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(13),
      O => int_mat_in_reg04_out(13)
    );
\int_mat_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(14),
      O => int_mat_in_reg04_out(14)
    );
\int_mat_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(15),
      O => int_mat_in_reg04_out(15)
    );
\int_mat_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(16),
      O => int_mat_in_reg04_out(16)
    );
\int_mat_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(17),
      O => int_mat_in_reg04_out(17)
    );
\int_mat_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(18),
      O => int_mat_in_reg04_out(18)
    );
\int_mat_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(19),
      O => int_mat_in_reg04_out(19)
    );
\int_mat_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(1),
      O => int_mat_in_reg04_out(1)
    );
\int_mat_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(20),
      O => int_mat_in_reg04_out(20)
    );
\int_mat_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(21),
      O => int_mat_in_reg04_out(21)
    );
\int_mat_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(22),
      O => int_mat_in_reg04_out(22)
    );
\int_mat_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(23),
      O => int_mat_in_reg04_out(23)
    );
\int_mat_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(24),
      O => int_mat_in_reg04_out(24)
    );
\int_mat_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(25),
      O => int_mat_in_reg04_out(25)
    );
\int_mat_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(26),
      O => int_mat_in_reg04_out(26)
    );
\int_mat_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(27),
      O => int_mat_in_reg04_out(27)
    );
\int_mat_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(28),
      O => int_mat_in_reg04_out(28)
    );
\int_mat_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(29),
      O => int_mat_in_reg04_out(29)
    );
\int_mat_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(2),
      O => int_mat_in_reg04_out(2)
    );
\int_mat_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(30),
      O => int_mat_in_reg04_out(30)
    );
\int_mat_in[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \int_ier[5]_i_2_n_4\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_mat_in[31]_i_1_n_4\
    );
\int_mat_in[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(31),
      O => int_mat_in_reg04_out(31)
    );
\int_mat_in[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(32),
      O => int_mat_in_reg0(0)
    );
\int_mat_in[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(33),
      O => int_mat_in_reg0(1)
    );
\int_mat_in[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(34),
      O => int_mat_in_reg0(2)
    );
\int_mat_in[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(35),
      O => int_mat_in_reg0(3)
    );
\int_mat_in[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(36),
      O => int_mat_in_reg0(4)
    );
\int_mat_in[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(37),
      O => int_mat_in_reg0(5)
    );
\int_mat_in[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(38),
      O => int_mat_in_reg0(6)
    );
\int_mat_in[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(39),
      O => int_mat_in_reg0(7)
    );
\int_mat_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(3),
      O => int_mat_in_reg04_out(3)
    );
\int_mat_in[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(40),
      O => int_mat_in_reg0(8)
    );
\int_mat_in[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(41),
      O => int_mat_in_reg0(9)
    );
\int_mat_in[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(42),
      O => int_mat_in_reg0(10)
    );
\int_mat_in[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(43),
      O => int_mat_in_reg0(11)
    );
\int_mat_in[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(44),
      O => int_mat_in_reg0(12)
    );
\int_mat_in[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(45),
      O => int_mat_in_reg0(13)
    );
\int_mat_in[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(46),
      O => int_mat_in_reg0(14)
    );
\int_mat_in[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(47),
      O => int_mat_in_reg0(15)
    );
\int_mat_in[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(48),
      O => int_mat_in_reg0(16)
    );
\int_mat_in[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(49),
      O => int_mat_in_reg0(17)
    );
\int_mat_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(4),
      O => int_mat_in_reg04_out(4)
    );
\int_mat_in[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(50),
      O => int_mat_in_reg0(18)
    );
\int_mat_in[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(51),
      O => int_mat_in_reg0(19)
    );
\int_mat_in[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(52),
      O => int_mat_in_reg0(20)
    );
\int_mat_in[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(53),
      O => int_mat_in_reg0(21)
    );
\int_mat_in[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(54),
      O => int_mat_in_reg0(22)
    );
\int_mat_in[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_in\(55),
      O => int_mat_in_reg0(23)
    );
\int_mat_in[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(56),
      O => int_mat_in_reg0(24)
    );
\int_mat_in[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(57),
      O => int_mat_in_reg0(25)
    );
\int_mat_in[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(58),
      O => int_mat_in_reg0(26)
    );
\int_mat_in[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(59),
      O => int_mat_in_reg0(27)
    );
\int_mat_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(5),
      O => int_mat_in_reg04_out(5)
    );
\int_mat_in[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(60),
      O => int_mat_in_reg0(28)
    );
\int_mat_in[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(61),
      O => int_mat_in_reg0(29)
    );
\int_mat_in[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(62),
      O => int_mat_in_reg0(30)
    );
\int_mat_in[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \waddr_reg_n_4_[2]\,
      I2 => \int_mat_in[63]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \waddr_reg_n_4_[3]\,
      O => \int_mat_in[63]_i_1_n_4\
    );
\int_mat_in[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_in\(63),
      O => int_mat_in_reg0(31)
    );
\int_mat_in[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_4_[0]\,
      I4 => \waddr_reg_n_4_[6]\,
      O => \int_mat_in[63]_i_3_n_4\
    );
\int_mat_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(6),
      O => int_mat_in_reg04_out(6)
    );
\int_mat_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_in\(7),
      O => int_mat_in_reg04_out(7)
    );
\int_mat_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(8),
      O => int_mat_in_reg04_out(8)
    );
\int_mat_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_in\(9),
      O => int_mat_in_reg04_out(9)
    );
\int_mat_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(0),
      Q => \^mat_in\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(10),
      Q => \^mat_in\(10),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(11),
      Q => \^mat_in\(11),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(12),
      Q => \^mat_in\(12),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(13),
      Q => \^mat_in\(13),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(14),
      Q => \^mat_in\(14),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(15),
      Q => \^mat_in\(15),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(16),
      Q => \^mat_in\(16),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(17),
      Q => \^mat_in\(17),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(18),
      Q => \^mat_in\(18),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(19),
      Q => \^mat_in\(19),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(1),
      Q => \^mat_in\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(20),
      Q => \^mat_in\(20),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(21),
      Q => \^mat_in\(21),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(22),
      Q => \^mat_in\(22),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(23),
      Q => \^mat_in\(23),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(24),
      Q => \^mat_in\(24),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(25),
      Q => \^mat_in\(25),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(26),
      Q => \^mat_in\(26),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(27),
      Q => \^mat_in\(27),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(28),
      Q => \^mat_in\(28),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(29),
      Q => \^mat_in\(29),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(2),
      Q => \^mat_in\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(30),
      Q => \^mat_in\(30),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(31),
      Q => \^mat_in\(31),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(0),
      Q => \^mat_in\(32),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(1),
      Q => \^mat_in\(33),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(2),
      Q => \^mat_in\(34),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(3),
      Q => \^mat_in\(35),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(4),
      Q => \^mat_in\(36),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(5),
      Q => \^mat_in\(37),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(6),
      Q => \^mat_in\(38),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(7),
      Q => \^mat_in\(39),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(3),
      Q => \^mat_in\(3),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(8),
      Q => \^mat_in\(40),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(9),
      Q => \^mat_in\(41),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(10),
      Q => \^mat_in\(42),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(11),
      Q => \^mat_in\(43),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(12),
      Q => \^mat_in\(44),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(13),
      Q => \^mat_in\(45),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(14),
      Q => \^mat_in\(46),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(15),
      Q => \^mat_in\(47),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(16),
      Q => \^mat_in\(48),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(17),
      Q => \^mat_in\(49),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(4),
      Q => \^mat_in\(4),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(18),
      Q => \^mat_in\(50),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(19),
      Q => \^mat_in\(51),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(20),
      Q => \^mat_in\(52),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(21),
      Q => \^mat_in\(53),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(22),
      Q => \^mat_in\(54),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(23),
      Q => \^mat_in\(55),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(24),
      Q => \^mat_in\(56),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(25),
      Q => \^mat_in\(57),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(26),
      Q => \^mat_in\(58),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(27),
      Q => \^mat_in\(59),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(5),
      Q => \^mat_in\(5),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(28),
      Q => \^mat_in\(60),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(29),
      Q => \^mat_in\(61),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(30),
      Q => \^mat_in\(62),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[63]_i_1_n_4\,
      D => int_mat_in_reg0(31),
      Q => \^mat_in\(63),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(6),
      Q => \^mat_in\(6),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(7),
      Q => \^mat_in\(7),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(8),
      Q => \^mat_in\(8),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_in[31]_i_1_n_4\,
      D => int_mat_in_reg04_out(9),
      Q => \^mat_in\(9),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_mat_out_reg_n_4_[0]\,
      O => int_mat_out_reg01_out(0)
    );
\int_mat_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(9),
      O => int_mat_out_reg01_out(10)
    );
\int_mat_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(10),
      O => int_mat_out_reg01_out(11)
    );
\int_mat_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(11),
      O => int_mat_out_reg01_out(12)
    );
\int_mat_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(12),
      O => int_mat_out_reg01_out(13)
    );
\int_mat_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(13),
      O => int_mat_out_reg01_out(14)
    );
\int_mat_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(14),
      O => int_mat_out_reg01_out(15)
    );
\int_mat_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(15),
      O => int_mat_out_reg01_out(16)
    );
\int_mat_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(16),
      O => int_mat_out_reg01_out(17)
    );
\int_mat_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(17),
      O => int_mat_out_reg01_out(18)
    );
\int_mat_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(18),
      O => int_mat_out_reg01_out(19)
    );
\int_mat_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(0),
      O => int_mat_out_reg01_out(1)
    );
\int_mat_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(19),
      O => int_mat_out_reg01_out(20)
    );
\int_mat_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(20),
      O => int_mat_out_reg01_out(21)
    );
\int_mat_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(21),
      O => int_mat_out_reg01_out(22)
    );
\int_mat_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(22),
      O => int_mat_out_reg01_out(23)
    );
\int_mat_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(23),
      O => int_mat_out_reg01_out(24)
    );
\int_mat_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(24),
      O => int_mat_out_reg01_out(25)
    );
\int_mat_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(25),
      O => int_mat_out_reg01_out(26)
    );
\int_mat_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(26),
      O => int_mat_out_reg01_out(27)
    );
\int_mat_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(27),
      O => int_mat_out_reg01_out(28)
    );
\int_mat_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(28),
      O => int_mat_out_reg01_out(29)
    );
\int_mat_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(1),
      O => int_mat_out_reg01_out(2)
    );
\int_mat_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(29),
      O => int_mat_out_reg01_out(30)
    );
\int_mat_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \int_mat_in[63]_i_3_n_4\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[4]\,
      O => \int_mat_out[31]_i_1_n_4\
    );
\int_mat_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(30),
      O => int_mat_out_reg01_out(31)
    );
\int_mat_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(31),
      O => int_mat_out_reg0(0)
    );
\int_mat_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(32),
      O => int_mat_out_reg0(1)
    );
\int_mat_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(33),
      O => int_mat_out_reg0(2)
    );
\int_mat_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(34),
      O => int_mat_out_reg0(3)
    );
\int_mat_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(35),
      O => int_mat_out_reg0(4)
    );
\int_mat_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(36),
      O => int_mat_out_reg0(5)
    );
\int_mat_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(37),
      O => int_mat_out_reg0(6)
    );
\int_mat_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(38),
      O => int_mat_out_reg0(7)
    );
\int_mat_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(2),
      O => int_mat_out_reg01_out(3)
    );
\int_mat_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(39),
      O => int_mat_out_reg0(8)
    );
\int_mat_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(40),
      O => int_mat_out_reg0(9)
    );
\int_mat_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(41),
      O => int_mat_out_reg0(10)
    );
\int_mat_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(42),
      O => int_mat_out_reg0(11)
    );
\int_mat_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(43),
      O => int_mat_out_reg0(12)
    );
\int_mat_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(44),
      O => int_mat_out_reg0(13)
    );
\int_mat_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(45),
      O => int_mat_out_reg0(14)
    );
\int_mat_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(46),
      O => int_mat_out_reg0(15)
    );
\int_mat_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(47),
      O => int_mat_out_reg0(16)
    );
\int_mat_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(48),
      O => int_mat_out_reg0(17)
    );
\int_mat_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(3),
      O => int_mat_out_reg01_out(4)
    );
\int_mat_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(49),
      O => int_mat_out_reg0(18)
    );
\int_mat_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(50),
      O => int_mat_out_reg0(19)
    );
\int_mat_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(51),
      O => int_mat_out_reg0(20)
    );
\int_mat_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(52),
      O => int_mat_out_reg0(21)
    );
\int_mat_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(53),
      O => int_mat_out_reg0(22)
    );
\int_mat_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^mat_out\(54),
      O => int_mat_out_reg0(23)
    );
\int_mat_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(55),
      O => int_mat_out_reg0(24)
    );
\int_mat_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(56),
      O => int_mat_out_reg0(25)
    );
\int_mat_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(57),
      O => int_mat_out_reg0(26)
    );
\int_mat_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(58),
      O => int_mat_out_reg0(27)
    );
\int_mat_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(4),
      O => int_mat_out_reg01_out(5)
    );
\int_mat_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(59),
      O => int_mat_out_reg0(28)
    );
\int_mat_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(60),
      O => int_mat_out_reg0(29)
    );
\int_mat_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(61),
      O => int_mat_out_reg0(30)
    );
\int_mat_out[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \int_ier[5]_i_2_n_4\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_mat_out[63]_i_1_n_4\
    );
\int_mat_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^mat_out\(62),
      O => int_mat_out_reg0(31)
    );
\int_mat_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(5),
      O => int_mat_out_reg01_out(6)
    );
\int_mat_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_out\(6),
      O => int_mat_out_reg01_out(7)
    );
\int_mat_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(7),
      O => int_mat_out_reg01_out(8)
    );
\int_mat_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^mat_out\(8),
      O => int_mat_out_reg01_out(9)
    );
\int_mat_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(0),
      Q => \int_mat_out_reg_n_4_[0]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(10),
      Q => \^mat_out\(9),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(11),
      Q => \^mat_out\(10),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(12),
      Q => \^mat_out\(11),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(13),
      Q => \^mat_out\(12),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(14),
      Q => \^mat_out\(13),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(15),
      Q => \^mat_out\(14),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(16),
      Q => \^mat_out\(15),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(17),
      Q => \^mat_out\(16),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(18),
      Q => \^mat_out\(17),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(19),
      Q => \^mat_out\(18),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(1),
      Q => \^mat_out\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(20),
      Q => \^mat_out\(19),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(21),
      Q => \^mat_out\(20),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(22),
      Q => \^mat_out\(21),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(23),
      Q => \^mat_out\(22),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(24),
      Q => \^mat_out\(23),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(25),
      Q => \^mat_out\(24),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(26),
      Q => \^mat_out\(25),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(27),
      Q => \^mat_out\(26),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(28),
      Q => \^mat_out\(27),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(29),
      Q => \^mat_out\(28),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(2),
      Q => \^mat_out\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(30),
      Q => \^mat_out\(29),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(31),
      Q => \^mat_out\(30),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(0),
      Q => \^mat_out\(31),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(1),
      Q => \^mat_out\(32),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(2),
      Q => \^mat_out\(33),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(3),
      Q => \^mat_out\(34),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(4),
      Q => \^mat_out\(35),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(5),
      Q => \^mat_out\(36),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(6),
      Q => \^mat_out\(37),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(7),
      Q => \^mat_out\(38),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(3),
      Q => \^mat_out\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(8),
      Q => \^mat_out\(39),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(9),
      Q => \^mat_out\(40),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(10),
      Q => \^mat_out\(41),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(11),
      Q => \^mat_out\(42),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(12),
      Q => \^mat_out\(43),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(13),
      Q => \^mat_out\(44),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(14),
      Q => \^mat_out\(45),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(15),
      Q => \^mat_out\(46),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(16),
      Q => \^mat_out\(47),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(17),
      Q => \^mat_out\(48),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(4),
      Q => \^mat_out\(3),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(18),
      Q => \^mat_out\(49),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(19),
      Q => \^mat_out\(50),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(20),
      Q => \^mat_out\(51),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(21),
      Q => \^mat_out\(52),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(22),
      Q => \^mat_out\(53),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(23),
      Q => \^mat_out\(54),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(24),
      Q => \^mat_out\(55),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(25),
      Q => \^mat_out\(56),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(26),
      Q => \^mat_out\(57),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(27),
      Q => \^mat_out\(58),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(5),
      Q => \^mat_out\(4),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(28),
      Q => \^mat_out\(59),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(29),
      Q => \^mat_out\(60),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(30),
      Q => \^mat_out\(61),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[63]_i_1_n_4\,
      D => int_mat_out_reg0(31),
      Q => \^mat_out\(62),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(6),
      Q => \^mat_out\(5),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(7),
      Q => \^mat_out\(6),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(8),
      Q => \^mat_out\(7),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_out[31]_i_1_n_4\,
      D => int_mat_out_reg01_out(9),
      Q => \^mat_out\(8),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(0),
      O => int_mat_w0(0)
    );
\int_mat_w[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(1),
      O => int_mat_w0(1)
    );
\int_mat_w[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(2),
      O => int_mat_w0(2)
    );
\int_mat_w[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(3),
      O => int_mat_w0(3)
    );
\int_mat_w[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(4),
      O => int_mat_w0(4)
    );
\int_mat_w[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \int_mat_h[5]_i_3_n_4\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[3]\,
      O => \int_mat_w[5]_i_1_n_4\
    );
\int_mat_w[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^mat_w\(5),
      O => int_mat_w0(5)
    );
\int_mat_w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(0),
      Q => \^mat_w\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(1),
      Q => \^mat_w\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(2),
      Q => \^mat_w\(2),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(3),
      Q => \^mat_w\(3),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(4),
      Q => \^mat_w\(4),
      R => int_task_ap_done_reg_0(0)
    );
\int_mat_w_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_mat_w[5]_i_1_n_4\,
      D => int_mat_w0(5),
      Q => \^mat_w\(5),
      R => int_task_ap_done_reg_0(0)
    );
\int_padding[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_4_[3]\,
      I3 => \int_padding[0]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \int_padding_reg_n_4_[0]\,
      O => \int_padding[0]_i_1_n_4\
    );
\int_padding[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \int_ier[5]_i_2_n_4\,
      O => \int_padding[0]_i_2_n_4\
    );
\int_padding_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_padding[0]_i_1_n_4\,
      Q => \int_padding_reg_n_4_[0]\,
      R => int_task_ap_done_reg_0(0)
    );
\int_stride[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_stride[2]_i_2_n_4\,
      I3 => \^int_stride_reg[2]_0\(0),
      O => \int_stride[0]_i_1_n_4\
    );
\int_stride[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_stride[2]_i_2_n_4\,
      I3 => \^int_stride_reg[2]_0\(1),
      O => \int_stride[1]_i_1_n_4\
    );
\int_stride[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_stride[2]_i_2_n_4\,
      I3 => \^int_stride_reg[2]_0\(2),
      O => \int_stride[2]_i_1_n_4\
    );
\int_stride[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \int_ier[5]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_stride[2]_i_2_n_4\
    );
\int_stride_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_stride[0]_i_1_n_4\,
      Q => \^int_stride_reg[2]_0\(0),
      R => int_task_ap_done_reg_0(0)
    );
\int_stride_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_stride[1]_i_1_n_4\,
      Q => \^int_stride_reg[2]_0\(1),
      R => int_task_ap_done_reg_0(0)
    );
\int_stride_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_stride[2]_i_1_n_4\,
      Q => \^int_stride_reg[2]_0\(2),
      R => int_task_ap_done_reg_0(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D08FFFF5D085D08"
    )
        port map (
      I0 => auto_restart_status_reg_n_4,
      I1 => ap_idle,
      I2 => p_10_in(2),
      I3 => ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_4
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => int_task_ap_done_i_3_n_4,
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(6),
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      O => int_task_ap_done_i_3_n_4
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_4,
      Q => \int_task_ap_done__0\,
      R => int_task_ap_done_reg_0(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => \int_isr_reg_n_4_[5]\,
      I2 => \int_isr_reg_n_4_[0]\,
      I3 => int_gie_reg_n_4,
      O => interrupt
    );
p_reg_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^mat_w\(2),
      I1 => p_reg_reg,
      I2 => \^mat_w\(1),
      I3 => \^mat_h\(1),
      I4 => \^mat_w\(0),
      I5 => \^mat_h\(2),
      O => S(3)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^mat_w\(0),
      I1 => \^mat_h\(2),
      I2 => \^mat_w\(1),
      I3 => \^mat_h\(1),
      I4 => \^mat_h\(0),
      I5 => \^mat_w\(2),
      O => S(2)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^mat_h\(0),
      I1 => \^mat_w\(1),
      I2 => \^mat_h\(1),
      I3 => \^mat_w\(0),
      O => S(1)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mat_w\(0),
      I1 => \^mat_h\(0),
      O => S(0)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \^mat_h\(4),
      I1 => \^mat_w\(4),
      I2 => \^mat_h\(5),
      I3 => \^mat_w\(5),
      O => \int_mat_h_reg[4]_0\(1)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => p_reg_reg_i_4(0),
      I1 => \^mat_h\(4),
      I2 => \^mat_w\(4),
      I3 => p_reg_reg_i_4_0,
      I4 => \^mat_w\(5),
      I5 => \^mat_h\(3),
      O => \int_mat_h_reg[4]_0\(0)
    );
p_reg_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^mat_w\(0),
      I1 => \^mat_h\(5),
      I2 => \^mat_w\(1),
      I3 => \^mat_h\(4),
      I4 => \^mat_h\(3),
      I5 => \^mat_w\(2),
      O => \int_mat_w_reg[0]_0\(2)
    );
p_reg_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^mat_h\(3),
      I1 => \^mat_w\(1),
      I2 => \^mat_h\(4),
      I3 => \^mat_w\(0),
      O => \int_mat_w_reg[0]_0\(1)
    );
p_reg_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mat_w\(0),
      I1 => \^mat_h\(3),
      O => \int_mat_w_reg[0]_0\(0)
    );
p_reg_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^mat_h\(1),
      I1 => \^mat_w\(5),
      I2 => \^mat_h\(2),
      I3 => \^mat_w\(4),
      O => \int_mat_h_reg[1]_0\(0)
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \^mat_h\(0),
      I1 => \^mat_w\(3),
      I2 => \^mat_w\(4),
      I3 => \^mat_h\(2),
      I4 => \^mat_w\(5),
      I5 => \^mat_h\(1),
      O => \int_mat_h_reg[0]_0\(1)
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => DI(0),
      I1 => \^mat_h\(1),
      I2 => \^mat_w\(3),
      I3 => p_reg_reg_i_10,
      I4 => \^mat_w\(4),
      I5 => \^mat_h\(0),
      O => \int_mat_h_reg[0]_0\(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \rdata[0]_i_2_n_4\,
      I1 => \rdata[0]_i_3_n_4\,
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[0]_i_4_n_4\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata_reg[0]_i_5_n_4\,
      O => \rdata[0]_i_1_n_4\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(6),
      O => \rdata[0]_i_2_n_4\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_mat_out_reg_n_4_[0]\,
      I1 => \int_isr_reg_n_4_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => \^mat_in\(32),
      I4 => s_axi_control_ARADDR(4),
      I5 => int_gie_reg_n_4,
      O => \rdata[0]_i_3_n_4\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(5),
      I2 => \int_padding_reg_n_4_[0]\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[0]_i_6_n_4\,
      O => \rdata[0]_i_4_n_4\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^inchannels\(0),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^mat_h\(0),
      I3 => s_axi_control_ARADDR(6),
      I4 => \int_ier_reg_n_4_[0]\,
      O => \rdata[0]_i_6_n_4\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^mat_out\(31),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_kernel_size_reg[2]_0\(0),
      I3 => s_axi_control_ARADDR(6),
      I4 => \^ap_start\,
      O => \rdata[0]_i_7_n_4\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_stride_reg[2]_0\(0),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^mat_w\(0),
      I3 => s_axi_control_ARADDR(6),
      I4 => \^mat_in\(0),
      O => \rdata[0]_i_8_n_4\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(41),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[10]_i_2_n_4\,
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[10]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(10),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[10]_i_2_n_4\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(42),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(9),
      O => \rdata[10]_i_3_n_4\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(42),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[11]_i_2_n_4\,
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[11]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(11),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[11]_i_2_n_4\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(43),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(10),
      O => \rdata[11]_i_3_n_4\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(43),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[12]_i_2_n_4\,
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[12]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(12),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[12]_i_2_n_4\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(44),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(11),
      O => \rdata[12]_i_3_n_4\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(44),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[13]_i_2_n_4\,
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[13]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(13),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[13]_i_2_n_4\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(45),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(12),
      O => \rdata[13]_i_3_n_4\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(45),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[14]_i_2_n_4\,
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[14]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(14),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[14]_i_2_n_4\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(46),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(13),
      O => \rdata[14]_i_3_n_4\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(46),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[15]_i_2_n_4\,
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[15]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(15),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[15]_i_2_n_4\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(47),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(14),
      O => \rdata[15]_i_3_n_4\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(47),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[16]_i_2_n_4\,
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[16]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(16),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[16]_i_2_n_4\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(48),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(15),
      O => \rdata[16]_i_3_n_4\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(48),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[17]_i_2_n_4\,
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[17]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(17),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[17]_i_2_n_4\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(49),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(16),
      O => \rdata[17]_i_3_n_4\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(49),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[18]_i_2_n_4\,
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[18]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(18),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[18]_i_2_n_4\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(50),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(17),
      O => \rdata[18]_i_3_n_4\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(50),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[19]_i_2_n_4\,
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[19]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(19),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[19]_i_2_n_4\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(51),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(18),
      O => \rdata[19]_i_3_n_4\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_4\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \rdata[1]_i_5_n_4\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[1]_i_6_n_4\,
      O => \rdata[1]_i_2_n_4\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[0]_i_2_n_4\,
      I1 => \^mat_in\(33),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => p_1_in1_in,
      I5 => \^mat_out\(0),
      O => \rdata[1]_i_3_n_4\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_h\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^inchannels\(1),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_4_n_4\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_stride_reg[2]_0\(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^mat_w\(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => \^mat_in\(1),
      O => \rdata[1]_i_5_n_4\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^mat_out\(32),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_kernel_size_reg[2]_0\(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_6_n_4\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(51),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[20]_i_2_n_4\,
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[20]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(20),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[20]_i_2_n_4\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(52),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(19),
      O => \rdata[20]_i_3_n_4\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(52),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[21]_i_2_n_4\,
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[21]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(21),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[21]_i_2_n_4\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(53),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(20),
      O => \rdata[21]_i_3_n_4\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(53),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[22]_i_2_n_4\,
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[22]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(22),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[22]_i_2_n_4\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(54),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(21),
      O => \rdata[22]_i_3_n_4\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(54),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[23]_i_2_n_4\,
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[23]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(23),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[23]_i_2_n_4\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(55),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(22),
      O => \rdata[23]_i_3_n_4\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(55),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[24]_i_2_n_4\,
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[24]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(24),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[24]_i_2_n_4\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(56),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(23),
      O => \rdata[24]_i_3_n_4\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(56),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[25]_i_2_n_4\,
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[25]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(25),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[25]_i_2_n_4\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(57),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(24),
      O => \rdata[25]_i_3_n_4\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(57),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[26]_i_2_n_4\,
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[26]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(26),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[26]_i_2_n_4\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(58),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(25),
      O => \rdata[26]_i_3_n_4\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(58),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[27]_i_2_n_4\,
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[27]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(27),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[27]_i_2_n_4\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(59),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(26),
      O => \rdata[27]_i_3_n_4\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(59),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[28]_i_2_n_4\,
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[28]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(28),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[28]_i_2_n_4\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(60),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(27),
      O => \rdata[28]_i_3_n_4\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(60),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[29]_i_2_n_4\,
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[29]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(29),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[29]_i_2_n_4\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(61),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(28),
      O => \rdata[29]_i_3_n_4\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[2]_i_4_n_4\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \rdata[2]_i_5_n_4\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[2]_i_6_n_4\,
      O => \rdata[2]_i_2_n_4\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^mat_in\(34),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^mat_out\(1),
      O => \rdata[2]_i_3_n_4\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \int_ier_reg_n_4_[2]\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_h\(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^inchannels\(2),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[2]_i_4_n_4\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_stride_reg[2]_0\(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^mat_w\(2),
      I3 => s_axi_control_ARADDR(6),
      I4 => \^mat_in\(2),
      O => \rdata[2]_i_5_n_4\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^mat_out\(33),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^int_kernel_size_reg[2]_0\(2),
      I3 => s_axi_control_ARADDR(6),
      I4 => p_10_in(2),
      O => \rdata[2]_i_6_n_4\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(61),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[30]_i_2_n_4\,
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[30]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(30),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[30]_i_2_n_4\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(62),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(29),
      O => \rdata[30]_i_3_n_4\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(62),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[31]_i_3_n_4\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[31]_i_4_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(31),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_3_n_4\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(63),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(30),
      O => \rdata[31]_i_4_n_4\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[3]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[3]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[3]_i_4_n_4\,
      O => \rdata[3]_i_1_n_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^mat_in\(35),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^mat_out\(2),
      O => \rdata[3]_i_2_n_4\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \int_ier_reg_n_4_[3]\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_h\(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^inchannels\(3),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[3]_i_3_n_4\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^mat_in\(3),
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_w\(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[3]_i_5_n_4\,
      O => \rdata[3]_i_4_n_4\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \int_ap_ready__0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^mat_out\(34),
      I3 => s_axi_control_ARADDR(6),
      O => \rdata[3]_i_5_n_4\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \rdata[4]_i_2_n_4\,
      I1 => \^mat_in\(36),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^mat_out\(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata_reg[4]_i_3_n_4\,
      O => \rdata[4]_i_1_n_4\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(5),
      O => \rdata[4]_i_2_n_4\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FC0A00000C0A0"
    )
        port map (
      I0 => \^mat_in\(4),
      I1 => \^mat_w\(4),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^mat_out\(35),
      O => \rdata[4]_i_4_n_4\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \int_ier_reg_n_4_[4]\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_h\(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^inchannels\(4),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[4]_i_5_n_4\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      O => \rdata[5]_i_1_n_4\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[5]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata_reg[5]_i_4_n_4\,
      O => \rdata[5]_i_2_n_4\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^mat_out\(4),
      I1 => \int_isr_reg_n_4_[5]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(37),
      O => \rdata[5]_i_3_n_4\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FC0A00000C0A0"
    )
        port map (
      I0 => \^mat_in\(5),
      I1 => \^mat_w\(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => \^mat_out\(36),
      O => \rdata[5]_i_5_n_4\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_control_ARADDR(6),
      I2 => \^mat_h\(5),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^inchannels\(5),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[5]_i_6_n_4\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(37),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[6]_i_2_n_4\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[6]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(6),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[6]_i_2_n_4\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(38),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(5),
      O => \rdata[6]_i_3_n_4\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(38),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[7]_i_2_n_4\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \rdata[7]_i_3_n_4\,
      I1 => \^mat_in\(39),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^mat_out\(6),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[7]_i_4_n_4\,
      O => \rdata[7]_i_2_n_4\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_3_n_4\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05540054"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => p_10_in(7),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(7),
      O => \rdata[7]_i_4_n_4\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(39),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[8]_i_2_n_4\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[8]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(8),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[8]_i_2_n_4\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(40),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(7),
      O => \rdata[8]_i_3_n_4\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \^mat_out\(40),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(6),
      I5 => \rdata[9]_i_2_n_4\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB888B8"
    )
        port map (
      I0 => \rdata[9]_i_3_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^mat_in\(9),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_2_n_4\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^mat_in\(41),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^mat_out\(8),
      O => \rdata[9]_i_3_n_4\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_4\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_7_n_4\,
      I1 => \rdata[0]_i_8_n_4\,
      O => \rdata_reg[0]_i_5_n_4\,
      S => s_axi_control_ARADDR(4)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[1]_i_1_n_4\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_4\,
      I1 => \rdata[1]_i_3_n_4\,
      O => \rdata_reg[1]_i_1_n_4\,
      S => s_axi_control_ARADDR(2)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[2]_i_1_n_4\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_2_n_4\,
      I1 => \rdata[2]_i_3_n_4\,
      O => \rdata_reg[2]_i_1_n_4\,
      S => s_axi_control_ARADDR(2)
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_4\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_4\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_4_n_4\,
      I1 => \rdata[4]_i_5_n_4\,
      O => \rdata_reg[4]_i_3_n_4\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_2_n_4\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[5]_i_1_n_4\
    );
\rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_5_n_4\,
      I1 => \rdata[5]_i_6_n_4\,
      O => \rdata_reg[5]_i_4_n_4\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_4_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_4_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_4_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_4_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_4_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_4_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_4_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init is
  port (
    ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    indvar_flatten68_fu_156 : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_itr_reg_3040 : out STD_LOGIC;
    indvar_flatten_fu_148 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_fu_148_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter12_reg : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \indvar_flatten68_fu_156_reg[0]\ : in STD_LOGIC;
    indvar_flatten141_fu_172 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \first_itr_reg_304_reg[0]\ : in STD_LOGIC;
    first_itr_reg_304 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \indvar_flatten_fu_148_reg[33]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_fu_148_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init : entity is "im2col_mat_flow_control_loop_pipe_sequential_init";
end design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_4 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_4 : STD_LOGIC;
  signal \indvar_flatten_fu_148[34]_i_3_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \indvar_flatten68_fu_156[40]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_148[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_148[34]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_148[34]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \rhs_1_fu_140[31]_i_1\ : label is "soft_lutpair336";
begin
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20FFFFAA20AA20"
    )
        port map (
      I0 => Q(2),
      I1 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_done_reg1,
      I4 => ap_start,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB0000"
    )
        port map (
      I0 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_loop_exit_ready_pp0_iter12_reg,
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => ap_loop_exit_ready_pp0_iter12_reg,
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_4
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_4,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFF575"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_loop_exit_ready_pp0_iter12_reg,
      O => ap_loop_init_int_i_1_n_4
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_4,
      Q => ap_loop_init_int,
      R => '0'
    );
\first_itr_reg_304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00D00000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \first_itr_reg_304_reg[0]\,
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_loop_init_int,
      I5 => first_itr_reg_304,
      O => ap_enable_reg_pp0_iter2_reg
    );
\indvar_flatten68_fu_156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000DFDF00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_block_pp0_stage0_11001,
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I3 => \indvar_flatten68_fu_156_reg[0]\,
      I4 => indvar_flatten141_fu_172,
      I5 => CO(0),
      O => ap_loop_init_int_reg_0
    );
\indvar_flatten68_fu_156[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => CO(0),
      I1 => indvar_flatten141_fu_172,
      I2 => ap_loop_init_int,
      I3 => ap_block_pp0_stage0_11001,
      I4 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      O => indvar_flatten68_fu_156(0)
    );
\indvar_flatten_fu_148[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A828"
    )
        port map (
      I0 => \indvar_flatten_fu_148[34]_i_3_n_4\,
      I1 => \indvar_flatten_fu_148_reg[0]_0\,
      I2 => indvar_flatten141_fu_172,
      I3 => CO(0),
      I4 => \indvar_flatten_fu_148_reg[33]\(0),
      O => \indvar_flatten_fu_148_reg[0]\
    );
\indvar_flatten_fu_148[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg[33]\(0),
      I1 => CO(0),
      I2 => indvar_flatten141_fu_172,
      I3 => \indvar_flatten_fu_148[34]_i_3_n_4\,
      O => indvar_flatten_fu_148(0)
    );
\indvar_flatten_fu_148[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I1 => ap_block_pp0_stage0_11001,
      I2 => ap_loop_init_int,
      O => \indvar_flatten_fu_148[34]_i_3_n_4\
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_exit_ready_pp0_iter12_reg,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_done_cache,
      I4 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      O => ap_done
    );
\rhs_1_fu_140[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_block_pp0_stage0_11001,
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      O => first_itr_reg_3040
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer is
  port (
    gmem_WREADY : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.len_cnt_reg[6]_0\ : out STD_LOGIC;
    \dout_buf_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_equal_gen.len_cnt_reg[7]\ : in STD_LOGIC;
    m_axi_gmem_WLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer : entity is "im2col_mat_gmem_m_axi_buffer";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer is
  signal data_valid : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal dout_valid_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_2_n_4 : STD_LOGIC;
  signal empty_n_i_3_n_4 : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__0_n_4\ : STD_LOGIC;
  signal \full_n_i_3__0_n_4\ : STD_LOGIC;
  signal \^gmem_wready\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_4\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_4\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_4\ : STD_LOGIC;
  signal \i__carry_i_4_n_4\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mOutPtr0_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_8\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry__0_n_9\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \mOutPtr0_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_4\ : STD_LOGIC;
  signal mem_reg_i_11_n_4 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_30_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead1 : STD_LOGIC;
  signal show_ahead1_carry_i_1_n_4 : STD_LOGIC;
  signal show_ahead1_carry_i_2_n_4 : STD_LOGIC;
  signal show_ahead1_carry_i_3_n_4 : STD_LOGIC;
  signal show_ahead1_carry_n_6 : STD_LOGIC;
  signal show_ahead1_carry_n_7 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_4\ : STD_LOGIC;
  signal \NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_show_ahead1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_show_ahead1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair215";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mOutPtr0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \mOutPtr0_inferred__0/i__carry__0\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_write/buff_wdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair222";
begin
  gmem_WREADY <= \^gmem_wready\;
  p_30_in <= \^p_30_in\;
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000020002"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \bus_equal_gen.len_cnt_reg[7]\,
      I4 => m_axi_gmem_WLAST,
      I5 => \bus_equal_gen.WLAST_Dummy_reg\,
      O => \bus_equal_gen.len_cnt_reg[6]_0\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \bus_equal_gen.WLAST_Dummy_reg\,
      I2 => data_valid,
      I3 => burst_valid,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data_valid,
      I1 => burst_valid,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      O => \^p_30_in\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \bus_equal_gen.len_cnt_reg[7]\,
      I4 => ap_rst_n,
      O => \bus_equal_gen.len_cnt_reg[6]\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(18),
      I1 => show_ahead,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(19),
      I1 => show_ahead,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(20),
      I1 => show_ahead,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(21),
      I1 => show_ahead,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(22),
      I1 => show_ahead,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(23),
      I1 => show_ahead,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(24),
      I1 => show_ahead,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(25),
      I1 => show_ahead,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(26),
      I1 => show_ahead,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(27),
      I1 => show_ahead,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(28),
      I1 => show_ahead,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(29),
      I1 => show_ahead,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(30),
      I1 => show_ahead,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(31),
      I1 => show_ahead,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_4\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_4\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_4\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \bus_equal_gen.WLAST_Dummy_reg\,
      I2 => burst_valid,
      I3 => data_valid,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(31),
      R => SR(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(32),
      R => SR(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(33),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(34),
      R => SR(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_4\,
      Q => \dout_buf_reg[35]_0\(35),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => \dout_buf_reg[35]_0\(9),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => pop,
      I2 => data_valid,
      O => dout_valid_i_1_n_4
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_4,
      Q => data_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0F70"
    )
        port map (
      I0 => empty_n_i_2_n_4,
      I1 => empty_n_i_3_n_4,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => mOutPtr(8),
      I1 => mOutPtr(7),
      I2 => mOutPtr(6),
      I3 => mOutPtr(0),
      I4 => mOutPtr(2),
      I5 => mOutPtr(1),
      O => empty_n_i_2_n_4
    );
empty_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(4),
      I2 => mOutPtr(5),
      O => empty_n_i_3_n_4
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => push,
      I3 => pop,
      I4 => \^gmem_wready\,
      O => \full_n_i_1__0_n_4\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => mOutPtr(6),
      I1 => mOutPtr(8),
      I2 => mOutPtr(4),
      I3 => \full_n_i_3__0_n_4\,
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mOutPtr(5),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => mOutPtr(3),
      I5 => mOutPtr(7),
      O => \full_n_i_3__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_4\,
      Q => \^gmem_wready\,
      R => '0'
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(8),
      I1 => pop,
      I2 => push,
      O => \i__carry__0_i_1__1_n_4\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(7),
      I1 => pop,
      I2 => push,
      O => \i__carry__0_i_2__1_n_4\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(6),
      I1 => pop,
      I2 => push,
      O => \i__carry__0_i_3__1_n_4\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(5),
      I1 => pop,
      I2 => push,
      O => \i__carry__0_i_4__1_n_4\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(4),
      I1 => pop,
      I2 => push,
      O => \i__carry_i_1__1_n_4\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => pop,
      I2 => push,
      O => \i__carry_i_2__0_n_4\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => pop,
      I2 => push,
      O => \i__carry_i_3__1_n_4\
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => pop,
      I2 => push,
      O => \i__carry_i_4_n_4\
    );
\mOutPtr0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mOutPtr0_inferred__0/i__carry_n_4\,
      CO(2) => \mOutPtr0_inferred__0/i__carry_n_5\,
      CO(1) => \mOutPtr0_inferred__0/i__carry_n_6\,
      CO(0) => \mOutPtr0_inferred__0/i__carry_n_7\,
      CYINIT => mOutPtr(0),
      DI(3 downto 0) => mOutPtr(4 downto 1),
      O(3) => \mOutPtr0_inferred__0/i__carry_n_8\,
      O(2) => \mOutPtr0_inferred__0/i__carry_n_9\,
      O(1) => \mOutPtr0_inferred__0/i__carry_n_10\,
      O(0) => \mOutPtr0_inferred__0/i__carry_n_11\,
      S(3) => \i__carry_i_1__1_n_4\,
      S(2) => \i__carry_i_2__0_n_4\,
      S(1) => \i__carry_i_3__1_n_4\,
      S(0) => \i__carry_i_4_n_4\
    );
\mOutPtr0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mOutPtr0_inferred__0/i__carry_n_4\,
      CO(3) => \NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \mOutPtr0_inferred__0/i__carry__0_n_5\,
      CO(1) => \mOutPtr0_inferred__0/i__carry__0_n_6\,
      CO(0) => \mOutPtr0_inferred__0/i__carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mOutPtr(7 downto 5),
      O(3) => \mOutPtr0_inferred__0/i__carry__0_n_8\,
      O(2) => \mOutPtr0_inferred__0/i__carry__0_n_9\,
      O(1) => \mOutPtr0_inferred__0/i__carry__0_n_10\,
      O(0) => \mOutPtr0_inferred__0/i__carry__0_n_11\,
      S(3) => \i__carry__0_i_1__1_n_4\,
      S(2) => \i__carry__0_i_2__1_n_4\,
      S(1) => \i__carry__0_i_3__1_n_4\,
      S(0) => \i__carry__0_i_4__1_n_4\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pop,
      I1 => push,
      O => \mOutPtr[8]_i_1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[0]_i_1_n_4\,
      Q => mOutPtr(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry_n_11\,
      Q => mOutPtr(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry_n_10\,
      Q => mOutPtr(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry_n_9\,
      Q => mOutPtr(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry_n_8\,
      Q => mOutPtr(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry__0_n_11\,
      Q => mOutPtr(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry__0_n_10\,
      Q => mOutPtr(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry__0_n_9\,
      Q => mOutPtr(7),
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr0_inferred__0/i__carry__0_n_8\,
      Q => mOutPtr(8),
      R => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => DOADO(7),
      DIADI(14) => DOADO(7),
      DIADI(13) => DOADO(7),
      DIADI(12) => DOADO(7),
      DIADI(11) => DOADO(7),
      DIADI(10) => DOADO(7),
      DIADI(9) => DOADO(7),
      DIADI(8) => DOADO(7),
      DIADI(7 downto 0) => DOADO(7 downto 0),
      DIBDI(15 downto 2) => B"00000000000000",
      DIBDI(1) => DOADO(7),
      DIBDI(0) => DOADO(7),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^gmem_wready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__0_n_4\,
      I2 => raddr(6),
      I3 => pop,
      O => rnext(7)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__0_n_4\
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => mem_reg_i_11_n_4
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__0_n_4\,
      I2 => pop,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_11_n_4,
      I2 => pop,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => pop,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(7),
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => DOADO(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SR(0)
    );
show_ahead1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_show_ahead1_carry_CO_UNCONNECTED(3),
      CO(2) => show_ahead1,
      CO(1) => show_ahead1_carry_n_6,
      CO(0) => show_ahead1_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_show_ahead1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => show_ahead1_carry_i_1_n_4,
      S(1) => show_ahead1_carry_i_2_n_4,
      S(0) => show_ahead1_carry_i_3_n_4
    );
show_ahead1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(6),
      I1 => mOutPtr(7),
      I2 => mOutPtr(8),
      O => show_ahead1_carry_i_1_n_4
    );
show_ahead1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(4),
      I2 => mOutPtr(5),
      O => show_ahead1_carry_i_2_n_4
    );
show_ahead1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => pop,
      I3 => mOutPtr(0),
      O => show_ahead1_carry_i_3_n_4
    );
show_ahead_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => show_ahead1,
      I1 => push,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_4\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_4\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_4\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_4\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_4\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_4\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_4\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_4\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_4\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_4\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_4\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_4\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_4\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_4\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_4\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_4\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_4\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_4\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    next_beat : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0\ : entity is "im2col_mat_gmem_m_axi_buffer";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__0_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__1_n_4\ : STD_LOGIC;
  signal \full_n_i_2__5_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mOutPtr19_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_4\ : STD_LOGIC;
  signal mem_reg_i_10_n_4 : STD_LOGIC;
  signal mem_reg_i_9_n_4 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead1 : STD_LOGIC;
  signal \show_ahead1_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \show_ahead1_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \show_ahead1_carry_i_3__0_n_4\ : STD_LOGIC;
  signal show_ahead1_carry_n_6 : STD_LOGIC;
  signal show_ahead1_carry_n_7 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_4\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_show_ahead1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_show_ahead1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair83";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair102";
begin
  beat_valid <= \^beat_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => dout_valid_reg_1,
      I2 => rdata_ack_t,
      O => next_beat
    );
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => Q(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => Q(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => Q(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => Q(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => Q(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => Q(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => Q(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => Q(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => Q(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => Q(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => Q(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => Q(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => Q(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => Q(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => Q(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => Q(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => Q(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => Q(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => Q(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => Q(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => Q(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => Q(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => Q(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => Q(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => Q(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_4\,
      Q => Q(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => Q(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => Q(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => Q(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => Q(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => Q(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => Q(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => Q(9),
      R => SR(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => dout_valid_reg_1,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_4,
      O => \dout_valid_i_1__0_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_4\,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7F0F707070"
    )
        port map (
      I0 => \empty_n_i_2__0_n_4\,
      I1 => \empty_n_i_3__0_n_4\,
      I2 => pop,
      I3 => m_axi_gmem_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => mOutPtr(8),
      I1 => mOutPtr(7),
      I2 => mOutPtr(6),
      I3 => mOutPtr(0),
      I4 => mOutPtr(2),
      I5 => mOutPtr(1),
      O => \empty_n_i_2__0_n_4\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(4),
      I2 => mOutPtr(5),
      O => \empty_n_i_3__0_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(8),
      I2 => \full_n_i_2__5_n_4\,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_gmem_RVALID,
      I5 => pop,
      O => \full_n_i_1__1_n_4\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mOutPtr(7),
      I1 => \mOutPtr[8]_i_5_n_4\,
      I2 => mOutPtr(6),
      O => \full_n_i_2__5_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop,
      I1 => m_axi_gmem_RVALID,
      I2 => \^full_n_reg_0\,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA9A9A9A9A9A9"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => pop,
      I4 => m_axi_gmem_RVALID,
      I5 => \^full_n_reg_0\,
      O => \mOutPtr[2]_i_1_n_4\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => pop,
      I5 => push,
      O => \mOutPtr[3]_i_1_n_4\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => mOutPtr(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => mOutPtr(3),
      I5 => mOutPtr19_out,
      O => \mOutPtr[4]_i_1_n_4\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787878787878784B"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_4\,
      I1 => mOutPtr19_out,
      I2 => mOutPtr(5),
      I3 => mOutPtr(3),
      I4 => \mOutPtr[5]_i_3_n_4\,
      I5 => mOutPtr(4),
      O => \mOutPtr[5]_i_1_n_4\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mOutPtr(4),
      I1 => mOutPtr(3),
      I2 => mOutPtr(2),
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      O => \mOutPtr[5]_i_2_n_4\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => \mOutPtr[5]_i_3_n_4\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => mOutPtr(6),
      I1 => \mOutPtr[8]_i_3_n_4\,
      I2 => pop,
      I3 => m_axi_gmem_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => \mOutPtr[8]_i_5_n_4\,
      O => \mOutPtr[6]_i_1_n_4\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65AA6A6A6AAA6A6"
    )
        port map (
      I0 => mOutPtr(7),
      I1 => \mOutPtr[8]_i_3_n_4\,
      I2 => mOutPtr(6),
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr[8]_i_5_n_4\,
      O => \mOutPtr[7]_i_1_n_4\
    );
\mOutPtr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700F700F700"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => dout_valid_reg_1,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_4,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_gmem_RVALID,
      O => \mOutPtr[8]_i_1__0_n_4\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AAAA9AAAAAAA9A"
    )
        port map (
      I0 => mOutPtr(8),
      I1 => mOutPtr(6),
      I2 => \mOutPtr[8]_i_3_n_4\,
      I3 => mOutPtr(7),
      I4 => mOutPtr19_out,
      I5 => \mOutPtr[8]_i_5_n_4\,
      O => \mOutPtr[8]_i_2_n_4\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mOutPtr(5),
      I1 => mOutPtr(4),
      I2 => mOutPtr(3),
      I3 => mOutPtr(2),
      I4 => mOutPtr(1),
      I5 => mOutPtr(0),
      O => \mOutPtr[8]_i_3_n_4\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800088888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_gmem_RVALID,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      I5 => empty_n_reg_n_4,
      O => mOutPtr19_out
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mOutPtr(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => mOutPtr(3),
      I5 => mOutPtr(4),
      O => \mOutPtr[8]_i_5_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[0]_i_1__0_n_4\,
      Q => mOutPtr(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[1]_i_1_n_4\,
      Q => mOutPtr(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[2]_i_1_n_4\,
      Q => mOutPtr(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[3]_i_1_n_4\,
      Q => mOutPtr(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[4]_i_1_n_4\,
      Q => mOutPtr(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[5]_i_1_n_4\,
      Q => mOutPtr(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[6]_i_1_n_4\,
      Q => mOutPtr(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[7]_i_1_n_4\,
      Q => mOutPtr(7),
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_4\,
      D => \mOutPtr[8]_i_2_n_4\,
      Q => mOutPtr(8),
      R => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_36,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem_RVALID,
      WEBWE(2) => m_axi_gmem_RVALID,
      WEBWE(1) => m_axi_gmem_RVALID,
      WEBWE(0) => m_axi_gmem_RVALID
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_4,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => raddr(0),
      O => mem_reg_i_10_n_4
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => mem_reg_i_9_n_4,
      I3 => raddr(6),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => mem_reg_i_10_n_4,
      I4 => raddr(3),
      I5 => raddr(5),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => mem_reg_i_10_n_4,
      I3 => raddr(2),
      I4 => raddr(4),
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => pop,
      I4 => raddr(1),
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => pop,
      I3 => raddr(0),
      I4 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A666666AAAAAAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_4,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => raddr(0),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_n_4,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => pop,
      I4 => raddr(1),
      I5 => raddr(3),
      O => mem_reg_i_9_n_4
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SR(0)
    );
show_ahead1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_show_ahead1_carry_CO_UNCONNECTED(3),
      CO(2) => show_ahead1,
      CO(1) => show_ahead1_carry_n_6,
      CO(0) => show_ahead1_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_show_ahead1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \show_ahead1_carry_i_1__0_n_4\,
      S(1) => \show_ahead1_carry_i_2__0_n_4\,
      S(0) => \show_ahead1_carry_i_3__0_n_4\
    );
\show_ahead1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(6),
      I1 => mOutPtr(7),
      I2 => mOutPtr(8),
      O => \show_ahead1_carry_i_1__0_n_4\
    );
\show_ahead1_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(4),
      I2 => mOutPtr(5),
      O => \show_ahead1_carry_i_2__0_n_4\
    );
\show_ahead1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => pop,
      I3 => mOutPtr(0),
      O => \show_ahead1_carry_i_3__0_n_4\
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => show_ahead1,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_gmem_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_4\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_4\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_4\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_4\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_4\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_4\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_4\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_4\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_4\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_4\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_4\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_4\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_4\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_4\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_4\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_4\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_4\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_4\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_buf : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_3 : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \sect_len_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \could_multi_bursts.awlen_buf[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf[3]_i_2_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo : entity is "im2col_mat_gmem_m_axi_fifo";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_4\ : STD_LOGIC;
  signal \^bus_equal_gen.len_cnt_reg[4]\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_4\ : STD_LOGIC;
  signal \data_vld_i_1__0_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__3_n_4\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__2_n_4\ : STD_LOGIC;
  signal \full_n_i_2__1_n_4\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^last_sect_buf\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf[9]_i_3_n_4\ : STD_LOGIC;
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair227";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair228";
begin
  burst_valid <= \^burst_valid\;
  \bus_equal_gen.len_cnt_reg[4]\ <= \^bus_equal_gen.len_cnt_reg[4]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_sect_buf <= \^last_sect_buf\;
  next_wreq <= \^next_wreq\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg_0(0)
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \^q\(3),
      I4 => \bus_equal_gen.WLAST_Dummy_i_3_n_4\,
      O => \^bus_equal_gen.len_cnt_reg[4]\
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^q\(2),
      I4 => Q(1),
      I5 => \^q\(1),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_4\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(0),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(1),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(2),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(3),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_4\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_4\,
      O => \^sect_len_buf_reg[7]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(7),
      I1 => \could_multi_bursts.awlen_buf[3]_i_2_1\(3),
      I2 => \could_multi_bursts.awlen_buf[3]_i_2_1\(4),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(8),
      I4 => \could_multi_bursts.awlen_buf[3]_i_2_1\(5),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(9),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_4\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(4),
      I1 => \could_multi_bursts.awlen_buf[3]_i_2_1\(0),
      I2 => \could_multi_bursts.awlen_buf[3]_i_2_1\(1),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(5),
      I4 => \could_multi_bursts.awlen_buf[3]_i_2_1\(2),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_4\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^last_sect_buf\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \empty_n_i_1__3_n_4\,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__0_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^bus_equal_gen.len_cnt_reg[4]\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => empty_n_reg_0(0),
      I4 => \^burst_valid\,
      O => \empty_n_i_1__3_n_4\
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => CO(0),
      I2 => wreq_handling_reg_2,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg_1(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__3_n_4\,
      D => data_vld_reg_n_4,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => wreq_handling_reg_3,
      I4 => fifo_wreq_valid,
      O => \^next_wreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5DDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__1_n_4\,
      I3 => push,
      I4 => \empty_n_i_1__3_n_4\,
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__2_n_4\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__1_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_4\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0FFF0F00E000"
    )
        port map (
      I0 => \pout_reg_n_4_[1]\,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \empty_n_i_1__3_n_4\,
      I3 => data_vld_reg_n_4,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7BFBF08084000"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_4,
      I2 => \empty_n_i_1__3_n_4\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_4,
      I2 => \empty_n_i_1__3_n_4\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[2]_i_1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__3_n_4\,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__3_n_4\,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__3_n_4\,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__3_n_4\,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^last_sect_buf\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(20),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(21),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(22),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(23),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(24),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(25),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(26),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(27),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(28),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(29),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(30),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(31),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(32),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(33),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(34),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(35),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(36),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(37),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(38),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(39),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(40),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(41),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(42),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(43),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(44),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(45),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(46),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(47),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(48),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(49),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(50),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => \^next_wreq\,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(51),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002022AAAAAAAA"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \sect_len_buf[9]_i_3_n_4\,
      I2 => \sect_len_buf_reg[3]\,
      I3 => \sect_len_buf_reg[3]_0\,
      I4 => \^sect_len_buf_reg[7]\,
      I5 => \sect_len_buf_reg[3]_1\,
      O => \^last_sect_buf\
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => \sect_len_buf_reg[3]_1\,
      I2 => fifo_resp_ready,
      O => \sect_len_buf[9]_i_3_n_4\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => wreq_handling_reg_3,
      I2 => CO(0),
      I3 => \^last_sect_buf\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_wreq_ack : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \q_reg[92]_0\ : out STD_LOGIC_VECTOR ( 90 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[70]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[66]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[78]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[82]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[86]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[90]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[93]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \end_addr_buf_reg[63]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_buf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : in STD_LOGIC;
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[94]_0\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0\ : entity is "im2col_mat_gmem_m_axi_fifo";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__1_n_4\ : STD_LOGIC;
  signal data_vld_i_2_n_4 : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 95 downto 93 );
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__4_n_4\ : STD_LOGIC;
  signal \full_n_i_2__2_n_4\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_4 : STD_LOGIC;
  signal invalid_len_event_i_3_n_4 : STD_LOGIC;
  signal invalid_len_event_i_4_n_4 : STD_LOGIC;
  signal invalid_len_event_i_5_n_4 : STD_LOGIC;
  signal invalid_len_event_i_6_n_4 : STD_LOGIC;
  signal invalid_len_event_i_7_n_4 : STD_LOGIC;
  signal invalid_len_event_i_8_n_4 : STD_LOGIC;
  signal invalid_len_event_i_9_n_4 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][66]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][67]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][68]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][69]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][70]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][71]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][72]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][73]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][74]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][75]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][76]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][77]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][78]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][79]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][80]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][81]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][82]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][83]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][84]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][85]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][86]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][87]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][88]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][89]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][90]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][91]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][92]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][93]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][94]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][95]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_2_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[92]_0\ : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair263";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][73]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][73]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][73]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][74]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][74]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][74]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][75]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][75]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][75]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][76]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][76]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][76]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][77]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][77]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][77]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][78]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][78]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][78]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][79]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][79]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][79]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][80]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][80]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][80]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][81]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][81]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][81]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][82]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][82]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][82]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][83]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][83]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][83]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][84]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][84]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][84]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][85]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][85]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][85]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][86]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][86]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][86]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][87]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][87]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][87]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][88]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][88]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][88]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][89]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][89]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][89]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][90]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][90]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][90]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][91]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][91]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][91]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][92]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][92]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][92]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][93]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][93]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][93]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][94]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][94]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][94]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][95]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][95]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][95]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair263";
begin
  SR(0) <= \^sr\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[92]_0\(90 downto 0) <= \^q_reg[92]_0\(90 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => \align_len_reg[31]\,
      I4 => ap_rst_n,
      O => wreq_handling_reg(0)
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_i_2_n_4,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__1_n_4\
    );
data_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => \align_len_reg[31]\,
      I4 => \^fifo_wreq_valid\,
      O => data_vld_i_2_n_4
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_4\,
      Q => data_vld_reg_n_4,
      R => \^sr\(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_4,
      Q => \^fifo_wreq_valid\,
      R => \^sr\(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5FFF5FFF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_4\,
      I2 => \pout[2]_i_2_n_4\,
      I3 => \^rs2f_wreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__4_n_4\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__2_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_4\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(68),
      O => \q_reg[70]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(67),
      O => \q_reg[70]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(66),
      O => \q_reg[70]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(65),
      O => \q_reg[70]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(72),
      O => S(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(71),
      O => S(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(70),
      O => S(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(69),
      O => S(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(76),
      O => \q_reg[78]_0\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(75),
      O => \q_reg[78]_0\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(74),
      O => \q_reg[78]_0\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(73),
      O => \q_reg[78]_0\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(80),
      O => \q_reg[82]_0\(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(79),
      O => \q_reg[82]_0\(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(78),
      O => \q_reg[82]_0\(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(77),
      O => \q_reg[82]_0\(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(84),
      O => \q_reg[86]_0\(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(83),
      O => \q_reg[86]_0\(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(82),
      O => \q_reg[86]_0\(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(81),
      O => \q_reg[86]_0\(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(88),
      O => \q_reg[90]_0\(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(87),
      O => \q_reg[90]_0\(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(86),
      O => \q_reg[90]_0\(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(85),
      O => \q_reg[90]_0\(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_wreq_data(93),
      O => \q_reg[93]_0\(2)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(90),
      O => \q_reg[93]_0\(1)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(89),
      O => \q_reg[93]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(64),
      O => \q_reg[66]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(63),
      O => \q_reg[66]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[92]_0\(62),
      O => \q_reg[66]_0\(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_data(95),
      I2 => invalid_len_event_i_2_n_4,
      I3 => invalid_len_event_i_3_n_4,
      I4 => invalid_len_event_i_4_n_4,
      O => \^empty_n_reg_0\
    );
invalid_len_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => invalid_len_event_i_5_n_4,
      I1 => invalid_len_event_i_6_n_4,
      I2 => invalid_len_event_i_7_n_4,
      I3 => \^q_reg[92]_0\(74),
      I4 => \^q_reg[92]_0\(75),
      I5 => \^q_reg[92]_0\(72),
      O => invalid_len_event_i_2_n_4
    );
invalid_len_event_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(70),
      I1 => \^q_reg[92]_0\(68),
      I2 => \^q_reg[92]_0\(78),
      I3 => fifo_wreq_data(94),
      I4 => invalid_len_event_i_8_n_4,
      O => invalid_len_event_i_3_n_4
    );
invalid_len_event_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(69),
      I1 => \^q_reg[92]_0\(85),
      I2 => \^q_reg[92]_0\(63),
      I3 => \^q_reg[92]_0\(84),
      I4 => invalid_len_event_i_9_n_4,
      O => invalid_len_event_i_4_n_4
    );
invalid_len_event_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(90),
      I1 => \^q_reg[92]_0\(86),
      I2 => \^q_reg[92]_0\(73),
      I3 => \^q_reg[92]_0\(67),
      O => invalid_len_event_i_5_n_4
    );
invalid_len_event_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(80),
      I1 => \^q_reg[92]_0\(66),
      I2 => fifo_wreq_data(93),
      I3 => \^q_reg[92]_0\(81),
      O => invalid_len_event_i_6_n_4
    );
invalid_len_event_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(77),
      I1 => \^q_reg[92]_0\(64),
      I2 => \^q_reg[92]_0\(62),
      I3 => \^q_reg[92]_0\(71),
      O => invalid_len_event_i_7_n_4
    );
invalid_len_event_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(89),
      I1 => \^q_reg[92]_0\(87),
      I2 => \^q_reg[92]_0\(88),
      I3 => \^q_reg[92]_0\(79),
      O => invalid_len_event_i_8_n_4
    );
invalid_len_event_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q_reg[92]_0\(83),
      I1 => \^q_reg[92]_0\(82),
      I2 => \^q_reg[92]_0\(76),
      I3 => \^q_reg[92]_0\(65),
      O => invalid_len_event_i_9_n_4
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      I1 => \last_sect_carry__3_0\(3),
      O => \end_addr_buf_reg[63]\(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(2),
      I2 => \last_sect_carry__3_0\(0),
      I3 => \last_sect_carry__3\(0),
      I4 => \last_sect_carry__3_0\(1),
      I5 => \last_sect_carry__3\(1),
      O => \end_addr_buf_reg[63]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_4\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(31),
      Q => \mem_reg[4][31]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(32),
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(33),
      Q => \mem_reg[4][33]_srl5_n_4\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(34),
      Q => \mem_reg[4][34]_srl5_n_4\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(35),
      Q => \mem_reg[4][35]_srl5_n_4\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(36),
      Q => \mem_reg[4][36]_srl5_n_4\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(37),
      Q => \mem_reg[4][37]_srl5_n_4\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(38),
      Q => \mem_reg[4][38]_srl5_n_4\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(39),
      Q => \mem_reg[4][39]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(40),
      Q => \mem_reg[4][40]_srl5_n_4\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(41),
      Q => \mem_reg[4][41]_srl5_n_4\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(42),
      Q => \mem_reg[4][42]_srl5_n_4\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(43),
      Q => \mem_reg[4][43]_srl5_n_4\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(44),
      Q => \mem_reg[4][44]_srl5_n_4\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(45),
      Q => \mem_reg[4][45]_srl5_n_4\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(46),
      Q => \mem_reg[4][46]_srl5_n_4\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(47),
      Q => \mem_reg[4][47]_srl5_n_4\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(48),
      Q => \mem_reg[4][48]_srl5_n_4\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(49),
      Q => \mem_reg[4][49]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(50),
      Q => \mem_reg[4][50]_srl5_n_4\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(51),
      Q => \mem_reg[4][51]_srl5_n_4\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(52),
      Q => \mem_reg[4][52]_srl5_n_4\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(53),
      Q => \mem_reg[4][53]_srl5_n_4\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(54),
      Q => \mem_reg[4][54]_srl5_n_4\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(55),
      Q => \mem_reg[4][55]_srl5_n_4\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(56),
      Q => \mem_reg[4][56]_srl5_n_4\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(57),
      Q => \mem_reg[4][57]_srl5_n_4\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(58),
      Q => \mem_reg[4][58]_srl5_n_4\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(59),
      Q => \mem_reg[4][59]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(60),
      Q => \mem_reg[4][60]_srl5_n_4\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(61),
      Q => \mem_reg[4][61]_srl5_n_4\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(62),
      Q => \mem_reg[4][64]_srl5_n_4\
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(63),
      Q => \mem_reg[4][65]_srl5_n_4\
    );
\mem_reg[4][66]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][66]_srl5_n_4\
    );
\mem_reg[4][67]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][67]_srl5_n_4\
    );
\mem_reg[4][68]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][68]_srl5_n_4\
    );
\mem_reg[4][69]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][69]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][70]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][70]_srl5_n_4\
    );
\mem_reg[4][71]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][71]_srl5_n_4\
    );
\mem_reg[4][72]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][72]_srl5_n_4\
    );
\mem_reg[4][73]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][73]_srl5_n_4\
    );
\mem_reg[4][74]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][74]_srl5_n_4\
    );
\mem_reg[4][75]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][75]_srl5_n_4\
    );
\mem_reg[4][76]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][76]_srl5_n_4\
    );
\mem_reg[4][77]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][77]_srl5_n_4\
    );
\mem_reg[4][78]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][78]_srl5_n_4\
    );
\mem_reg[4][79]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][79]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][80]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][80]_srl5_n_4\
    );
\mem_reg[4][81]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][81]_srl5_n_4\
    );
\mem_reg[4][82]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][82]_srl5_n_4\
    );
\mem_reg[4][83]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][83]_srl5_n_4\
    );
\mem_reg[4][84]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][84]_srl5_n_4\
    );
\mem_reg[4][85]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][85]_srl5_n_4\
    );
\mem_reg[4][86]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][86]_srl5_n_4\
    );
\mem_reg[4][87]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][87]_srl5_n_4\
    );
\mem_reg[4][88]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][88]_srl5_n_4\
    );
\mem_reg[4][89]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][89]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][90]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][90]_srl5_n_4\
    );
\mem_reg[4][91]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][91]_srl5_n_4\
    );
\mem_reg[4][92]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][92]_srl5_n_4\
    );
\mem_reg[4][93]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][93]_srl5_n_4\
    );
\mem_reg[4][94]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][94]_srl5_n_4\
    );
\mem_reg[4][95]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(64),
      Q => \mem_reg[4][95]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[94]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2_n_4\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2_n_4\,
      O => \pout[2]_i_1_n_4\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => last_sect_buf,
      O => \pout[2]_i_2_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^q_reg[92]_0\(0),
      R => \^sr\(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^q_reg[92]_0\(10),
      R => \^sr\(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^q_reg[92]_0\(11),
      R => \^sr\(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^q_reg[92]_0\(12),
      R => \^sr\(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^q_reg[92]_0\(13),
      R => \^sr\(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^q_reg[92]_0\(14),
      R => \^sr\(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^q_reg[92]_0\(15),
      R => \^sr\(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^q_reg[92]_0\(16),
      R => \^sr\(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^q_reg[92]_0\(17),
      R => \^sr\(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^q_reg[92]_0\(18),
      R => \^sr\(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^q_reg[92]_0\(19),
      R => \^sr\(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^q_reg[92]_0\(1),
      R => \^sr\(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^q_reg[92]_0\(20),
      R => \^sr\(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^q_reg[92]_0\(21),
      R => \^sr\(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^q_reg[92]_0\(22),
      R => \^sr\(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^q_reg[92]_0\(23),
      R => \^sr\(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^q_reg[92]_0\(24),
      R => \^sr\(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^q_reg[92]_0\(25),
      R => \^sr\(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^q_reg[92]_0\(26),
      R => \^sr\(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^q_reg[92]_0\(27),
      R => \^sr\(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^q_reg[92]_0\(28),
      R => \^sr\(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^q_reg[92]_0\(29),
      R => \^sr\(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^q_reg[92]_0\(2),
      R => \^sr\(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_4\,
      Q => \^q_reg[92]_0\(30),
      R => \^sr\(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][31]_srl5_n_4\,
      Q => \^q_reg[92]_0\(31),
      R => \^sr\(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^q_reg[92]_0\(32),
      R => \^sr\(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][33]_srl5_n_4\,
      Q => \^q_reg[92]_0\(33),
      R => \^sr\(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][34]_srl5_n_4\,
      Q => \^q_reg[92]_0\(34),
      R => \^sr\(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][35]_srl5_n_4\,
      Q => \^q_reg[92]_0\(35),
      R => \^sr\(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][36]_srl5_n_4\,
      Q => \^q_reg[92]_0\(36),
      R => \^sr\(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][37]_srl5_n_4\,
      Q => \^q_reg[92]_0\(37),
      R => \^sr\(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][38]_srl5_n_4\,
      Q => \^q_reg[92]_0\(38),
      R => \^sr\(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][39]_srl5_n_4\,
      Q => \^q_reg[92]_0\(39),
      R => \^sr\(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^q_reg[92]_0\(3),
      R => \^sr\(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][40]_srl5_n_4\,
      Q => \^q_reg[92]_0\(40),
      R => \^sr\(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][41]_srl5_n_4\,
      Q => \^q_reg[92]_0\(41),
      R => \^sr\(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][42]_srl5_n_4\,
      Q => \^q_reg[92]_0\(42),
      R => \^sr\(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][43]_srl5_n_4\,
      Q => \^q_reg[92]_0\(43),
      R => \^sr\(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][44]_srl5_n_4\,
      Q => \^q_reg[92]_0\(44),
      R => \^sr\(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][45]_srl5_n_4\,
      Q => \^q_reg[92]_0\(45),
      R => \^sr\(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][46]_srl5_n_4\,
      Q => \^q_reg[92]_0\(46),
      R => \^sr\(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][47]_srl5_n_4\,
      Q => \^q_reg[92]_0\(47),
      R => \^sr\(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][48]_srl5_n_4\,
      Q => \^q_reg[92]_0\(48),
      R => \^sr\(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][49]_srl5_n_4\,
      Q => \^q_reg[92]_0\(49),
      R => \^sr\(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^q_reg[92]_0\(4),
      R => \^sr\(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][50]_srl5_n_4\,
      Q => \^q_reg[92]_0\(50),
      R => \^sr\(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][51]_srl5_n_4\,
      Q => \^q_reg[92]_0\(51),
      R => \^sr\(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][52]_srl5_n_4\,
      Q => \^q_reg[92]_0\(52),
      R => \^sr\(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][53]_srl5_n_4\,
      Q => \^q_reg[92]_0\(53),
      R => \^sr\(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][54]_srl5_n_4\,
      Q => \^q_reg[92]_0\(54),
      R => \^sr\(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][55]_srl5_n_4\,
      Q => \^q_reg[92]_0\(55),
      R => \^sr\(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][56]_srl5_n_4\,
      Q => \^q_reg[92]_0\(56),
      R => \^sr\(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][57]_srl5_n_4\,
      Q => \^q_reg[92]_0\(57),
      R => \^sr\(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][58]_srl5_n_4\,
      Q => \^q_reg[92]_0\(58),
      R => \^sr\(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][59]_srl5_n_4\,
      Q => \^q_reg[92]_0\(59),
      R => \^sr\(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^q_reg[92]_0\(5),
      R => \^sr\(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][60]_srl5_n_4\,
      Q => \^q_reg[92]_0\(60),
      R => \^sr\(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][61]_srl5_n_4\,
      Q => \^q_reg[92]_0\(61),
      R => \^sr\(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][64]_srl5_n_4\,
      Q => \^q_reg[92]_0\(62),
      R => \^sr\(0)
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][65]_srl5_n_4\,
      Q => \^q_reg[92]_0\(63),
      R => \^sr\(0)
    );
\q_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][66]_srl5_n_4\,
      Q => \^q_reg[92]_0\(64),
      R => \^sr\(0)
    );
\q_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][67]_srl5_n_4\,
      Q => \^q_reg[92]_0\(65),
      R => \^sr\(0)
    );
\q_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][68]_srl5_n_4\,
      Q => \^q_reg[92]_0\(66),
      R => \^sr\(0)
    );
\q_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][69]_srl5_n_4\,
      Q => \^q_reg[92]_0\(67),
      R => \^sr\(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^q_reg[92]_0\(6),
      R => \^sr\(0)
    );
\q_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][70]_srl5_n_4\,
      Q => \^q_reg[92]_0\(68),
      R => \^sr\(0)
    );
\q_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][71]_srl5_n_4\,
      Q => \^q_reg[92]_0\(69),
      R => \^sr\(0)
    );
\q_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][72]_srl5_n_4\,
      Q => \^q_reg[92]_0\(70),
      R => \^sr\(0)
    );
\q_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][73]_srl5_n_4\,
      Q => \^q_reg[92]_0\(71),
      R => \^sr\(0)
    );
\q_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][74]_srl5_n_4\,
      Q => \^q_reg[92]_0\(72),
      R => \^sr\(0)
    );
\q_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][75]_srl5_n_4\,
      Q => \^q_reg[92]_0\(73),
      R => \^sr\(0)
    );
\q_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][76]_srl5_n_4\,
      Q => \^q_reg[92]_0\(74),
      R => \^sr\(0)
    );
\q_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][77]_srl5_n_4\,
      Q => \^q_reg[92]_0\(75),
      R => \^sr\(0)
    );
\q_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][78]_srl5_n_4\,
      Q => \^q_reg[92]_0\(76),
      R => \^sr\(0)
    );
\q_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][79]_srl5_n_4\,
      Q => \^q_reg[92]_0\(77),
      R => \^sr\(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^q_reg[92]_0\(7),
      R => \^sr\(0)
    );
\q_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][80]_srl5_n_4\,
      Q => \^q_reg[92]_0\(78),
      R => \^sr\(0)
    );
\q_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][81]_srl5_n_4\,
      Q => \^q_reg[92]_0\(79),
      R => \^sr\(0)
    );
\q_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][82]_srl5_n_4\,
      Q => \^q_reg[92]_0\(80),
      R => \^sr\(0)
    );
\q_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][83]_srl5_n_4\,
      Q => \^q_reg[92]_0\(81),
      R => \^sr\(0)
    );
\q_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][84]_srl5_n_4\,
      Q => \^q_reg[92]_0\(82),
      R => \^sr\(0)
    );
\q_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][85]_srl5_n_4\,
      Q => \^q_reg[92]_0\(83),
      R => \^sr\(0)
    );
\q_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][86]_srl5_n_4\,
      Q => \^q_reg[92]_0\(84),
      R => \^sr\(0)
    );
\q_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][87]_srl5_n_4\,
      Q => \^q_reg[92]_0\(85),
      R => \^sr\(0)
    );
\q_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][88]_srl5_n_4\,
      Q => \^q_reg[92]_0\(86),
      R => \^sr\(0)
    );
\q_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][89]_srl5_n_4\,
      Q => \^q_reg[92]_0\(87),
      R => \^sr\(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^q_reg[92]_0\(8),
      R => \^sr\(0)
    );
\q_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][90]_srl5_n_4\,
      Q => \^q_reg[92]_0\(88),
      R => \^sr\(0)
    );
\q_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][91]_srl5_n_4\,
      Q => \^q_reg[92]_0\(89),
      R => \^sr\(0)
    );
\q_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][92]_srl5_n_4\,
      Q => \^q_reg[92]_0\(90),
      R => \^sr\(0)
    );
\q_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][93]_srl5_n_4\,
      Q => fifo_wreq_data(93),
      R => \^sr\(0)
    );
\q_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][94]_srl5_n_4\,
      Q => fifo_wreq_data(94),
      R => \^sr\(0)
    );
\q_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][95]_srl5_n_4\,
      Q => fifo_wreq_data(95),
      R => \^sr\(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^q_reg[92]_0\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10\ is
  port (
    readRequestFIFONotEmpty : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[64]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[64]_1\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \start_addr_reg[2]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.arlen_buf[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10\ : entity is "im2col_mat_gmem_m_axi_fifo";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_4\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__5_n_4\ : STD_LOGIC;
  signal \full_n_i_2__0_n_4\ : STD_LOGIC;
  signal \full_n_i_3__1_n_4\ : STD_LOGIC;
  signal \full_n_i_4__0_n_4\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[64]_1\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^readrequestfifonotempty\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__0\ : label is "soft_lutpair137";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__1\ : label is "soft_lutpair137";
begin
  \q_reg[64]_1\(62 downto 0) <= \^q_reg[64]_1\(62 downto 0);
  readRequestFIFONotEmpty <= \^readrequestfifonotempty\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[64]_1\(62),
      O => \q_reg[64]_0\(0)
    );
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \^readrequestfifonotempty\,
      I1 => \start_addr_reg[2]_0\,
      I2 => CO(0),
      I3 => \start_addr_reg[2]\,
      O => empty_n_reg_0(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_4\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_4\,
      O => \sect_len_buf_reg[7]\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(3),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_0\(4),
      I3 => Q(4),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_0\(5),
      I5 => Q(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_4\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(0),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_0\(1),
      I3 => Q(1),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_0\(2),
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_4\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_2__0_n_4\,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__3_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_4,
      Q => \^readrequestfifonotempty\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__0_n_4\,
      I1 => ap_rst_n,
      I2 => \^rs2f_rreq_ack\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_3__1_n_4\,
      I5 => \full_n_i_4__0_n_4\,
      O => \full_n_i_1__5_n_4\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => \start_addr_reg[2]\,
      I2 => CO(0),
      I3 => \start_addr_reg[2]_0\,
      I4 => \^readrequestfifonotempty\,
      O => \full_n_i_2__0_n_4\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_4_[0]\,
      I1 => \pout_reg_n_4_[1]\,
      O => \full_n_i_3__1_n_4\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \start_addr_reg[2]\,
      I1 => CO(0),
      I2 => \start_addr_reg[2]_0\,
      I3 => \^readrequestfifonotempty\,
      I4 => push,
      I5 => data_vld_reg_n_4,
      O => \full_n_i_4__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^readrequestfifonotempty\,
      I1 => \^q_reg[64]_1\(62),
      O => invalid_len_event0
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      I1 => \last_sect_carry__3_0\(3),
      O => S(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(2),
      I2 => \last_sect_carry__3_0\(0),
      I3 => \last_sect_carry__3\(0),
      I4 => \last_sect_carry__3_0\(1),
      I5 => \last_sect_carry__3\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => data_vld_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_4\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(31),
      Q => \mem_reg[4][31]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(32),
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(33),
      Q => \mem_reg[4][33]_srl5_n_4\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(34),
      Q => \mem_reg[4][34]_srl5_n_4\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(35),
      Q => \mem_reg[4][35]_srl5_n_4\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(36),
      Q => \mem_reg[4][36]_srl5_n_4\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(37),
      Q => \mem_reg[4][37]_srl5_n_4\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(38),
      Q => \mem_reg[4][38]_srl5_n_4\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(39),
      Q => \mem_reg[4][39]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(40),
      Q => \mem_reg[4][40]_srl5_n_4\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(41),
      Q => \mem_reg[4][41]_srl5_n_4\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(42),
      Q => \mem_reg[4][42]_srl5_n_4\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(43),
      Q => \mem_reg[4][43]_srl5_n_4\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(44),
      Q => \mem_reg[4][44]_srl5_n_4\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(45),
      Q => \mem_reg[4][45]_srl5_n_4\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(46),
      Q => \mem_reg[4][46]_srl5_n_4\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(47),
      Q => \mem_reg[4][47]_srl5_n_4\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(48),
      Q => \mem_reg[4][48]_srl5_n_4\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(49),
      Q => \mem_reg[4][49]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(50),
      Q => \mem_reg[4][50]_srl5_n_4\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(51),
      Q => \mem_reg[4][51]_srl5_n_4\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(52),
      Q => \mem_reg[4][52]_srl5_n_4\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(53),
      Q => \mem_reg[4][53]_srl5_n_4\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(54),
      Q => \mem_reg[4][54]_srl5_n_4\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(55),
      Q => \mem_reg[4][55]_srl5_n_4\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(56),
      Q => \mem_reg[4][56]_srl5_n_4\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(57),
      Q => \mem_reg[4][57]_srl5_n_4\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(58),
      Q => \mem_reg[4][58]_srl5_n_4\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(59),
      Q => \mem_reg[4][59]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(60),
      Q => \mem_reg[4][60]_srl5_n_4\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(61),
      Q => \mem_reg[4][61]_srl5_n_4\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[61]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2__1_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2__1_n_4\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2__1_n_4\,
      O => \pout[2]_i_1_n_4\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^readrequestfifonotempty\,
      I1 => \start_addr_reg[2]_0\,
      I2 => CO(0),
      I3 => \start_addr_reg[2]\,
      O => \pout[2]_i_2__1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^q_reg[64]_1\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^q_reg[64]_1\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^q_reg[64]_1\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^q_reg[64]_1\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^q_reg[64]_1\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^q_reg[64]_1\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^q_reg[64]_1\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^q_reg[64]_1\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^q_reg[64]_1\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^q_reg[64]_1\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^q_reg[64]_1\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^q_reg[64]_1\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^q_reg[64]_1\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^q_reg[64]_1\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^q_reg[64]_1\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^q_reg[64]_1\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^q_reg[64]_1\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^q_reg[64]_1\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^q_reg[64]_1\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^q_reg[64]_1\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^q_reg[64]_1\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^q_reg[64]_1\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^q_reg[64]_1\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_4\,
      Q => \^q_reg[64]_1\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][31]_srl5_n_4\,
      Q => \^q_reg[64]_1\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^q_reg[64]_1\(32),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][33]_srl5_n_4\,
      Q => \^q_reg[64]_1\(33),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][34]_srl5_n_4\,
      Q => \^q_reg[64]_1\(34),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][35]_srl5_n_4\,
      Q => \^q_reg[64]_1\(35),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][36]_srl5_n_4\,
      Q => \^q_reg[64]_1\(36),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][37]_srl5_n_4\,
      Q => \^q_reg[64]_1\(37),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][38]_srl5_n_4\,
      Q => \^q_reg[64]_1\(38),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][39]_srl5_n_4\,
      Q => \^q_reg[64]_1\(39),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^q_reg[64]_1\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][40]_srl5_n_4\,
      Q => \^q_reg[64]_1\(40),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][41]_srl5_n_4\,
      Q => \^q_reg[64]_1\(41),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][42]_srl5_n_4\,
      Q => \^q_reg[64]_1\(42),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][43]_srl5_n_4\,
      Q => \^q_reg[64]_1\(43),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][44]_srl5_n_4\,
      Q => \^q_reg[64]_1\(44),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][45]_srl5_n_4\,
      Q => \^q_reg[64]_1\(45),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][46]_srl5_n_4\,
      Q => \^q_reg[64]_1\(46),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][47]_srl5_n_4\,
      Q => \^q_reg[64]_1\(47),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][48]_srl5_n_4\,
      Q => \^q_reg[64]_1\(48),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][49]_srl5_n_4\,
      Q => \^q_reg[64]_1\(49),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^q_reg[64]_1\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][50]_srl5_n_4\,
      Q => \^q_reg[64]_1\(50),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][51]_srl5_n_4\,
      Q => \^q_reg[64]_1\(51),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][52]_srl5_n_4\,
      Q => \^q_reg[64]_1\(52),
      R => SR(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][53]_srl5_n_4\,
      Q => \^q_reg[64]_1\(53),
      R => SR(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][54]_srl5_n_4\,
      Q => \^q_reg[64]_1\(54),
      R => SR(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][55]_srl5_n_4\,
      Q => \^q_reg[64]_1\(55),
      R => SR(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][56]_srl5_n_4\,
      Q => \^q_reg[64]_1\(56),
      R => SR(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][57]_srl5_n_4\,
      Q => \^q_reg[64]_1\(57),
      R => SR(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][58]_srl5_n_4\,
      Q => \^q_reg[64]_1\(58),
      R => SR(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][59]_srl5_n_4\,
      Q => \^q_reg[64]_1\(59),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^q_reg[64]_1\(5),
      R => SR(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][60]_srl5_n_4\,
      Q => \^q_reg[64]_1\(60),
      R => SR(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][61]_srl5_n_4\,
      Q => \^q_reg[64]_1\(61),
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][64]_srl5_n_4\,
      Q => \^q_reg[64]_1\(62),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^q_reg[64]_1\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^q_reg[64]_1\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^q_reg[64]_1\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^q_reg[64]_1\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1\ : entity is "im2col_mat_gmem_m_axi_fifo";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__2_n_4\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__3_n_4\ : STD_LOGIC;
  signal \full_n_i_2__3_n_4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_4\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_4\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \data_vld_i_1__2\ : label is "soft_lutpair261";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair261";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  fifo_resp_ready <= \^fifo_resp_ready\;
  push <= \^push\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => \in\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I4 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.awaddr_buf[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => \^fifo_resp_ready\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_burst_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3_n_4\,
      I2 => data_vld_reg_n_4,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__2_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__2_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_4\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5DDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_resp_ready\,
      I2 => \full_n_i_2__3_n_4\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => pop0_0,
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__3_n_4\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \full_n_i_2__3_n_4\
    );
full_n_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^push\,
      I1 => pop0,
      I2 => full_n_reg_0,
      O => data_vld_reg_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_4\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_4\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_1\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \in\(0),
      O => push_0
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_gmem_BVALID,
      I4 => next_resp_reg,
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[1]_i_1__0_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => pout_reg(0),
      I1 => \^could_multi_bursts.next_loop\,
      I2 => pop0_0,
      I3 => pout_reg(2),
      I4 => pout_reg(1),
      O => \pout[2]_i_1_n_4\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => next_resp_reg,
      O => \^push\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_4,
      I4 => \pout[3]_i_3_n_4\,
      O => \pout[3]_i_1_n_4\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(0),
      I2 => \pout[3]_i_4__0_n_4\,
      I3 => pout_reg(1),
      I4 => pout_reg(2),
      O => \pout[3]_i_2_n_4\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3_n_4\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_4,
      O => \pout[3]_i_4__0_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[0]_i_1_n_4\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[1]_i_1__0_n_4\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[2]_i_1_n_4\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[3]_i_2_n_4\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][1]_srl15_n_4\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9\ is
  port (
    invalid_len_event_reg2_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    next_rreq : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_2 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    full_n_reg_5 : out STD_LOGIC;
    full_n_reg_6 : out STD_LOGIC;
    full_n_reg_7 : out STD_LOGIC;
    \start_addr_buf_reg[2]\ : out STD_LOGIC;
    \start_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \start_addr_buf_reg[11]\ : out STD_LOGIC;
    full_n_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_1 : in STD_LOGIC;
    readRequestFIFONotEmpty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : in STD_LOGIC;
    next_beat : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9\ : entity is "im2col_mat_gmem_m_axi_fifo";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9\ is
  signal \data_vld_i_1__4_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__1_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__6_n_4\ : STD_LOGIC;
  signal \full_n_i_2__6_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_4_n_4\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair130";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  next_rreq <= \^next_rreq\;
  p_21_in <= \^p_21_in\;
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF4000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem_ARREADY,
      I5 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I3 => fifo_rctl_ready,
      O => \^p_21_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88080000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => full_n_reg_3
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88080000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => full_n_reg_4
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88080000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => full_n_reg_5
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => full_n_reg_6
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88080000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => full_n_reg_7
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^full_n_reg_0\,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC44C4"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => rreq_handling_reg_1,
      O => full_n_reg_8
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFAFAFABABABABA"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => \pout[3]_i_3__0_n_4\,
      I2 => data_vld_reg_n_4,
      I3 => data_vld_reg_0(0),
      I4 => next_beat,
      I5 => empty_n_reg_n_4,
      O => \data_vld_i_1__4_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => CO(0),
      I2 => rreq_handling_reg_1,
      I3 => readRequestFIFONotEmpty,
      O => E(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => beat_valid,
      I2 => empty_n_reg_0,
      I3 => rdata_ack_t,
      I4 => data_vld_reg_0(0),
      I5 => data_vld_reg_n_4,
      O => \empty_n_i_1__1_n_4\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC44C4FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => rreq_handling_reg_1,
      O => \^full_n_reg_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_4\,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD500FFFF"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => next_beat,
      I2 => data_vld_reg_0(0),
      I3 => data_vld_reg_n_4,
      I4 => ap_rst_n,
      I5 => \full_n_i_2__6_n_4\,
      O => \full_n_i_1__6_n_4\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      I4 => pout_reg(0),
      I5 => \pout[3]_i_4_n_4\,
      O => \full_n_i_2__6_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_4\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_n_reg_0\,
      O => full_n_reg_1(0)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_4_n_4\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => \pout[3]_i_4_n_4\,
      I3 => pout_reg(0),
      O => \pout[2]_i_1__0_n_4\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC000051110000"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_4\,
      I1 => empty_n_reg_n_4,
      I2 => next_beat,
      I3 => data_vld_reg_0(0),
      I4 => data_vld_reg_n_4,
      I5 => \^p_21_in\,
      O => \pout[3]_i_1__0_n_4\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => pout_reg(1),
      I3 => pout_reg(0),
      I4 => \pout[3]_i_4_n_4\,
      O => \pout[3]_i_2__0_n_4\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__0_n_4\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777FFFF"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => data_vld_reg_n_4,
      I2 => data_vld_reg_0(0),
      I3 => next_beat,
      I4 => empty_n_reg_n_4,
      O => \pout[3]_i_4_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[0]_i_1__0_n_4\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[1]_i_1_n_4\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[2]_i_1__0_n_4\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[3]_i_2__0_n_4\,
      Q => pout_reg(3),
      R => SR(0)
    );
readRequestFIFONotEmptyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^full_n_reg_0\,
      I3 => rreq_handling_reg_2,
      I4 => readRequestFIFONotEmpty,
      O => \^next_rreq\
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => rreq_handling_reg_2,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^full_n_reg_0\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => \^full_n_reg_0\,
      O => rreq_handling_reg_0(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[9]_0\(0),
      I5 => \sect_len_buf_reg[1]\(0),
      O => \start_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(2),
      I4 => \sect_len_buf_reg[9]_0\(2),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(3),
      I4 => \sect_len_buf_reg[9]_0\(3),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \sect_len_buf_reg[9]_0\(4),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \sect_len_buf_reg[9]_0\(5),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(6),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(7),
      I4 => \sect_len_buf_reg[9]_0\(7),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => \sect_len_buf_reg[9]_0\(8),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_n_reg_0\,
      O => full_n_reg_2
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => \sect_len_buf_reg[1]\(1),
      O => \start_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    gmem_BVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2\ : entity is "im2col_mat_gmem_m_axi_fifo";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2\ is
  signal data_vld_i_1_n_4 : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal full_n_i_1_n_4 : STD_LOGIC;
  signal full_n_i_3_n_4 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
begin
  data_vld_reg_0 <= \^data_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \^data_vld_reg_0\,
      I5 => pop0,
      O => data_vld_i_1_n_4
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_4,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[29]\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => gmem_BVALID,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => ap_rst_n,
      I2 => \^full_n_reg_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => full_n_i_3_n_4,
      I5 => full_n_reg_2,
      O => full_n_i_1_n_4
    );
full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_4_[0]\,
      I1 => \pout_reg_n_4_[1]\,
      O => full_n_i_3_n_4
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_4,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[0]_i_1__1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[2]_i_1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    gmem_AWVALID : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \data_p2_reg[95]_0\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice : entity is "im2col_mat_gmem_m_axi_reg_slice";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[95]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_4 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair264";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair264";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => gmem_AWVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => gmem_AWVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_4\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_4\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_4\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_4\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_4\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_4\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_4\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_4\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_4\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_4\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_4\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_4\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_4\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_4\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_4\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_4\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_4\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_4\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_4\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_4\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_4\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_4\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_4\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1_n_4\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1_n_4\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1_n_4\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1_n_4\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1_n_4\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1_n_4\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1_n_4\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1_n_4\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1_n_4\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1_n_4\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_4\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1_n_4\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1_n_4\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1_n_4\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1_n_4\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1_n_4\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1_n_4\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1_n_4\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1_n_4\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1_n_4\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1_n_4\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_4\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1_n_4\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1_n_4\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1_n_4\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1_n_4\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1_n_4\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1_n_4\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1_n_4\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1_n_4\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1_n_4\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1_n_4\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_4\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1_n_4\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1_n_4\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(64),
      O => \data_p1[64]_i_1_n_4\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(65),
      O => \data_p1[65]_i_1_n_4\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_4\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_4\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_4\
    );
\data_p1[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => gmem_AWVALID,
      O => load_p1
    );
\data_p1[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(95),
      O => \data_p1[95]_i_2_n_4\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[95]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2_n_4\,
      Q => \data_p1_reg[95]_0\(64),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_4\,
      Q => \data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(62),
      Q => data_p2(64),
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(63),
      Q => data_p2(65),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(64),
      Q => data_p2(95),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[95]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => gmem_AWVALID,
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_4
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_4,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => gmem_AWVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1_n_4\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => gmem_AWVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_wreq_ack,
      O => \state[1]_i_1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11 is
  port (
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11 : entity is "im2col_mat_gmem_m_axi_reg_slice";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11 is
  signal \data_p1[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_ARREADY : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair140";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  s_ready_t_reg_0(1 downto 0) <= \^s_ready_t_reg_0\(1 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008F0"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => Q(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80708"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => Q(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => gmem_ARREADY,
      O => \^s_ready_t_reg_0\(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__0_n_4\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_4\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__0_n_4\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__0_n_4\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__0_n_4\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__0_n_4\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__0_n_4\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__0_n_4\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__0_n_4\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__0_n_4\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__0_n_4\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__0_n_4\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__0_n_4\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__0_n_4\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__0_n_4\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__0_n_4\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__0_n_4\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__0_n_4\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__0_n_4\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__0_n_4\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__0_n_4\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__0_n_4\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__0_n_4\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1__0_n_4\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1__1_n_4\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1__0_n_4\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1__0_n_4\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1__0_n_4\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1__0_n_4\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1__0_n_4\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1__0_n_4\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1__0_n_4\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1__0_n_4\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__0_n_4\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1__0_n_4\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1__0_n_4\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1__0_n_4\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1__0_n_4\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1__0_n_4\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1__0_n_4\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1__0_n_4\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1__0_n_4\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1__0_n_4\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1__0_n_4\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__0_n_4\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1__0_n_4\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1__0_n_4\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1__0_n_4\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1__0_n_4\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1__0_n_4\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1__0_n_4\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1__0_n_4\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1__0_n_4\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1__0_n_4\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1__0_n_4\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__0_n_4\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1__0_n_4\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => gmem_ARREADY,
      I4 => Q(1),
      O => load_p1
    );
\data_p1[61]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_2_n_4\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__0_n_4\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_4\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_4\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[61]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_4\,
      Q => \data_p1_reg[61]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_2_n_4\,
      Q => \data_p1_reg[61]_0\(61),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_4\,
      Q => \data_p1_reg[61]_0\(9),
      R => '0'
    );
\data_p2[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => Q(1),
      O => \^s_ready_t_reg_0\(1)
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^s_ready_t_reg_0\(1),
      D => \data_p2_reg[61]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAAAF2F"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_4\,
      Q => gmem_ARREADY,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C4C4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => Q(1),
      I4 => gmem_ARREADY,
      O => \state[0]_i_1__0_n_4\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_ARREADY,
      I2 => state(1),
      I3 => \^state_reg[0]_0\(0),
      I4 => rs2f_rreq_ack,
      O => \state[1]_i_1__0_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_4\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0\ : entity is "im2col_mat_gmem_m_axi_reg_slice";
end \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal gmem_RVALID : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair139";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002C2C2C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => gmem_RVALID,
      I4 => Q(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF8030803080308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => gmem_RVALID,
      I5 => Q(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => Q(1),
      I2 => Q(0),
      O => \state_reg[0]_0\(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => Q(1),
      O => \state_reg[0]_0\(1)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__1_n_4\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__1_n_4\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__1_n_4\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__1_n_4\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__1_n_4\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__1_n_4\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__1_n_4\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__1_n_4\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__1_n_4\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__1_n_4\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__1_n_4\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__1_n_4\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__1_n_4\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__1_n_4\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__1_n_4\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__1_n_4\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__1_n_4\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__1_n_4\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__1_n_4\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__1_n_4\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__1_n_4\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_1__1_n_4\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__1_n_4\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[30]\,
      O => \data_p1[30]_i_1__1_n_4\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40D54000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => Q(1),
      I2 => gmem_RVALID,
      I3 => \state__0\(0),
      I4 => s_ready_t_reg_0,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[31]\,
      O => \data_p1[31]_i_2_n_4\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__1_n_4\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__1_n_4\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__1_n_4\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__1_n_4\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__1_n_4\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__1_n_4\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__1_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_4\,
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_4\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF77730003333"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => gmem_RVALID,
      I3 => Q(1),
      I4 => \state__0\(0),
      I5 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__1_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_4\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_RVALID,
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__1_n_4\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => state(1),
      I2 => gmem_RVALID,
      I3 => Q(1),
      O => \state[1]_i_1__1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_4\,
      Q => gmem_RVALID,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_4\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle is
  port (
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \throttl_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle : entity is "im2col_mat_gmem_m_axi_throttle";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle is
  signal A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.awaddr_buf[63]_i_7_n_4\ : STD_LOGIC;
  signal \^m_axi_gmem_awready_0\ : STD_LOGIC;
  signal m_axi_gmem_WVALID_INST_0_i_1_n_4 : STD_LOGIC;
  signal \p_0_out_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_11\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_i_3_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_4_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_5_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_6_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_7_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_8_n_4 : STD_LOGIC;
  signal p_0_out_carry_i_9_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal \throttl_cnt[0]_i_1_n_4\ : STD_LOGIC;
  signal \throttl_cnt[8]_i_1_n_4\ : STD_LOGIC;
  signal \throttl_cnt[8]_i_2_n_4\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_7\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of m_axi_gmem_WVALID_INST_0 : label is "soft_lutpair332";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem_AWREADY_0 <= \^m_axi_gmem_awready_0\;
\bus_equal_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => m_axi_gmem_WREADY,
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(0),
      I5 => m_axi_gmem_WVALID_INST_0_i_1_n_4,
      O => \bus_equal_gen.WVALID_Dummy_reg_0\
    );
\could_multi_bursts.awaddr_buf[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000200020002"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => m_axi_gmem_WVALID_INST_0_i_1_n_4,
      I2 => throttl_cnt_reg(0),
      I3 => \could_multi_bursts.awaddr_buf[63]_i_7_n_4\,
      I4 => m_axi_gmem_WREADY,
      I5 => WVALID_Dummy,
      O => \^m_axi_gmem_awready_0\
    );
\could_multi_bursts.awaddr_buf[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => throttl_cnt_reg(6),
      O => \could_multi_bursts.awaddr_buf[63]_i_7_n_4\
    );
m_axi_gmem_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFF0"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => m_axi_gmem_WREADY,
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(0),
      I5 => m_axi_gmem_WVALID_INST_0_i_1_n_4,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
m_axi_gmem_WVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => m_axi_gmem_WVALID_INST_0_i_1_n_4,
      I2 => throttl_cnt_reg(0),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(1),
      O => m_axi_gmem_WVALID
    );
m_axi_gmem_WVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(8),
      I2 => throttl_cnt_reg(2),
      I3 => throttl_cnt_reg(3),
      I4 => throttl_cnt_reg(5),
      I5 => throttl_cnt_reg(4),
      O => m_axi_gmem_WVALID_INST_0_i_1_n_4
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_4,
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      CYINIT => A(0),
      DI(3) => A(3),
      DI(2) => p_0_out_carry_i_3_n_4,
      DI(1) => p_0_out_carry_i_4_n_4,
      DI(0) => p_0_out_carry_i_5_n_4,
      O(3) => p_0_out_carry_n_8,
      O(2) => p_0_out_carry_n_9,
      O(1) => p_0_out_carry_n_10,
      O(0) => p_0_out_carry_n_11,
      S(3) => p_0_out_carry_i_6_n_4,
      S(2) => p_0_out_carry_i_7_n_4,
      S(1) => p_0_out_carry_i_8_n_4,
      S(0) => p_0_out_carry_i_9_n_4
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_4,
      CO(3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__0_n_5\,
      CO(1) => \p_0_out_carry__0_n_6\,
      CO(0) => \p_0_out_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => throttl_cnt_reg(6 downto 4),
      O(3) => \p_0_out_carry__0_n_8\,
      O(2) => \p_0_out_carry__0_n_9\,
      O(1) => \p_0_out_carry__0_n_10\,
      O(0) => \p_0_out_carry__0_n_11\,
      S(3) => \p_0_out_carry__0_i_1_n_4\,
      S(2) => \p_0_out_carry__0_i_2_n_4\,
      S(1) => \p_0_out_carry__0_i_3_n_4\,
      S(0) => \p_0_out_carry__0_i_4_n_4\
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(8),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_1_n_4\
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_2_n_4\
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => throttl_cnt_reg(6),
      O => \p_0_out_carry__0_i_3_n_4\
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      O => \p_0_out_carry__0_i_4_n_4\
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F870"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(0),
      I3 => \throttl_cnt_reg[4]_0\(0),
      O => A(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(3),
      I3 => throttl_cnt_reg(3),
      O => A(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(3),
      I3 => \throttl_cnt_reg[4]_0\(3),
      O => p_0_out_carry_i_3_n_4
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(2),
      I3 => \throttl_cnt_reg[4]_0\(2),
      O => p_0_out_carry_i_4_n_4
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(1),
      I3 => \throttl_cnt_reg[4]_0\(1),
      O => p_0_out_carry_i_5_n_4
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80007F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(3),
      I3 => throttl_cnt_reg(3),
      I4 => throttl_cnt_reg(4),
      O => p_0_out_carry_i_6_n_4
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF8088F7007F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(2),
      I3 => throttl_cnt_reg(2),
      I4 => \throttl_cnt_reg[4]_0\(3),
      I5 => throttl_cnt_reg(3),
      O => p_0_out_carry_i_7_n_4
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF8088F7007F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(1),
      I3 => throttl_cnt_reg(1),
      I4 => \throttl_cnt_reg[4]_0\(2),
      I5 => throttl_cnt_reg(2),
      O => p_0_out_carry_i_8_n_4
    );
p_0_out_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F7"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(1),
      I3 => throttl_cnt_reg(1),
      O => p_0_out_carry_i_9_n_4
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"087F"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_0\(0),
      I3 => throttl_cnt_reg(0),
      O => \throttl_cnt[0]_i_1_n_4\
    );
\throttl_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt[8]_i_2_n_4\,
      O => \throttl_cnt[8]_i_1_n_4\
    );
\throttl_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => m_axi_gmem_WREADY,
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(0),
      I5 => m_axi_gmem_WVALID_INST_0_i_1_n_4,
      O => \throttl_cnt[8]_i_2_n_4\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => \throttl_cnt[0]_i_1_n_4\,
      Q => throttl_cnt_reg(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => p_0_out_carry_n_11,
      Q => throttl_cnt_reg(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => p_0_out_carry_n_10,
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => p_0_out_carry_n_9,
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => p_0_out_carry_n_8,
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => \p_0_out_carry__0_n_11\,
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => \p_0_out_carry__0_n_10\,
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => \p_0_out_carry__0_n_9\,
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
\throttl_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_4\,
      D => \p_0_out_carry__0_n_8\,
      Q => throttl_cnt_reg(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2 is
  port (
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln1072_reg_1315 : in STD_LOGIC;
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \p_mid111_reg_1429_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2 : entity is "im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2";
end design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \p_mid111_reg_1429[11]_i_2_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[11]_i_3_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[11]_i_4_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[3]_i_2_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[3]_i_3_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[3]_i_4_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[3]_i_5_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[7]_i_2_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[7]_i_3_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[7]_i_4_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429[7]_i_5_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p_mid111_reg_1429_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_p_mid111_reg_1429_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_mid111_reg_1429_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[25]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_mid111_reg_1429_reg[7]_i_1\ : label is 35;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  empty_n_reg <= \^empty_n_reg\;
\p_mid111_reg_1429[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(10),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(10),
      O => \p_mid111_reg_1429[11]_i_2_n_4\
    );
\p_mid111_reg_1429[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(9),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(9),
      O => \p_mid111_reg_1429[11]_i_3_n_4\
    );
\p_mid111_reg_1429[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(8),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(8),
      O => \p_mid111_reg_1429[11]_i_4_n_4\
    );
\p_mid111_reg_1429[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(3),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(3),
      O => \p_mid111_reg_1429[3]_i_2_n_4\
    );
\p_mid111_reg_1429[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(2),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(2),
      O => \p_mid111_reg_1429[3]_i_3_n_4\
    );
\p_mid111_reg_1429[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(1),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(1),
      O => \p_mid111_reg_1429[3]_i_4_n_4\
    );
\p_mid111_reg_1429[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(0),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(0),
      O => \p_mid111_reg_1429[3]_i_5_n_4\
    );
\p_mid111_reg_1429[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(7),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(7),
      O => \p_mid111_reg_1429[7]_i_2_n_4\
    );
\p_mid111_reg_1429[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(6),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(6),
      O => \p_mid111_reg_1429[7]_i_3_n_4\
    );
\p_mid111_reg_1429[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(5),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(5),
      O => \p_mid111_reg_1429[7]_i_4_n_4\
    );
\p_mid111_reg_1429[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => Q(4),
      I3 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I4 => \p_mid111_reg_1429_reg[11]\(4),
      O => \p_mid111_reg_1429[7]_i_5_n_4\
    );
\p_mid111_reg_1429_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[7]_i_1_n_4\,
      CO(3) => \p_mid111_reg_1429_reg[11]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[11]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[11]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_reg_reg_n_99,
      DI(1) => p_reg_reg_n_100,
      DI(0) => p_reg_reg_n_101,
      O(3 downto 0) => p_reg_reg_0(11 downto 8),
      S(3) => p_reg_reg_n_98,
      S(2) => \p_mid111_reg_1429[11]_i_2_n_4\,
      S(1) => \p_mid111_reg_1429[11]_i_3_n_4\,
      S(0) => \p_mid111_reg_1429[11]_i_4_n_4\
    );
\p_mid111_reg_1429_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[11]_i_1_n_4\,
      CO(3) => \p_mid111_reg_1429_reg[15]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[15]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[15]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_reg_reg_0(15 downto 12),
      S(3) => p_reg_reg_n_94,
      S(2) => p_reg_reg_n_95,
      S(1) => p_reg_reg_n_96,
      S(0) => p_reg_reg_n_97
    );
\p_mid111_reg_1429_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[15]_i_1_n_4\,
      CO(3) => \p_mid111_reg_1429_reg[19]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[19]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[19]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_reg_reg_0(19 downto 16),
      S(3) => p_reg_reg_n_90,
      S(2) => p_reg_reg_n_91,
      S(1) => p_reg_reg_n_92,
      S(0) => p_reg_reg_n_93
    );
\p_mid111_reg_1429_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[19]_i_1_n_4\,
      CO(3) => \p_mid111_reg_1429_reg[23]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[23]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[23]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_reg_reg_0(23 downto 20),
      S(3) => p_reg_reg_n_86,
      S(2) => p_reg_reg_n_87,
      S(1) => p_reg_reg_n_88,
      S(0) => p_reg_reg_n_89
    );
\p_mid111_reg_1429_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[23]_i_1_n_4\,
      CO(3 downto 1) => \NLW_p_mid111_reg_1429_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_mid111_reg_1429_reg[25]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_mid111_reg_1429_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_reg_reg_0(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => p_reg_reg_n_84,
      S(0) => p_reg_reg_n_85
    );
\p_mid111_reg_1429_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_mid111_reg_1429_reg[3]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[3]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[3]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_106,
      DI(2) => p_reg_reg_n_107,
      DI(1) => p_reg_reg_n_108,
      DI(0) => p_reg_reg_n_109,
      O(3 downto 0) => p_reg_reg_0(3 downto 0),
      S(3) => \p_mid111_reg_1429[3]_i_2_n_4\,
      S(2) => \p_mid111_reg_1429[3]_i_3_n_4\,
      S(1) => \p_mid111_reg_1429[3]_i_4_n_4\,
      S(0) => \p_mid111_reg_1429[3]_i_5_n_4\
    );
\p_mid111_reg_1429_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_mid111_reg_1429_reg[3]_i_1_n_4\,
      CO(3) => \p_mid111_reg_1429_reg[7]_i_1_n_4\,
      CO(2) => \p_mid111_reg_1429_reg[7]_i_1_n_5\,
      CO(1) => \p_mid111_reg_1429_reg[7]_i_1_n_6\,
      CO(0) => \p_mid111_reg_1429_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_102,
      DI(2) => p_reg_reg_n_103,
      DI(1) => p_reg_reg_n_104,
      DI(0) => p_reg_reg_n_105,
      O(3 downto 0) => p_reg_reg_0(7 downto 4),
      S(3) => \p_mid111_reg_1429[7]_i_2_n_4\,
      S(2) => \p_mid111_reg_1429[7]_i_3_n_4\,
      S(1) => \p_mid111_reg_1429[7]_i_4_n_4\,
      S(0) => \p_mid111_reg_1429[7]_i_5_n_4\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1 downto 0) => \^d\(1 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => p_reg_reg_1(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 26) => B"0000000000000000000000",
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^empty_n_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^empty_n_reg\,
      CEB2 => \^empty_n_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^empty_n_reg\,
      CEP => \^empty_n_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25) => p_reg_reg_n_84,
      P(24) => p_reg_reg_n_85,
      P(23) => p_reg_reg_n_86,
      P(22) => p_reg_reg_n_87,
      P(21) => p_reg_reg_n_88,
      P(20) => p_reg_reg_n_89,
      P(19) => p_reg_reg_n_90,
      P(18) => p_reg_reg_n_91,
      P(17) => p_reg_reg_n_92,
      P(16) => p_reg_reg_n_93,
      P(15) => p_reg_reg_n_94,
      P(14) => p_reg_reg_n_95,
      P(13) => p_reg_reg_n_96,
      P(12) => p_reg_reg_n_97,
      P(11) => p_reg_reg_n_98,
      P(10) => p_reg_reg_n_99,
      P(9) => p_reg_reg_n_100,
      P(8) => p_reg_reg_n_101,
      P(7) => p_reg_reg_n_102,
      P(6) => p_reg_reg_n_103,
      P(5) => p_reg_reg_n_104,
      P(4) => p_reg_reg_n_105,
      P(3) => p_reg_reg_n_106,
      P(2) => p_reg_reg_n_107,
      P(1) => p_reg_reg_n_108,
      P(0) => p_reg_reg_n_109,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => or_ln1072_reg_1315,
      O => \^d\(1)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => or_ln1072_reg_1315,
      I1 => A(0),
      O => \^d\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      O => \^empty_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1072_6_reg_1434_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1072_6_reg_1434_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    \select_ln1072_6_reg_1434_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \select_ln1072_6_reg_1434_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \select_ln1072_6_reg_1434_reg[11]_i_9_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8 : entity is "im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2";
end design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8 is
  signal empty_24_fu_914_p2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_10_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_11_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_8_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[15]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[15]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[15]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[15]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[19]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[19]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[19]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[19]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[23]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[23]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[23]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[23]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[25]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[25]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_11_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_14_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_8_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_9_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_11_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_14_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_8_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_9_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_6_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[23]_i_6_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[25]_i_5_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_10_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_10_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_10_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_select_ln1072_6_reg_1434_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln1072_6_reg_1434_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln1072_6_reg_1434_reg[25]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln1072_6_reg_1434_reg[25]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[15]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[19]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[23]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[25]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[3]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1072_6_reg_1434_reg[7]_i_10\ : label is 35;
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1 downto 0) => A(1 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => p_reg_reg_0(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25) => p_reg_reg_n_84,
      P(24) => p_reg_reg_n_85,
      P(23) => p_reg_reg_n_86,
      P(22) => p_reg_reg_n_87,
      P(21) => p_reg_reg_n_88,
      P(20) => p_reg_reg_n_89,
      P(19) => p_reg_reg_n_90,
      P(18) => p_reg_reg_n_91,
      P(17) => p_reg_reg_n_92,
      P(16) => p_reg_reg_n_93,
      P(15) => p_reg_reg_n_94,
      P(14) => p_reg_reg_n_95,
      P(13) => p_reg_reg_n_96,
      P(12) => p_reg_reg_n_97,
      P(11) => p_reg_reg_n_98,
      P(10) => p_reg_reg_n_99,
      P(9) => p_reg_reg_n_100,
      P(8) => p_reg_reg_n_101,
      P(7) => p_reg_reg_n_102,
      P(6) => p_reg_reg_n_103,
      P(5) => p_reg_reg_n_104,
      P(4) => p_reg_reg_n_105,
      P(3) => p_reg_reg_n_106,
      P(2) => p_reg_reg_n_107,
      P(1) => p_reg_reg_n_108,
      P(0) => p_reg_reg_n_109,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\select_ln1072_6_reg_1434[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(10),
      O => \select_ln1072_6_reg_1434[11]_i_10_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(9),
      O => \select_ln1072_6_reg_1434[11]_i_11_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(8),
      O => \select_ln1072_6_reg_1434[11]_i_12_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(11),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(11),
      I3 => empty_24_fu_914_p2(11),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[11]_i_5_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(10),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(10),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(10),
      O => \select_ln1072_6_reg_1434[11]_i_6_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(9),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(9),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(9),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(9),
      O => \select_ln1072_6_reg_1434[11]_i_7_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(8),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(8),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(8),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(8),
      O => \select_ln1072_6_reg_1434[11]_i_8_n_4\
    );
\select_ln1072_6_reg_1434[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(15),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(15),
      I3 => empty_24_fu_914_p2(15),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[15]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(14),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(14),
      I3 => empty_24_fu_914_p2(14),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[15]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(13),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(13),
      I3 => empty_24_fu_914_p2(13),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[15]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(12),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(12),
      I3 => empty_24_fu_914_p2(12),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[15]_i_5_n_4\
    );
\select_ln1072_6_reg_1434[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(19),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(19),
      I3 => empty_24_fu_914_p2(19),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[19]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(18),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(18),
      I3 => empty_24_fu_914_p2(18),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[19]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(17),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(17),
      I3 => empty_24_fu_914_p2(17),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[19]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(16),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(16),
      I3 => empty_24_fu_914_p2(16),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[19]_i_5_n_4\
    );
\select_ln1072_6_reg_1434[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(23),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(23),
      I3 => empty_24_fu_914_p2(23),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[23]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(22),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(22),
      I3 => empty_24_fu_914_p2(22),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[23]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(21),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(21),
      I3 => empty_24_fu_914_p2(21),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[23]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(20),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(20),
      I3 => empty_24_fu_914_p2(20),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[23]_i_5_n_4\
    );
\select_ln1072_6_reg_1434[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(25),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(25),
      I3 => empty_24_fu_914_p2(25),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[25]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \select_ln1072_6_reg_1434_reg[25]_0\(24),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => \select_ln1072_6_reg_1434_reg[25]\(24),
      I3 => empty_24_fu_914_p2(24),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[25]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(3),
      O => \select_ln1072_6_reg_1434[3]_i_11_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(2),
      O => \select_ln1072_6_reg_1434[3]_i_12_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(1),
      O => \select_ln1072_6_reg_1434[3]_i_13_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(0),
      O => \select_ln1072_6_reg_1434[3]_i_14_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(3),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(3),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(3),
      O => \select_ln1072_6_reg_1434[3]_i_6_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(2),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(2),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(2),
      O => \select_ln1072_6_reg_1434[3]_i_7_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(1),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(1),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(1),
      O => \select_ln1072_6_reg_1434[3]_i_8_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(0),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(0),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(0),
      O => \select_ln1072_6_reg_1434[3]_i_9_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(7),
      O => \select_ln1072_6_reg_1434[7]_i_11_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(6),
      O => \select_ln1072_6_reg_1434[7]_i_12_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(5),
      O => \select_ln1072_6_reg_1434[7]_i_13_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \select_ln1072_6_reg_1434_reg[11]_i_9_0\(4),
      O => \select_ln1072_6_reg_1434[7]_i_14_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(7),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(7),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(7),
      O => \select_ln1072_6_reg_1434[7]_i_6_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(6),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(6),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(6),
      O => \select_ln1072_6_reg_1434[7]_i_7_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(5),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(5),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(5),
      O => \select_ln1072_6_reg_1434[7]_i_8_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC30AAAAFC30"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I2 => empty_24_fu_914_p2(4),
      I3 => \select_ln1072_6_reg_1434_reg[25]\(4),
      I4 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I5 => \select_ln1072_6_reg_1434_reg[25]_0\(4),
      O => \select_ln1072_6_reg_1434[7]_i_9_n_4\
    );
\select_ln1072_6_reg_1434_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[7]_i_1_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[11]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[11]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[11]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \select_ln1072_6_reg_1434_reg[11]\(2 downto 0),
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \select_ln1072_6_reg_1434[11]_i_5_n_4\,
      S(2) => \select_ln1072_6_reg_1434[11]_i_6_n_4\,
      S(1) => \select_ln1072_6_reg_1434[11]_i_7_n_4\,
      S(0) => \select_ln1072_6_reg_1434[11]_i_8_n_4\
    );
\select_ln1072_6_reg_1434_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[7]_i_10_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[11]_i_9_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[11]_i_9_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[11]_i_9_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[11]_i_9_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_reg_reg_n_99,
      DI(1) => p_reg_reg_n_100,
      DI(0) => p_reg_reg_n_101,
      O(3 downto 0) => empty_24_fu_914_p2(11 downto 8),
      S(3) => p_reg_reg_n_98,
      S(2) => \select_ln1072_6_reg_1434[11]_i_10_n_4\,
      S(1) => \select_ln1072_6_reg_1434[11]_i_11_n_4\,
      S(0) => \select_ln1072_6_reg_1434[11]_i_12_n_4\
    );
\select_ln1072_6_reg_1434_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[11]_i_1_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[15]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[15]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[15]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \select_ln1072_6_reg_1434[15]_i_2_n_4\,
      S(2) => \select_ln1072_6_reg_1434[15]_i_3_n_4\,
      S(1) => \select_ln1072_6_reg_1434[15]_i_4_n_4\,
      S(0) => \select_ln1072_6_reg_1434[15]_i_5_n_4\
    );
\select_ln1072_6_reg_1434_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[11]_i_9_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[15]_i_6_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[15]_i_6_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[15]_i_6_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[15]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_24_fu_914_p2(15 downto 12),
      S(3) => p_reg_reg_n_94,
      S(2) => p_reg_reg_n_95,
      S(1) => p_reg_reg_n_96,
      S(0) => p_reg_reg_n_97
    );
\select_ln1072_6_reg_1434_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[15]_i_1_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[19]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[19]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[19]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(19 downto 16),
      S(3) => \select_ln1072_6_reg_1434[19]_i_2_n_4\,
      S(2) => \select_ln1072_6_reg_1434[19]_i_3_n_4\,
      S(1) => \select_ln1072_6_reg_1434[19]_i_4_n_4\,
      S(0) => \select_ln1072_6_reg_1434[19]_i_5_n_4\
    );
\select_ln1072_6_reg_1434_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[15]_i_6_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[19]_i_6_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[19]_i_6_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[19]_i_6_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[19]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_24_fu_914_p2(19 downto 16),
      S(3) => p_reg_reg_n_90,
      S(2) => p_reg_reg_n_91,
      S(1) => p_reg_reg_n_92,
      S(0) => p_reg_reg_n_93
    );
\select_ln1072_6_reg_1434_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[19]_i_1_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[23]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[23]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[23]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(23 downto 20),
      S(3) => \select_ln1072_6_reg_1434[23]_i_2_n_4\,
      S(2) => \select_ln1072_6_reg_1434[23]_i_3_n_4\,
      S(1) => \select_ln1072_6_reg_1434[23]_i_4_n_4\,
      S(0) => \select_ln1072_6_reg_1434[23]_i_5_n_4\
    );
\select_ln1072_6_reg_1434_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[19]_i_6_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[23]_i_6_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[23]_i_6_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[23]_i_6_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[23]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_24_fu_914_p2(23 downto 20),
      S(3) => p_reg_reg_n_86,
      S(2) => p_reg_reg_n_87,
      S(1) => p_reg_reg_n_88,
      S(0) => p_reg_reg_n_89
    );
\select_ln1072_6_reg_1434_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[23]_i_1_n_4\,
      CO(3 downto 1) => \NLW_select_ln1072_6_reg_1434_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln1072_6_reg_1434_reg[25]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_select_ln1072_6_reg_1434_reg[25]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \out\(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => \select_ln1072_6_reg_1434[25]_i_3_n_4\,
      S(0) => \select_ln1072_6_reg_1434[25]_i_4_n_4\
    );
\select_ln1072_6_reg_1434_reg[25]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[23]_i_6_n_4\,
      CO(3 downto 1) => \NLW_select_ln1072_6_reg_1434_reg[25]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln1072_6_reg_1434_reg[25]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_select_ln1072_6_reg_1434_reg[25]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => empty_24_fu_914_p2(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => p_reg_reg_n_84,
      S(0) => p_reg_reg_n_85
    );
\select_ln1072_6_reg_1434_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1072_6_reg_1434_reg[3]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[3]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[3]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \select_ln1072_6_reg_1434[3]_i_6_n_4\,
      S(2) => \select_ln1072_6_reg_1434[3]_i_7_n_4\,
      S(1) => \select_ln1072_6_reg_1434[3]_i_8_n_4\,
      S(0) => \select_ln1072_6_reg_1434[3]_i_9_n_4\
    );
\select_ln1072_6_reg_1434_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1072_6_reg_1434_reg[3]_i_10_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[3]_i_10_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[3]_i_10_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[3]_i_10_n_7\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_106,
      DI(2) => p_reg_reg_n_107,
      DI(1) => p_reg_reg_n_108,
      DI(0) => p_reg_reg_n_109,
      O(3 downto 0) => empty_24_fu_914_p2(3 downto 0),
      S(3) => \select_ln1072_6_reg_1434[3]_i_11_n_4\,
      S(2) => \select_ln1072_6_reg_1434[3]_i_12_n_4\,
      S(1) => \select_ln1072_6_reg_1434[3]_i_13_n_4\,
      S(0) => \select_ln1072_6_reg_1434[3]_i_14_n_4\
    );
\select_ln1072_6_reg_1434_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[3]_i_1_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[7]_i_1_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[7]_i_1_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[7]_i_1_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln1072_6_reg_1434_reg[7]\(3 downto 0),
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \select_ln1072_6_reg_1434[7]_i_6_n_4\,
      S(2) => \select_ln1072_6_reg_1434[7]_i_7_n_4\,
      S(1) => \select_ln1072_6_reg_1434[7]_i_8_n_4\,
      S(0) => \select_ln1072_6_reg_1434[7]_i_9_n_4\
    );
\select_ln1072_6_reg_1434_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_6_reg_1434_reg[3]_i_10_n_4\,
      CO(3) => \select_ln1072_6_reg_1434_reg[7]_i_10_n_4\,
      CO(2) => \select_ln1072_6_reg_1434_reg[7]_i_10_n_5\,
      CO(1) => \select_ln1072_6_reg_1434_reg[7]_i_10_n_6\,
      CO(0) => \select_ln1072_6_reg_1434_reg[7]_i_10_n_7\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_102,
      DI(2) => p_reg_reg_n_103,
      DI(1) => p_reg_reg_n_104,
      DI(0) => p_reg_reg_n_105,
      O(3 downto 0) => empty_24_fu_914_p2(7 downto 4),
      S(3) => \select_ln1072_6_reg_1434[7]_i_11_n_4\,
      S(2) => \select_ln1072_6_reg_1434[7]_i_12_n_4\,
      S(1) => \select_ln1072_6_reg_1434[7]_i_13_n_4\,
      S(0) => \select_ln1072_6_reg_1434[7]_i_14_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    mat_in_pad_V_ce0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W : entity is "im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W";
end design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16000;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "mat_in_pad_V_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mat_in_pad_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => ap_block_pp0_stage0_subdone,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_0(0),
      WEA(0) => ram_reg_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1 is
  port (
    dout_reg_0 : out STD_LOGIC_VECTOR ( 58 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1 : entity is "im2col_mat_mul_18ns_41ns_59_2_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1 is
  signal \dout[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_reg_n_4_[0]\ : STD_LOGIC;
  signal \dout_reg_n_4_[10]\ : STD_LOGIC;
  signal \dout_reg_n_4_[11]\ : STD_LOGIC;
  signal \dout_reg_n_4_[12]\ : STD_LOGIC;
  signal \dout_reg_n_4_[13]\ : STD_LOGIC;
  signal \dout_reg_n_4_[14]\ : STD_LOGIC;
  signal \dout_reg_n_4_[15]\ : STD_LOGIC;
  signal \dout_reg_n_4_[16]\ : STD_LOGIC;
  signal \dout_reg_n_4_[17]\ : STD_LOGIC;
  signal \dout_reg_n_4_[18]\ : STD_LOGIC;
  signal \dout_reg_n_4_[19]\ : STD_LOGIC;
  signal \dout_reg_n_4_[1]\ : STD_LOGIC;
  signal \dout_reg_n_4_[20]\ : STD_LOGIC;
  signal \dout_reg_n_4_[21]\ : STD_LOGIC;
  signal \dout_reg_n_4_[22]\ : STD_LOGIC;
  signal \dout_reg_n_4_[23]\ : STD_LOGIC;
  signal \dout_reg_n_4_[2]\ : STD_LOGIC;
  signal \dout_reg_n_4_[3]\ : STD_LOGIC;
  signal \dout_reg_n_4_[4]\ : STD_LOGIC;
  signal \dout_reg_n_4_[5]\ : STD_LOGIC;
  signal \dout_reg_n_4_[6]\ : STD_LOGIC;
  signal \dout_reg_n_4_[7]\ : STD_LOGIC;
  signal \dout_reg_n_4_[8]\ : STD_LOGIC;
  signal \dout_reg_n_4_[9]\ : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal \mul_ln18_2_reg_686[36]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[36]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[36]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[40]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[40]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[40]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[40]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[44]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[44]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[44]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[44]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[48]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[48]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[48]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[48]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[52]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[52]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[52]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[52]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[56]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[56]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[56]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[56]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686[58]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln18_2_reg_686_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln18_2_reg_686_reg[58]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln18_2_reg_686_reg[58]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dout[10]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dout[11]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dout[12]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dout[13]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dout[14]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dout[15]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dout[16]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dout[17]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dout[18]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \dout[19]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \dout[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dout[20]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dout[21]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dout[22]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dout[23]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dout[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout[5]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout[6]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout[7]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout[8]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dout[9]_i_1\ : label is "soft_lutpair365";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln18_2_reg_686_reg[58]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 19x18 3}}";
begin
\dout[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(0),
      I1 => P(17),
      O => \dout[0]_i_1_n_4\
    );
\dout[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(10),
      I1 => P(17),
      O => \dout[10]_i_1_n_4\
    );
\dout[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(11),
      I1 => P(17),
      O => \dout[11]_i_1_n_4\
    );
\dout[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(12),
      I1 => P(17),
      O => \dout[12]_i_1_n_4\
    );
\dout[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(13),
      I1 => P(17),
      O => \dout[13]_i_1_n_4\
    );
\dout[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(14),
      I1 => P(17),
      O => \dout[14]_i_1_n_4\
    );
\dout[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(15),
      I1 => P(17),
      O => \dout[15]_i_1_n_4\
    );
\dout[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(16),
      I1 => P(17),
      O => \dout[16]_i_1_n_4\
    );
\dout[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(17),
      I1 => P(17),
      O => \dout[17]_i_1_n_4\
    );
\dout[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(18),
      I1 => P(17),
      O => \dout[18]_i_1_n_4\
    );
\dout[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(19),
      I1 => P(17),
      O => \dout[19]_i_1_n_4\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(1),
      I1 => P(17),
      O => \dout[1]_i_1_n_4\
    );
\dout[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(20),
      I1 => P(17),
      O => \dout[20]_i_1_n_4\
    );
\dout[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(21),
      I1 => P(17),
      O => \dout[21]_i_1_n_4\
    );
\dout[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(22),
      I1 => P(17),
      O => \dout[22]_i_1_n_4\
    );
\dout[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(23),
      I1 => P(17),
      O => \dout[23]_i_1_n_4\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(2),
      I1 => P(17),
      O => \dout[2]_i_1_n_4\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(3),
      I1 => P(17),
      O => \dout[3]_i_1_n_4\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(4),
      I1 => P(17),
      O => \dout[4]_i_1_n_4\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(5),
      I1 => P(17),
      O => \dout[5]_i_1_n_4\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(6),
      I1 => P(17),
      O => \dout[6]_i_1_n_4\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(7),
      I1 => P(17),
      O => \dout[7]_i_1_n_4\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(8),
      I1 => P(17),
      O => \dout[8]_i_1_n_4\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[23]_0\(9),
      I1 => P(17),
      O => \dout[9]_i_1_n_4\
    );
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => dout_reg_1(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => P(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23) => dout_reg_n_86,
      P(22) => dout_reg_n_87,
      P(21) => dout_reg_n_88,
      P(20) => dout_reg_n_89,
      P(19) => dout_reg_n_90,
      P(18) => dout_reg_n_91,
      P(17) => dout_reg_n_92,
      P(16) => dout_reg_n_93,
      P(15 downto 0) => dout_reg_0(32 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[0]_i_1_n_4\,
      Q => \dout_reg_n_4_[0]\,
      R => '0'
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => dout_reg_0(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[10]_i_1_n_4\,
      Q => \dout_reg_n_4_[10]\,
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => dout_reg_0(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[11]_i_1_n_4\,
      Q => \dout_reg_n_4_[11]\,
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => dout_reg_0(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[12]_i_1_n_4\,
      Q => \dout_reg_n_4_[12]\,
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => dout_reg_0(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[13]_i_1_n_4\,
      Q => \dout_reg_n_4_[13]\,
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => dout_reg_0(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[14]_i_1_n_4\,
      Q => \dout_reg_n_4_[14]\,
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => dout_reg_0(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[15]_i_1_n_4\,
      Q => \dout_reg_n_4_[15]\,
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => dout_reg_0(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[16]_i_1_n_4\,
      Q => \dout_reg_n_4_[16]\,
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => dout_reg_0(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[17]_i_1_n_4\,
      Q => \dout_reg_n_4_[17]\,
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[18]_i_1_n_4\,
      Q => \dout_reg_n_4_[18]\,
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[19]_i_1_n_4\,
      Q => \dout_reg_n_4_[19]\,
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[1]_i_1_n_4\,
      Q => \dout_reg_n_4_[1]\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => dout_reg_0(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[20]_i_1_n_4\,
      Q => \dout_reg_n_4_[20]\,
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[21]_i_1_n_4\,
      Q => \dout_reg_n_4_[21]\,
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[22]_i_1_n_4\,
      Q => \dout_reg_n_4_[22]\,
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[23]_i_1_n_4\,
      Q => \dout_reg_n_4_[23]\,
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[2]_i_1_n_4\,
      Q => \dout_reg_n_4_[2]\,
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => dout_reg_0(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[3]_i_1_n_4\,
      Q => \dout_reg_n_4_[3]\,
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => dout_reg_0(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[4]_i_1_n_4\,
      Q => \dout_reg_n_4_[4]\,
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => dout_reg_0(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[5]_i_1_n_4\,
      Q => \dout_reg_n_4_[5]\,
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => dout_reg_0(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[6]_i_1_n_4\,
      Q => \dout_reg_n_4_[6]\,
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => dout_reg_0(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[7]_i_1_n_4\,
      Q => \dout_reg_n_4_[7]\,
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => dout_reg_0(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[8]_i_1_n_4\,
      Q => \dout_reg_n_4_[8]\,
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => dout_reg_0(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout[9]_i_1_n_4\,
      Q => \dout_reg_n_4_[9]\,
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => dout_reg_0(9),
      R => '0'
    );
\mul_ln18_2_reg_686[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_90,
      I1 => \dout_reg_n_4_[2]\,
      O => \mul_ln18_2_reg_686[36]_i_2_n_4\
    );
\mul_ln18_2_reg_686[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_91,
      I1 => \dout_reg_n_4_[1]\,
      O => \mul_ln18_2_reg_686[36]_i_3_n_4\
    );
\mul_ln18_2_reg_686[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_92,
      I1 => \dout_reg_n_4_[0]\,
      O => \mul_ln18_2_reg_686[36]_i_4_n_4\
    );
\mul_ln18_2_reg_686[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_86,
      I1 => \dout_reg_n_4_[6]\,
      O => \mul_ln18_2_reg_686[40]_i_2_n_4\
    );
\mul_ln18_2_reg_686[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_87,
      I1 => \dout_reg_n_4_[5]\,
      O => \mul_ln18_2_reg_686[40]_i_3_n_4\
    );
\mul_ln18_2_reg_686[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_88,
      I1 => \dout_reg_n_4_[4]\,
      O => \mul_ln18_2_reg_686[40]_i_4_n_4\
    );
\mul_ln18_2_reg_686[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_89,
      I1 => \dout_reg_n_4_[3]\,
      O => \mul_ln18_2_reg_686[40]_i_5_n_4\
    );
\mul_ln18_2_reg_686[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_82,
      I1 => \dout_reg_n_4_[10]\,
      O => \mul_ln18_2_reg_686[44]_i_2_n_4\
    );
\mul_ln18_2_reg_686[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_83,
      I1 => \dout_reg_n_4_[9]\,
      O => \mul_ln18_2_reg_686[44]_i_3_n_4\
    );
\mul_ln18_2_reg_686[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_84,
      I1 => \dout_reg_n_4_[8]\,
      O => \mul_ln18_2_reg_686[44]_i_4_n_4\
    );
\mul_ln18_2_reg_686[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_85,
      I1 => \dout_reg_n_4_[7]\,
      O => \mul_ln18_2_reg_686[44]_i_5_n_4\
    );
\mul_ln18_2_reg_686[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_78,
      I1 => \dout_reg_n_4_[14]\,
      O => \mul_ln18_2_reg_686[48]_i_2_n_4\
    );
\mul_ln18_2_reg_686[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_79,
      I1 => \dout_reg_n_4_[13]\,
      O => \mul_ln18_2_reg_686[48]_i_3_n_4\
    );
\mul_ln18_2_reg_686[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_80,
      I1 => \dout_reg_n_4_[12]\,
      O => \mul_ln18_2_reg_686[48]_i_4_n_4\
    );
\mul_ln18_2_reg_686[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_81,
      I1 => \dout_reg_n_4_[11]\,
      O => \mul_ln18_2_reg_686[48]_i_5_n_4\
    );
\mul_ln18_2_reg_686[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_74,
      I1 => \dout_reg_n_4_[18]\,
      O => \mul_ln18_2_reg_686[52]_i_2_n_4\
    );
\mul_ln18_2_reg_686[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_75,
      I1 => \dout_reg_n_4_[17]\,
      O => \mul_ln18_2_reg_686[52]_i_3_n_4\
    );
\mul_ln18_2_reg_686[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_76,
      I1 => \dout_reg_n_4_[16]\,
      O => \mul_ln18_2_reg_686[52]_i_4_n_4\
    );
\mul_ln18_2_reg_686[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_77,
      I1 => \dout_reg_n_4_[15]\,
      O => \mul_ln18_2_reg_686[52]_i_5_n_4\
    );
\mul_ln18_2_reg_686[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_70,
      I1 => \dout_reg_n_4_[22]\,
      O => \mul_ln18_2_reg_686[56]_i_2_n_4\
    );
\mul_ln18_2_reg_686[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_71,
      I1 => \dout_reg_n_4_[21]\,
      O => \mul_ln18_2_reg_686[56]_i_3_n_4\
    );
\mul_ln18_2_reg_686[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_72,
      I1 => \dout_reg_n_4_[20]\,
      O => \mul_ln18_2_reg_686[56]_i_4_n_4\
    );
\mul_ln18_2_reg_686[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_73,
      I1 => \dout_reg_n_4_[19]\,
      O => \mul_ln18_2_reg_686[56]_i_5_n_4\
    );
\mul_ln18_2_reg_686[58]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_69,
      I1 => \dout_reg_n_4_[23]\,
      O => \mul_ln18_2_reg_686[58]_i_2_n_4\
    );
\mul_ln18_2_reg_686_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln18_2_reg_686_reg[36]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[36]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[36]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[36]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_90,
      DI(2) => dout_reg_n_91,
      DI(1) => dout_reg_n_92,
      DI(0) => '0',
      O(3 downto 0) => dout_reg_0(36 downto 33),
      S(3) => \mul_ln18_2_reg_686[36]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[36]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[36]_i_4_n_4\,
      S(0) => dout_reg_n_93
    );
\mul_ln18_2_reg_686_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[36]_i_1_n_4\,
      CO(3) => \mul_ln18_2_reg_686_reg[40]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[40]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[40]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[40]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_86,
      DI(2) => dout_reg_n_87,
      DI(1) => dout_reg_n_88,
      DI(0) => dout_reg_n_89,
      O(3 downto 0) => dout_reg_0(40 downto 37),
      S(3) => \mul_ln18_2_reg_686[40]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[40]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[40]_i_4_n_4\,
      S(0) => \mul_ln18_2_reg_686[40]_i_5_n_4\
    );
\mul_ln18_2_reg_686_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[40]_i_1_n_4\,
      CO(3) => \mul_ln18_2_reg_686_reg[44]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[44]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[44]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[44]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_82,
      DI(2) => dout_reg_n_83,
      DI(1) => dout_reg_n_84,
      DI(0) => dout_reg_n_85,
      O(3 downto 0) => dout_reg_0(44 downto 41),
      S(3) => \mul_ln18_2_reg_686[44]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[44]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[44]_i_4_n_4\,
      S(0) => \mul_ln18_2_reg_686[44]_i_5_n_4\
    );
\mul_ln18_2_reg_686_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[44]_i_1_n_4\,
      CO(3) => \mul_ln18_2_reg_686_reg[48]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[48]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[48]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[48]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_78,
      DI(2) => dout_reg_n_79,
      DI(1) => dout_reg_n_80,
      DI(0) => dout_reg_n_81,
      O(3 downto 0) => dout_reg_0(48 downto 45),
      S(3) => \mul_ln18_2_reg_686[48]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[48]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[48]_i_4_n_4\,
      S(0) => \mul_ln18_2_reg_686[48]_i_5_n_4\
    );
\mul_ln18_2_reg_686_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[48]_i_1_n_4\,
      CO(3) => \mul_ln18_2_reg_686_reg[52]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[52]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[52]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[52]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_74,
      DI(2) => dout_reg_n_75,
      DI(1) => dout_reg_n_76,
      DI(0) => dout_reg_n_77,
      O(3 downto 0) => dout_reg_0(52 downto 49),
      S(3) => \mul_ln18_2_reg_686[52]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[52]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[52]_i_4_n_4\,
      S(0) => \mul_ln18_2_reg_686[52]_i_5_n_4\
    );
\mul_ln18_2_reg_686_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[52]_i_1_n_4\,
      CO(3) => \mul_ln18_2_reg_686_reg[56]_i_1_n_4\,
      CO(2) => \mul_ln18_2_reg_686_reg[56]_i_1_n_5\,
      CO(1) => \mul_ln18_2_reg_686_reg[56]_i_1_n_6\,
      CO(0) => \mul_ln18_2_reg_686_reg[56]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => dout_reg_n_70,
      DI(2) => dout_reg_n_71,
      DI(1) => dout_reg_n_72,
      DI(0) => dout_reg_n_73,
      O(3 downto 0) => dout_reg_0(56 downto 53),
      S(3) => \mul_ln18_2_reg_686[56]_i_2_n_4\,
      S(2) => \mul_ln18_2_reg_686[56]_i_3_n_4\,
      S(1) => \mul_ln18_2_reg_686[56]_i_4_n_4\,
      S(0) => \mul_ln18_2_reg_686[56]_i_5_n_4\
    );
\mul_ln18_2_reg_686_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln18_2_reg_686_reg[56]_i_1_n_4\,
      CO(3 downto 1) => \NLW_mul_ln18_2_reg_686_reg[58]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln18_2_reg_686_reg[58]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => dout_reg_n_69,
      O(3 downto 2) => \NLW_mul_ln18_2_reg_686_reg[58]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => dout_reg_0(58 downto 57),
      S(3 downto 2) => B"00",
      S(1) => dout_reg_n_68,
      S(0) => \mul_ln18_2_reg_686[58]_i_2_n_4\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 18) => B"000000000000",
      A(17 downto 0) => P(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => D(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \kernel_size_read_reg_501_reg[2]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \dout_reg[17]__0_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1 : entity is "im2col_mat_mul_3ns_32ns_35_2_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___11_carry_i_1_n_4\ : STD_LOGIC;
  signal \i___11_carry_i_2_n_4\ : STD_LOGIC;
  signal \i___11_carry_i_3_n_4\ : STD_LOGIC;
  signal \i___11_carry_i_4_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_4\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_4\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_4\ : STD_LOGIC;
  signal \^kernel_size_read_reg_501_reg[2]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \tmp_product__0_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_10\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_11\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_10\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_8\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_9\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_10\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_11\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_5\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_6\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_7\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_8\ : STD_LOGIC;
  signal \tmp_product_inferred__1/i___11_carry_n_9\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry__3_n_7\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \tmp_product_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_inferred__1/i___11_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product_inferred__2/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product_inferred__2/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  D(0) <= \^d\(0);
  \kernel_size_read_reg_501_reg[2]\(17 downto 0) <= \^kernel_size_read_reg_501_reg[2]\(17 downto 0);
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A(0),
      Q => \dout_reg[17]__0_0\(0),
      R => '0'
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(0),
      Q => \dout_reg[17]__0_0\(5),
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(10),
      Q => \dout_reg[17]__0_0\(15),
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(11),
      Q => \dout_reg[17]__0_0\(16),
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(12),
      Q => \dout_reg[17]__0_0\(17),
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(13),
      Q => \dout_reg[17]__0_0\(18),
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(14),
      Q => \dout_reg[17]__0_0\(19),
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(15),
      Q => \dout_reg[17]__0_0\(20),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => \dout_reg[17]__0_0\(4),
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(16),
      Q => \dout_reg[17]__0_0\(21),
      R => '0'
    );
\dout_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(17),
      Q => \dout_reg[17]__0_0\(22),
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(1),
      Q => \dout_reg[17]__0_0\(6),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A(1),
      Q => \dout_reg[17]__0_0\(1),
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(2),
      Q => \dout_reg[17]__0_0\(7),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A(2),
      Q => \dout_reg[17]__0_0\(2),
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(3),
      Q => \dout_reg[17]__0_0\(8),
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(4),
      Q => \dout_reg[17]__0_0\(9),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => A(3),
      Q => \dout_reg[17]__0_0\(3),
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(5),
      Q => \dout_reg[17]__0_0\(10),
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(6),
      Q => \dout_reg[17]__0_0\(11),
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(7),
      Q => \dout_reg[17]__0_0\(12),
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(8),
      Q => \dout_reg[17]__0_0\(13),
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^kernel_size_read_reg_501_reg[2]\(9),
      Q => \dout_reg[17]__0_0\(14),
      R => '0'
    );
\i___11_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A(0),
      I1 => A(3),
      O => \i___11_carry_i_1_n_4\
    );
\i___11_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => A(3),
      O => \i___11_carry_i_2_n_4\
    );
\i___11_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => A(3),
      O => \i___11_carry_i_3_n_4\
    );
\i___11_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => A(0),
      O => \i___11_carry_i_4_n_4\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__0_i_1__0_n_4\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__0_i_2__0_n_4\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__0_i_3__0_n_4\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__0_i_4__0_n_4\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__1_i_1__0_n_4\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__1_i_2__0_n_4\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__1_i_3__0_n_4\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__1_i_4__0_n_4\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => \tmp_product_inferred__1/i___11_carry_n_10\,
      O => \i__carry__2_i_1__0_n_4\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => \tmp_product_inferred__1/i___11_carry_n_11\,
      O => \i__carry__2_i_2__0_n_4\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__2_i_3__0_n_4\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => A(3),
      O => \i__carry__2_i_4__0_n_4\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => \tmp_product_inferred__1/i___11_carry_n_8\,
      O => \i__carry__3_i_1__0_n_4\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_10\,
      I1 => \tmp_product_inferred__1/i___11_carry_n_9\,
      O => \i__carry__3_i_2__0_n_4\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_11\,
      I1 => A(3),
      O => \i__carry_i_1__0_n_4\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_8\,
      I1 => A(3),
      I2 => A(0),
      I3 => Q(0),
      O => \i__carry_i_2__1_n_4\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_9\,
      I1 => Q(0),
      I2 => A(3),
      I3 => A(0),
      O => \i__carry_i_3__0_n_4\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_10\,
      I1 => A(3),
      I2 => A(0),
      O => \i__carry_i_4__0_n_4\
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_4\,
      CO(2) => \tmp_product__0_carry_n_5\,
      CO(1) => \tmp_product__0_carry_n_6\,
      CO(0) => \tmp_product__0_carry_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_i_1_n_4\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_8\,
      O(2) => \tmp_product__0_carry_n_9\,
      O(1) => \tmp_product__0_carry_n_10\,
      O(0) => \^d\(0),
      S(3) => \tmp_product__0_carry_i_2_n_4\,
      S(2) => \tmp_product__0_carry_i_3_n_4\,
      S(1) => \tmp_product__0_carry_i_4_n_4\,
      S(0) => A(3)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_4\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => A(3),
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_10\,
      O(0) => \tmp_product__0_carry__0_n_11\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__0_carry__0_i_1_n_4\
    );
\tmp_product__0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(3),
      O => \tmp_product__0_carry__0_i_1_n_4\
    );
\tmp_product__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A(0),
      I1 => A(3),
      O => \tmp_product__0_carry_i_1_n_4\
    );
\tmp_product__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => A(3),
      O => \tmp_product__0_carry_i_2_n_4\
    );
\tmp_product__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => A(3),
      O => \tmp_product__0_carry_i_3_n_4\
    );
\tmp_product__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => A(0),
      O => \tmp_product__0_carry_i_4_n_4\
    );
\tmp_product_inferred__1/i___11_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product_inferred__1/i___11_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product_inferred__1/i___11_carry_n_5\,
      CO(1) => \tmp_product_inferred__1/i___11_carry_n_6\,
      CO(0) => \tmp_product_inferred__1/i___11_carry_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i___11_carry_i_1_n_4\,
      DI(0) => '0',
      O(3) => \tmp_product_inferred__1/i___11_carry_n_8\,
      O(2) => \tmp_product_inferred__1/i___11_carry_n_9\,
      O(1) => \tmp_product_inferred__1/i___11_carry_n_10\,
      O(0) => \tmp_product_inferred__1/i___11_carry_n_11\,
      S(3) => \i___11_carry_i_2_n_4\,
      S(2) => \i___11_carry_i_3_n_4\,
      S(1) => \i___11_carry_i_4_n_4\,
      S(0) => A(3)
    );
\tmp_product_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_inferred__2/i__carry_n_4\,
      CO(2) => \tmp_product_inferred__2/i__carry_n_5\,
      CO(1) => \tmp_product_inferred__2/i__carry_n_6\,
      CO(0) => \tmp_product_inferred__2/i__carry_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_n_11\,
      DI(2) => \tmp_product__0_carry_n_8\,
      DI(1) => \tmp_product__0_carry_n_9\,
      DI(0) => \tmp_product__0_carry_n_10\,
      O(3 downto 0) => \^kernel_size_read_reg_501_reg[2]\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_4\,
      S(2) => \i__carry_i_2__1_n_4\,
      S(1) => \i__carry_i_3__0_n_4\,
      S(0) => \i__carry_i_4__0_n_4\
    );
\tmp_product_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_inferred__2/i__carry_n_4\,
      CO(3) => \tmp_product_inferred__2/i__carry__0_n_4\,
      CO(2) => \tmp_product_inferred__2/i__carry__0_n_5\,
      CO(1) => \tmp_product_inferred__2/i__carry__0_n_6\,
      CO(0) => \tmp_product_inferred__2/i__carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_n_10\,
      DI(2) => \tmp_product__0_carry__0_n_10\,
      DI(1) => \tmp_product__0_carry__0_n_10\,
      DI(0) => \tmp_product__0_carry__0_n_10\,
      O(3 downto 0) => \^kernel_size_read_reg_501_reg[2]\(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_4\,
      S(2) => \i__carry__0_i_2__0_n_4\,
      S(1) => \i__carry__0_i_3__0_n_4\,
      S(0) => \i__carry__0_i_4__0_n_4\
    );
\tmp_product_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_inferred__2/i__carry__0_n_4\,
      CO(3) => \tmp_product_inferred__2/i__carry__1_n_4\,
      CO(2) => \tmp_product_inferred__2/i__carry__1_n_5\,
      CO(1) => \tmp_product_inferred__2/i__carry__1_n_6\,
      CO(0) => \tmp_product_inferred__2/i__carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_n_10\,
      DI(2) => \tmp_product__0_carry__0_n_10\,
      DI(1) => \tmp_product__0_carry__0_n_10\,
      DI(0) => \tmp_product__0_carry__0_n_10\,
      O(3 downto 0) => \^kernel_size_read_reg_501_reg[2]\(11 downto 8),
      S(3) => \i__carry__1_i_1__0_n_4\,
      S(2) => \i__carry__1_i_2__0_n_4\,
      S(1) => \i__carry__1_i_3__0_n_4\,
      S(0) => \i__carry__1_i_4__0_n_4\
    );
\tmp_product_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_inferred__2/i__carry__1_n_4\,
      CO(3) => \tmp_product_inferred__2/i__carry__2_n_4\,
      CO(2) => \tmp_product_inferred__2/i__carry__2_n_5\,
      CO(1) => \tmp_product_inferred__2/i__carry__2_n_6\,
      CO(0) => \tmp_product_inferred__2/i__carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_n_10\,
      DI(2) => \tmp_product__0_carry__0_n_10\,
      DI(1) => \tmp_product__0_carry__0_n_10\,
      DI(0) => \tmp_product__0_carry__0_n_10\,
      O(3 downto 0) => \^kernel_size_read_reg_501_reg[2]\(15 downto 12),
      S(3) => \i__carry__2_i_1__0_n_4\,
      S(2) => \i__carry__2_i_2__0_n_4\,
      S(1) => \i__carry__2_i_3__0_n_4\,
      S(0) => \i__carry__2_i_4__0_n_4\
    );
\tmp_product_inferred__2/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_inferred__2/i__carry__2_n_4\,
      CO(3 downto 1) => \NLW_tmp_product_inferred__2/i__carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product_inferred__2/i__carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__0_n_10\,
      O(3 downto 2) => \NLW_tmp_product_inferred__2/i__carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^kernel_size_read_reg_501_reg[2]\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__3_i_1__0_n_4\,
      S(0) => \i__carry__3_i_2__0_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \empty_reg_1351_pp0_iter3_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1 : entity is "im2col_mat_mul_5ns_6ns_11_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1 is
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_15_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_16_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_17_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_18_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_19_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_20_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_21_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_22_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_23_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_24_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_25_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_26_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_4_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_5_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_6_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_7_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[10]_i_8_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_6_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[2]_i_9_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[6]_i_5_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[6]_i_6_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_10\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_9\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_10\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_6\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_7\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_8\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_9\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
begin
\empty_reg_1351_pp0_iter3_reg[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_12_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I1 => Q(4),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      I3 => Q(3),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_13_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I1 => Q(4),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I3 => Q(3),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_14_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I1 => Q(4),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I3 => Q(3),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_15_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(4),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_16_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1AC0"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I2 => Q(4),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_17_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I2 => Q(4),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      I4 => Q(3),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_18_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(4),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I4 => Q(3),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_19_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_9\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_9\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_2_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(4),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_20_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_21_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I2 => Q(1),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_22_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(1),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I4 => Q(0),
      I5 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_23_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      I1 => Q(2),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_24_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I2 => Q(2),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_25_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I3 => Q(2),
      I4 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      I5 => Q(1),
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_26_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_10\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_10\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_3_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_4_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_4\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_8\,
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_n_7\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_5_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_9\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_9\,
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_8\,
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_4\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_6_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_10\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_10\,
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_9\,
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_9\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_7_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\,
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_10\,
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_10\,
      O => \empty_reg_1351_pp0_iter3_reg[10]_i_8_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I1 => Q(2),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_10_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I2 => Q(1),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I4 => Q(0),
      I5 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_2_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I1 => Q(0),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I3 => Q(1),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_3_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(1),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_4_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(0),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_5_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg[2]_i_2_n_4\,
      I1 => Q(1),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I3 => \empty_reg_1351_pp0_iter3_reg[2]_i_10_n_4\,
      I4 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(4),
      I5 => Q(0),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_6_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F77F08878887888"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(2),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I4 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(3),
      I5 => Q(0),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_7_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(2),
      I2 => Q(1),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_8_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(0),
      I2 => Q(0),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[2]_i_9_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\,
      O => \empty_reg_1351_pp0_iter3_reg[6]_i_2_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\,
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\,
      I2 => Q(3),
      I3 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      O => \empty_reg_1351_pp0_iter3_reg[6]_i_3_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(1),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_8\,
      O => \empty_reg_1351_pp0_iter3_reg[6]_i_4_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_9\,
      I1 => Q(4),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(0),
      O => \empty_reg_1351_pp0_iter3_reg[6]_i_5_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_10\,
      I1 => Q(3),
      I2 => \empty_reg_1351_pp0_iter3_reg_reg[2]\(0),
      O => \empty_reg_1351_pp0_iter3_reg[6]_i_6_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_4\,
      CO(3) => \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_5\,
      CO(1) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_6\,
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_2_n_4\,
      DI(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_3_n_4\,
      DI(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_4_n_4\,
      O(3 downto 0) => dout(8 downto 5),
      S(3) => \empty_reg_1351_pp0_iter3_reg[10]_i_5_n_4\,
      S(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_6_n_4\,
      S(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_7_n_4\,
      S(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_8_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_4\,
      CO(3) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_4\,
      CO(2) => \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_6\,
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_21_n_4\,
      DI(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_22_n_4\,
      DI(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_23_n_4\,
      O(3) => \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_O_UNCONNECTED\(3),
      O(2) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_9\,
      O(1) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_10\,
      O(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_10_n_11\,
      S(3) => '1',
      S(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_24_n_4\,
      S(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_25_n_4\,
      S(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_26_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_4\,
      CO(3 downto 1) => \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_empty_reg_1351_pp0_iter3_reg_reg[10]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\empty_reg_1351_pp0_iter3_reg_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_4\,
      CO(2) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_5\,
      CO(1) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_6\,
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_7\,
      CYINIT => \empty_reg_1351_pp0_iter3_reg[10]_i_12_n_4\,
      DI(3) => \empty_reg_1351_pp0_iter3_reg[10]_i_13_n_4\,
      DI(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_14_n_4\,
      DI(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_15_n_4\,
      DI(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_16_n_4\,
      O(3) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_8\,
      O(2) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_9\,
      O(1) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_10\,
      O(0) => \empty_reg_1351_pp0_iter3_reg_reg[10]_i_9_n_11\,
      S(3) => \empty_reg_1351_pp0_iter3_reg[10]_i_17_n_4\,
      S(2) => \empty_reg_1351_pp0_iter3_reg[10]_i_18_n_4\,
      S(1) => \empty_reg_1351_pp0_iter3_reg[10]_i_19_n_4\,
      S(0) => \empty_reg_1351_pp0_iter3_reg[10]_i_20_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_4\,
      CO(2) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_5\,
      CO(1) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_6\,
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \empty_reg_1351_pp0_iter3_reg[2]_i_2_n_4\,
      DI(2) => \empty_reg_1351_pp0_iter3_reg[2]_i_3_n_4\,
      DI(1) => \empty_reg_1351_pp0_iter3_reg[2]_i_4_n_4\,
      DI(0) => \empty_reg_1351_pp0_iter3_reg[2]_i_5_n_4\,
      O(3) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_8\,
      O(2) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_9\,
      O(1) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_10\,
      O(0) => dout(0),
      S(3) => \empty_reg_1351_pp0_iter3_reg[2]_i_6_n_4\,
      S(2) => \empty_reg_1351_pp0_iter3_reg[2]_i_7_n_4\,
      S(1) => \empty_reg_1351_pp0_iter3_reg[2]_i_8_n_4\,
      S(0) => \empty_reg_1351_pp0_iter3_reg[2]_i_9_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_4\,
      CO(2) => \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_5\,
      CO(1) => \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_6\,
      CO(0) => \empty_reg_1351_pp0_iter3_reg_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \empty_reg_1351_pp0_iter3_reg[6]_i_2_n_4\,
      DI(2) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_8\,
      DI(1) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_9\,
      DI(0) => \empty_reg_1351_pp0_iter3_reg_reg[2]_i_1_n_10\,
      O(3 downto 0) => dout(4 downto 1),
      S(3) => \empty_reg_1351_pp0_iter3_reg[6]_i_3_n_4\,
      S(2) => \empty_reg_1351_pp0_iter3_reg[6]_i_4_n_4\,
      S(1) => \empty_reg_1351_pp0_iter3_reg[6]_i_5_n_4\,
      S(0) => \empty_reg_1351_pp0_iter3_reg[6]_i_6_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3 is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1072_reg_1279_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout__29_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout__29_carry__0_i_7_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout__29_carry__0_i_7_2\ : in STD_LOGIC;
    \dout__29_carry__0_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout__29_carry__0_i_7_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_mid129_reg_1373_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_mid129_reg_1373_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_mid129_reg_1373_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_mid129_reg_1373_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3 : entity is "im2col_mat_mul_5ns_6ns_11_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dout__18_carry_n_10\ : STD_LOGIC;
  signal \dout__18_carry_n_11\ : STD_LOGIC;
  signal \dout__18_carry_n_5\ : STD_LOGIC;
  signal \dout__18_carry_n_6\ : STD_LOGIC;
  signal \dout__18_carry_n_7\ : STD_LOGIC;
  signal \dout__29_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \dout__29_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \dout__29_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \dout__29_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \dout__29_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \dout__29_carry__0_n_5\ : STD_LOGIC;
  signal \dout__29_carry__0_n_6\ : STD_LOGIC;
  signal \dout__29_carry__0_n_7\ : STD_LOGIC;
  signal \dout__29_carry_i_1_n_4\ : STD_LOGIC;
  signal \dout__29_carry_i_2_n_4\ : STD_LOGIC;
  signal \dout__29_carry_i_4_n_4\ : STD_LOGIC;
  signal \dout__29_carry_i_5_n_4\ : STD_LOGIC;
  signal \dout__29_carry_n_4\ : STD_LOGIC;
  signal \dout__29_carry_n_5\ : STD_LOGIC;
  signal \dout__29_carry_n_6\ : STD_LOGIC;
  signal \dout__29_carry_n_7\ : STD_LOGIC;
  signal \dout_carry__0_n_10\ : STD_LOGIC;
  signal \dout_carry__0_n_11\ : STD_LOGIC;
  signal \dout_carry__0_n_6\ : STD_LOGIC;
  signal \dout_carry__0_n_7\ : STD_LOGIC;
  signal dout_carry_n_10 : STD_LOGIC;
  signal dout_carry_n_4 : STD_LOGIC;
  signal dout_carry_n_5 : STD_LOGIC;
  signal dout_carry_n_6 : STD_LOGIC;
  signal dout_carry_n_7 : STD_LOGIC;
  signal dout_carry_n_9 : STD_LOGIC;
  signal \^icmp_ln1072_reg_1279_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^zext_ln43_5_cast_reg_1203_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_dout__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dout_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \icmp_ln1072_reg_1279_reg[0]\(0) <= \^icmp_ln1072_reg_1279_reg[0]\(0);
  \zext_ln43_5_cast_reg_1203_reg[2]_0\(1 downto 0) <= \^zext_ln43_5_cast_reg_1203_reg[2]_0\(1 downto 0);
\dout__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln43_5_cast_reg_1203_reg[2]\(0),
      CO(2) => \dout__18_carry_n_5\,
      CO(1) => \dout__18_carry_n_6\,
      CO(0) => \dout__18_carry_n_7\,
      CYINIT => \dout__29_carry__0_i_7_2\,
      DI(3 downto 0) => \dout__29_carry__0_i_7_3\(3 downto 0),
      O(3 downto 2) => \^zext_ln43_5_cast_reg_1203_reg[2]_0\(1 downto 0),
      O(1) => \dout__18_carry_n_10\,
      O(0) => \dout__18_carry_n_11\,
      S(3 downto 0) => \dout__29_carry__0_i_7_4\(3 downto 0)
    );
\dout__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__29_carry_n_4\,
      CO(2) => \dout__29_carry_n_5\,
      CO(1) => \dout__29_carry_n_6\,
      CO(0) => \dout__29_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__29_carry_i_1_n_4\,
      DI(2) => \^o\(1),
      DI(1) => dout_carry_n_9,
      DI(0) => dout_carry_n_10,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout__29_carry_i_2_n_4\,
      S(2) => \p_mid129_reg_1373_reg[6]\(0),
      S(1) => \dout__29_carry_i_4_n_4\,
      S(0) => \dout__29_carry_i_5_n_4\
    );
\dout__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__29_carry_n_4\,
      CO(3) => \NLW_dout__29_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \dout__29_carry__0_n_5\,
      CO(1) => \dout__29_carry__0_n_6\,
      CO(0) => \dout__29_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout__29_carry__0_i_1_n_4\,
      DI(1) => \dout__29_carry__0_i_2_n_4\,
      DI(0) => \dout__29_carry__0_i_3_n_4\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 2) => \p_mid129_reg_1373_reg[10]\(1 downto 0),
      S(1) => \dout__29_carry__0_i_6_n_4\,
      S(0) => \dout__29_carry__0_i_7_n_4\
    );
\dout__29_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln43_5_cast_reg_1203_reg[2]_0\(0),
      I1 => \^icmp_ln1072_reg_1279_reg[0]\(0),
      O => \dout__29_carry__0_i_1_n_4\
    );
\dout__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout__18_carry_n_10\,
      I1 => \dout_carry__0_n_10\,
      O => \dout__29_carry__0_i_2_n_4\
    );
\dout__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dout_carry__0_n_11\,
      I1 => \dout__18_carry_n_11\,
      O => \dout__29_carry__0_i_3_n_4\
    );
\dout__29_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \dout_carry__0_n_10\,
      I1 => \dout__18_carry_n_10\,
      I2 => \^zext_ln43_5_cast_reg_1203_reg[2]_0\(0),
      I3 => \^icmp_ln1072_reg_1279_reg[0]\(0),
      O => \dout__29_carry__0_i_6_n_4\
    );
\dout__29_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \dout__18_carry_n_11\,
      I1 => \dout_carry__0_n_11\,
      I2 => \dout__18_carry_n_10\,
      I3 => \dout_carry__0_n_10\,
      O => \dout__29_carry__0_i_7_n_4\
    );
\dout__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout_carry__0_n_11\,
      I1 => \dout__18_carry_n_11\,
      O => \dout__29_carry_i_1_n_4\
    );
\dout__29_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \dout__18_carry_n_11\,
      I1 => \dout_carry__0_n_11\,
      I2 => \p_mid129_reg_1373_reg[6]_0\,
      I3 => Q(1),
      O => \dout__29_carry_i_2_n_4\
    );
\dout__29_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_carry_n_9,
      I1 => \p_mid129_reg_1373_reg[6]_1\,
      I2 => Q(0),
      O => \dout__29_carry_i_4_n_4\
    );
\dout__29_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_carry_n_10,
      I1 => \p_mid129_reg_1373_reg[6]_0\,
      I2 => Q(0),
      O => \dout__29_carry_i_5_n_4\
    );
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_4,
      CO(2) => dout_carry_n_5,
      CO(1) => dout_carry_n_6,
      CO(0) => dout_carry_n_7,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \^o\(1),
      O(2) => dout_carry_n_9,
      O(1) => dout_carry_n_10,
      O(0) => \^o\(0),
      S(3 downto 0) => S(3 downto 0)
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_4,
      CO(3) => CO(0),
      CO(2) => \NLW_dout_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \dout_carry__0_n_6\,
      CO(0) => \dout_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \dout__29_carry__0_i_7_0\(2 downto 0),
      O(3) => \NLW_dout_carry__0_O_UNCONNECTED\(3),
      O(2) => \^icmp_ln1072_reg_1279_reg[0]\(0),
      O(1) => \dout_carry__0_n_10\,
      O(0) => \dout_carry__0_n_11\,
      S(3) => '1',
      S(2 downto 0) => \dout__29_carry__0_i_7_1\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \kernel_size_read_reg_501_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_reg_0 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    inchannels : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_reg_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1 : entity is "im2col_mat_mul_6ns_35ns_41_2_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal \^kernel_size_read_reg_501_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  \kernel_size_read_reg_501_reg[1]\(1 downto 0) <= \^kernel_size_read_reg_501_reg[1]\(1 downto 0);
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 18) => B"000000000000",
      A(17 downto 0) => dout_reg_1(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => inchannels(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_62,
      P(46) => dout_reg_n_63,
      P(45) => dout_reg_n_64,
      P(44) => dout_reg_n_65,
      P(43) => dout_reg_n_66,
      P(42) => dout_reg_n_67,
      P(41) => dout_reg_n_68,
      P(40) => dout_reg_n_69,
      P(39) => dout_reg_n_70,
      P(38) => dout_reg_n_71,
      P(37) => dout_reg_n_72,
      P(36) => dout_reg_n_73,
      P(35) => dout_reg_n_74,
      P(34) => dout_reg_n_75,
      P(33) => dout_reg_n_76,
      P(32) => dout_reg_n_77,
      P(31) => dout_reg_n_78,
      P(30) => dout_reg_n_79,
      P(29) => dout_reg_n_80,
      P(28) => dout_reg_n_81,
      P(27) => dout_reg_n_82,
      P(26) => dout_reg_n_83,
      P(25) => dout_reg_n_84,
      P(24) => dout_reg_n_85,
      P(23 downto 0) => dout_reg_0(40 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dout_reg_0(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dout_reg_0(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dout_reg_0(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dout_reg_0(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dout_reg_0(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dout_reg_0(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dout_reg_0(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dout_reg_0(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dout_reg_0(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dout_reg_0(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dout_reg_0(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dout_reg_0(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dout_reg_0(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dout_reg_0(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dout_reg_0(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dout_reg_0(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dout_reg_0(9),
      R => '0'
    );
\mul_ln43_2_reg_681[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => A(0),
      I1 => tmp_product_0(0),
      O => \^kernel_size_read_reg_501_reg[1]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 15) => A(2 downto 1),
      A(14) => A(1),
      A(13) => A(1),
      A(12) => A(1),
      A(11) => A(1),
      A(10) => A(1),
      A(9) => A(1),
      A(8) => A(1),
      A(7) => A(1),
      A(6) => A(1),
      A(5) => A(1),
      A(4) => A(1),
      A(3 downto 2) => \^kernel_size_read_reg_501_reg[1]\(1 downto 0),
      A(1) => '0',
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => inchannels(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16 downto 0) => \^d\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_0(0),
      I1 => A(0),
      O => \^kernel_size_read_reg_501_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mul_ln43_reg_661_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1 : entity is "im2col_mat_mul_6ns_3ns_9_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1 is
  signal \dout__0_carry__0_i_10__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_1__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_2__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_3__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_4__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_5__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_6__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_7__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_8__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_9__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_5\ : STD_LOGIC;
  signal \dout__0_carry__0_n_6\ : STD_LOGIC;
  signal \dout__0_carry__0_n_7\ : STD_LOGIC;
  signal \dout__0_carry__0_n_8\ : STD_LOGIC;
  signal \dout__0_carry__0_n_9\ : STD_LOGIC;
  signal \dout__0_carry__1_i_1__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_n_11\ : STD_LOGIC;
  signal \dout__0_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_4__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_5__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_6__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_7__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_8__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_5\ : STD_LOGIC;
  signal \dout__0_carry_n_6\ : STD_LOGIC;
  signal \dout__0_carry_n_7\ : STD_LOGIC;
  signal \NLW_dout__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dout__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln43_reg_661[7]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \mul_ln43_reg_661[8]_i_1\ : label is "soft_lutpair373";
begin
\dout__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__0_carry_n_4\,
      CO(2) => \dout__0_carry_n_5\,
      CO(1) => \dout__0_carry_n_6\,
      CO(0) => \dout__0_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry_i_1__0_n_4\,
      DI(2) => \dout__0_carry_i_2__0_n_4\,
      DI(1) => \dout__0_carry_i_3__0_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout__0_carry_i_4__1_n_4\,
      S(2) => \dout__0_carry_i_5__0_n_4\,
      S(1) => \dout__0_carry_i_6__0_n_4\,
      S(0) => \dout__0_carry_i_7__0_n_4\
    );
\dout__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry_n_4\,
      CO(3) => \dout__0_carry__0_n_4\,
      CO(2) => \dout__0_carry__0_n_5\,
      CO(1) => \dout__0_carry__0_n_6\,
      CO(0) => \dout__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry__0_i_1__1_n_4\,
      DI(2) => \dout__0_carry__0_i_2__1_n_4\,
      DI(1) => \dout__0_carry__0_i_3__1_n_4\,
      DI(0) => \dout__0_carry__0_i_4__1_n_4\,
      O(3) => \dout__0_carry__0_n_8\,
      O(2) => \dout__0_carry__0_n_9\,
      O(1 downto 0) => D(5 downto 4),
      S(3) => \dout__0_carry__0_i_5__0_n_4\,
      S(2) => \dout__0_carry__0_i_6__1_n_4\,
      S(1) => \dout__0_carry__0_i_7__1_n_4\,
      S(0) => \dout__0_carry__0_i_8__1_n_4\
    );
\dout__0_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln43_reg_661_reg[3]\(0),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(2),
      I4 => \mul_ln43_reg_661_reg[3]\(1),
      I5 => Q(3),
      O => \dout__0_carry__0_i_10__0_n_4\
    );
\dout__0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(1),
      I1 => Q(5),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(4),
      O => \dout__0_carry__0_i_1__1_n_4\
    );
\dout__0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln43_reg_661_reg[3]\(2),
      I2 => \mul_ln43_reg_661_reg[3]\(0),
      I3 => \mul_ln43_reg_661_reg[3]\(1),
      I4 => Q(4),
      I5 => Q(5),
      O => \dout__0_carry__0_i_2__1_n_4\
    );
\dout__0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln43_reg_661_reg[3]\(2),
      I2 => \mul_ln43_reg_661_reg[3]\(0),
      I3 => \mul_ln43_reg_661_reg[3]\(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \dout__0_carry__0_i_3__1_n_4\
    );
\dout__0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_reg_661_reg[3]\(2),
      I2 => \mul_ln43_reg_661_reg[3]\(0),
      I3 => \mul_ln43_reg_661_reg[3]\(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \dout__0_carry__0_i_4__1_n_4\
    );
\dout__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln43_reg_661_reg[3]\(1),
      I2 => Q(5),
      I3 => \mul_ln43_reg_661_reg[3]\(2),
      O => \dout__0_carry__0_i_5__0_n_4\
    );
\dout__0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A808F7FCFFF0FFF"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(0),
      I1 => Q(3),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(4),
      I4 => \mul_ln43_reg_661_reg[3]\(1),
      I5 => Q(5),
      O => \dout__0_carry__0_i_6__1_n_4\
    );
\dout__0_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_3__1_n_4\,
      I1 => \dout__0_carry__0_i_9__0_n_4\,
      O => \dout__0_carry__0_i_7__1_n_4\
    );
\dout__0_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_4__1_n_4\,
      I1 => \dout__0_carry__0_i_10__0_n_4\,
      O => \dout__0_carry__0_i_8__1_n_4\
    );
\dout__0_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln43_reg_661_reg[3]\(0),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(3),
      I4 => \mul_ln43_reg_661_reg[3]\(1),
      I5 => Q(4),
      O => \dout__0_carry__0_i_9__0_n_4\
    );
\dout__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry__0_n_4\,
      CO(3 downto 0) => \NLW_dout__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_dout__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \dout__0_carry__1_n_11\,
      S(3 downto 1) => B"000",
      S(0) => \dout__0_carry__1_i_1__1_n_4\
    );
\dout__0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(2),
      I1 => Q(5),
      O => \dout__0_carry__1_i_1__1_n_4\
    );
\dout__0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln43_reg_661_reg[3]\(1),
      I2 => Q(1),
      I3 => \mul_ln43_reg_661_reg[3]\(2),
      I4 => \mul_ln43_reg_661_reg[3]\(0),
      I5 => Q(3),
      O => \dout__0_carry_i_1__0_n_4\
    );
\dout__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_reg_661_reg[3]\(1),
      I2 => Q(0),
      I3 => \mul_ln43_reg_661_reg[3]\(2),
      O => \dout__0_carry_i_2__0_n_4\
    );
\dout__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(0),
      I1 => Q(1),
      O => \dout__0_carry_i_3__0_n_4\
    );
\dout__0_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \dout__0_carry_i_8__0_n_4\,
      I1 => \mul_ln43_reg_661_reg[3]\(1),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \dout__0_carry_i_4__1_n_4\
    );
\dout__0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(2),
      I1 => Q(0),
      I2 => \mul_ln43_reg_661_reg[3]\(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \mul_ln43_reg_661_reg[3]\(0),
      O => \dout__0_carry_i_5__0_n_4\
    );
\dout__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_reg_661_reg[3]\(0),
      I2 => Q(0),
      I3 => \mul_ln43_reg_661_reg[3]\(1),
      O => \dout__0_carry_i_6__0_n_4\
    );
\dout__0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln43_reg_661_reg[3]\(0),
      I1 => Q(0),
      O => \dout__0_carry_i_7__0_n_4\
    );
\dout__0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln43_reg_661_reg[3]\(0),
      I2 => \mul_ln43_reg_661_reg[3]\(2),
      I3 => Q(1),
      I4 => \mul_ln43_reg_661_reg[3]\(1),
      I5 => Q(2),
      O => \dout__0_carry_i_8__0_n_4\
    );
\mul_ln43_reg_661[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout__0_carry__0_n_9\,
      O => D(6)
    );
\mul_ln43_reg_661[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout__0_carry__0_n_9\,
      I1 => \dout__0_carry__0_n_8\,
      O => D(7)
    );
\mul_ln43_reg_661[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dout__0_carry__0_n_8\,
      I1 => \dout__0_carry__0_n_9\,
      I2 => \dout__0_carry__1_n_11\,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mat_h_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mat_w_reg[3]\ : out STD_LOGIC;
    \int_mat_w_reg[2]\ : out STD_LOGIC;
    \int_mat_w_reg[3]_0\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mat_h : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mat_w : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1 : entity is "im2col_mat_mul_6s_6s_12_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_mat_h_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_i_10_n_10 : STD_LOGIC;
  signal p_reg_reg_i_10_n_11 : STD_LOGIC;
  signal p_reg_reg_i_10_n_4 : STD_LOGIC;
  signal p_reg_reg_i_10_n_5 : STD_LOGIC;
  signal p_reg_reg_i_10_n_6 : STD_LOGIC;
  signal p_reg_reg_i_10_n_7 : STD_LOGIC;
  signal p_reg_reg_i_10_n_8 : STD_LOGIC;
  signal p_reg_reg_i_10_n_9 : STD_LOGIC;
  signal p_reg_reg_i_11_n_4 : STD_LOGIC;
  signal p_reg_reg_i_12_n_4 : STD_LOGIC;
  signal p_reg_reg_i_13_n_4 : STD_LOGIC;
  signal p_reg_reg_i_14_n_4 : STD_LOGIC;
  signal p_reg_reg_i_15_n_4 : STD_LOGIC;
  signal p_reg_reg_i_16_n_4 : STD_LOGIC;
  signal p_reg_reg_i_17_n_4 : STD_LOGIC;
  signal p_reg_reg_i_1_n_4 : STD_LOGIC;
  signal p_reg_reg_i_1_n_5 : STD_LOGIC;
  signal p_reg_reg_i_1_n_6 : STD_LOGIC;
  signal p_reg_reg_i_1_n_7 : STD_LOGIC;
  signal p_reg_reg_i_22_n_4 : STD_LOGIC;
  signal p_reg_reg_i_23_n_4 : STD_LOGIC;
  signal p_reg_reg_i_25_n_4 : STD_LOGIC;
  signal p_reg_reg_i_27_n_4 : STD_LOGIC;
  signal p_reg_reg_i_29_n_4 : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_2_n_11 : STD_LOGIC;
  signal p_reg_reg_i_30_n_4 : STD_LOGIC;
  signal p_reg_reg_i_31_n_4 : STD_LOGIC;
  signal p_reg_reg_i_32_n_4 : STD_LOGIC;
  signal p_reg_reg_i_33_n_4 : STD_LOGIC;
  signal p_reg_reg_i_37_n_7 : STD_LOGIC;
  signal p_reg_reg_i_39_n_4 : STD_LOGIC;
  signal p_reg_reg_i_3_n_4 : STD_LOGIC;
  signal p_reg_reg_i_3_n_5 : STD_LOGIC;
  signal p_reg_reg_i_3_n_6 : STD_LOGIC;
  signal p_reg_reg_i_3_n_7 : STD_LOGIC;
  signal p_reg_reg_i_3_n_8 : STD_LOGIC;
  signal p_reg_reg_i_40_n_4 : STD_LOGIC;
  signal p_reg_reg_i_42_n_4 : STD_LOGIC;
  signal p_reg_reg_i_44_n_4 : STD_LOGIC;
  signal p_reg_reg_i_48_n_4 : STD_LOGIC;
  signal p_reg_reg_i_49_n_4 : STD_LOGIC;
  signal p_reg_reg_i_4_n_10 : STD_LOGIC;
  signal p_reg_reg_i_4_n_11 : STD_LOGIC;
  signal p_reg_reg_i_4_n_4 : STD_LOGIC;
  signal p_reg_reg_i_4_n_5 : STD_LOGIC;
  signal p_reg_reg_i_4_n_6 : STD_LOGIC;
  signal p_reg_reg_i_4_n_7 : STD_LOGIC;
  signal p_reg_reg_i_4_n_8 : STD_LOGIC;
  signal p_reg_reg_i_4_n_9 : STD_LOGIC;
  signal p_reg_reg_i_50_n_4 : STD_LOGIC;
  signal p_reg_reg_i_5_n_4 : STD_LOGIC;
  signal p_reg_reg_i_6_n_10 : STD_LOGIC;
  signal p_reg_reg_i_6_n_11 : STD_LOGIC;
  signal p_reg_reg_i_6_n_4 : STD_LOGIC;
  signal p_reg_reg_i_6_n_5 : STD_LOGIC;
  signal p_reg_reg_i_6_n_6 : STD_LOGIC;
  signal p_reg_reg_i_6_n_7 : STD_LOGIC;
  signal p_reg_reg_i_6_n_8 : STD_LOGIC;
  signal p_reg_reg_i_6_n_9 : STD_LOGIC;
  signal p_reg_reg_i_7_n_4 : STD_LOGIC;
  signal p_reg_reg_i_8_n_4 : STD_LOGIC;
  signal p_reg_reg_i_9_n_4 : STD_LOGIC;
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_37_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_reg_reg_i_1 : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_10 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_reg_reg_i_1__0\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_reg_reg_i_2__0\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_4 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_46 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of p_reg_reg_i_47 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of p_reg_reg_i_48 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of p_reg_reg_i_49 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of p_reg_reg_i_50 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of p_reg_reg_i_51 : label is "soft_lutpair375";
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg_i_6 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
  DI(0) <= \^di\(0);
  \int_mat_h_reg[4]\(0) <= \^int_mat_h_reg[4]\(0);
p_reg_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__0_n_4\,
      CO(3) => p_reg_reg_i_1_n_4,
      CO(2) => p_reg_reg_i_1_n_5,
      CO(1) => p_reg_reg_i_1_n_6,
      CO(0) => p_reg_reg_i_1_n_7,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_reg_reg_i_4_n_9,
      DI(1) => p_reg_reg_i_5_n_4,
      DI(0) => p_reg_reg_i_6_n_8,
      O(3 downto 0) => A(10 downto 7),
      S(3) => p_reg_reg_i_4_n_8,
      S(2) => p_reg_reg_i_7_n_4,
      S(1) => p_reg_reg_i_8_n_4,
      S(0) => p_reg_reg_i_9_n_4
    );
p_reg_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_3_n_4,
      CO(3) => p_reg_reg_i_10_n_4,
      CO(2) => p_reg_reg_i_10_n_5,
      CO(1) => p_reg_reg_i_10_n_6,
      CO(0) => p_reg_reg_i_10_n_7,
      CYINIT => '0',
      DI(3) => p_reg_reg(0),
      DI(2) => p_reg_reg_i_39_n_4,
      DI(1) => p_reg_reg_i_40_n_4,
      DI(0) => \^di\(0),
      O(3) => p_reg_reg_i_10_n_8,
      O(2) => p_reg_reg_i_10_n_9,
      O(1) => p_reg_reg_i_10_n_10,
      O(0) => p_reg_reg_i_10_n_11,
      S(3) => p_reg_reg_i_42_n_4,
      S(2) => p_reg_reg_0(1),
      S(1) => p_reg_reg_i_44_n_4,
      S(0) => p_reg_reg_0(0)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_i_6_n_8,
      I1 => p_reg_reg_i_10_n_9,
      O => p_reg_reg_i_11_n_4
    );
p_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_i_10_n_10,
      I1 => p_reg_reg_i_6_n_9,
      O => p_reg_reg_i_12_n_4
    );
p_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_i_10_n_11,
      I1 => p_reg_reg_i_6_n_10,
      O => p_reg_reg_i_13_n_4
    );
p_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_i_3_n_8,
      I1 => p_reg_reg_i_6_n_11,
      O => p_reg_reg_i_14_n_4
    );
p_reg_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mat_h(1),
      I1 => mat_w(2),
      I2 => mat_h(2),
      I3 => mat_w(1),
      I4 => mat_w(3),
      I5 => mat_h(0),
      O => p_reg_reg_i_15_n_4
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => mat_h(1),
      I1 => mat_w(1),
      I2 => mat_h(2),
      I3 => mat_w(0),
      O => p_reg_reg_i_16_n_4
    );
p_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mat_h(0),
      I1 => mat_w(1),
      O => p_reg_reg_i_17_n_4
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_1_n_4,
      CO(3 downto 0) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => A(11),
      S(3 downto 1) => B"000",
      S(0) => p_reg_reg_i_2_n_11
    );
p_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_4_n_4,
      CO(3 downto 0) => NLW_p_reg_reg_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_p_reg_reg_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => p_reg_reg_i_2_n_11,
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => mat_h(5),
      I1 => mat_w(4),
      I2 => mat_h(4),
      I3 => mat_w(5),
      O => p_reg_reg_i_22_n_4
    );
p_reg_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08888FFF8FFF8FFF"
    )
        port map (
      I0 => mat_h(4),
      I1 => mat_w(4),
      I2 => mat_h(5),
      I3 => mat_w(3),
      I4 => mat_h(3),
      I5 => mat_w(5),
      O => p_reg_reg_i_23_n_4
    );
p_reg_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => mat_h(4),
      I1 => mat_w(3),
      I2 => mat_h(5),
      I3 => mat_w(2),
      I4 => mat_h(3),
      I5 => mat_w(4),
      O => \^int_mat_h_reg[4]\(0)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => mat_h(4),
      I1 => mat_w(2),
      I2 => mat_h(5),
      I3 => mat_w(1),
      I4 => mat_h(3),
      I5 => mat_w(3),
      O => p_reg_reg_i_25_n_4
    );
p_reg_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E0A03FFE155C3FF"
    )
        port map (
      I0 => mat_h(3),
      I1 => mat_w(3),
      I2 => mat_w(4),
      I3 => mat_h(5),
      I4 => mat_w(5),
      I5 => mat_h(4),
      O => p_reg_reg_i_27_n_4
    );
p_reg_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => p_reg_reg_i_25_n_4,
      I1 => mat_h(4),
      I2 => mat_w(3),
      I3 => p_reg_reg_i_48_n_4,
      I4 => mat_w(4),
      I5 => mat_h(3),
      O => p_reg_reg_i_29_n_4
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__0_n_4\,
      CO(2) => \p_reg_reg_i_2__0_n_5\,
      CO(1) => \p_reg_reg_i_2__0_n_6\,
      CO(0) => \p_reg_reg_i_2__0_n_7\,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_10_n_9,
      DI(2) => p_reg_reg_i_10_n_10,
      DI(1) => p_reg_reg_i_10_n_11,
      DI(0) => p_reg_reg_i_3_n_8,
      O(3 downto 0) => A(6 downto 3),
      S(3) => p_reg_reg_i_11_n_4,
      S(2) => p_reg_reg_i_12_n_4,
      S(1) => p_reg_reg_i_13_n_4,
      S(0) => p_reg_reg_i_14_n_4
    );
p_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_3_n_4,
      CO(2) => p_reg_reg_i_3_n_5,
      CO(1) => p_reg_reg_i_3_n_6,
      CO(0) => p_reg_reg_i_3_n_7,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_15_n_4,
      DI(2) => p_reg_reg_i_16_n_4,
      DI(1) => p_reg_reg_i_17_n_4,
      DI(0) => '0',
      O(3) => p_reg_reg_i_3_n_8,
      O(2 downto 0) => A(2 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => mat_h(3),
      I1 => mat_w(3),
      I2 => mat_w(1),
      I3 => mat_h(5),
      I4 => mat_w(2),
      I5 => mat_h(4),
      O => p_reg_reg_i_30_n_4
    );
p_reg_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => mat_w(0),
      I1 => mat_h(5),
      I2 => mat_w(1),
      I3 => mat_h(4),
      O => p_reg_reg_i_31_n_4
    );
p_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mat_h(3),
      I1 => mat_w(1),
      O => p_reg_reg_i_32_n_4
    );
p_reg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C663C96CC96CC"
    )
        port map (
      I0 => mat_w(2),
      I1 => p_reg_reg_i_49_n_4,
      I2 => mat_w(1),
      I3 => mat_h(4),
      I4 => mat_w(0),
      I5 => mat_h(5),
      O => p_reg_reg_i_33_n_4
    );
p_reg_reg_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_10_n_4,
      CO(3 downto 1) => NLW_p_reg_reg_i_37_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_37_n_7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_37_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => mat_h(2),
      I1 => mat_w(3),
      I2 => mat_h(1),
      I3 => mat_w(4),
      I4 => mat_h(0),
      I5 => mat_w(5),
      O => p_reg_reg_i_39_n_4
    );
p_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_6_n_4,
      CO(3) => p_reg_reg_i_4_n_4,
      CO(2) => p_reg_reg_i_4_n_5,
      CO(1) => p_reg_reg_i_4_n_6,
      CO(0) => p_reg_reg_i_4_n_7,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_22_n_4,
      DI(2) => p_reg_reg_i_23_n_4,
      DI(1) => \^int_mat_h_reg[4]\(0),
      DI(0) => p_reg_reg_i_25_n_4,
      O(3) => p_reg_reg_i_4_n_8,
      O(2) => p_reg_reg_i_4_n_9,
      O(1) => p_reg_reg_i_4_n_10,
      O(0) => p_reg_reg_i_4_n_11,
      S(3) => p_reg_reg_2(1),
      S(2) => p_reg_reg_i_27_n_4,
      S(1) => p_reg_reg_2(0),
      S(0) => p_reg_reg_i_29_n_4
    );
p_reg_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => mat_h(2),
      I1 => mat_w(2),
      I2 => mat_h(1),
      I3 => mat_w(3),
      I4 => mat_h(0),
      I5 => mat_w(4),
      O => p_reg_reg_i_40_n_4
    );
p_reg_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => mat_h(2),
      I1 => mat_w(1),
      I2 => mat_h(1),
      I3 => mat_w(2),
      I4 => mat_h(0),
      I5 => mat_w(3),
      O => \^di\(0)
    );
p_reg_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => mat_w(4),
      I1 => mat_h(1),
      I2 => mat_h(2),
      I3 => mat_w(5),
      O => p_reg_reg_i_42_n_4
    );
p_reg_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => p_reg_reg_i_40_n_4,
      I1 => mat_h(1),
      I2 => mat_w(4),
      I3 => p_reg_reg_i_50_n_4,
      I4 => mat_w(5),
      I5 => mat_h(0),
      O => p_reg_reg_i_44_n_4
    );
p_reg_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(3),
      I1 => mat_h(0),
      O => \int_mat_w_reg[3]\
    );
p_reg_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(3),
      I1 => mat_h(5),
      O => \int_mat_w_reg[3]_0\
    );
p_reg_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(2),
      I1 => mat_h(5),
      O => p_reg_reg_i_48_n_4
    );
p_reg_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(3),
      I1 => mat_h(3),
      O => p_reg_reg_i_49_n_4
    );
p_reg_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_reg_reg_i_4_n_11,
      I1 => p_reg_reg_i_10_n_8,
      O => p_reg_reg_i_5_n_4
    );
p_reg_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(3),
      I1 => mat_h(2),
      O => p_reg_reg_i_50_n_4
    );
p_reg_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mat_w(2),
      I1 => mat_h(2),
      O => \int_mat_w_reg[2]\
    );
p_reg_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_6_n_4,
      CO(2) => p_reg_reg_i_6_n_5,
      CO(1) => p_reg_reg_i_6_n_6,
      CO(0) => p_reg_reg_i_6_n_7,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_30_n_4,
      DI(2) => p_reg_reg_i_31_n_4,
      DI(1) => p_reg_reg_i_32_n_4,
      DI(0) => '0',
      O(3) => p_reg_reg_i_6_n_8,
      O(2) => p_reg_reg_i_6_n_9,
      O(1) => p_reg_reg_i_6_n_10,
      O(0) => p_reg_reg_i_6_n_11,
      S(3) => p_reg_reg_i_33_n_4,
      S(2 downto 0) => p_reg_reg_1(2 downto 0)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_reg_reg_i_37_n_7,
      I1 => p_reg_reg_i_4_n_10,
      I2 => p_reg_reg_i_4_n_9,
      O => p_reg_reg_i_7_n_4
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_reg_reg_i_10_n_8,
      I1 => p_reg_reg_i_4_n_11,
      I2 => p_reg_reg_i_4_n_10,
      I3 => p_reg_reg_i_37_n_7,
      O => p_reg_reg_i_8_n_4
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_reg_reg_i_6_n_8,
      I1 => p_reg_reg_i_4_n_11,
      I2 => p_reg_reg_i_10_n_8,
      O => p_reg_reg_i_9_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sext_ln56_cast_reg_1185 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1 : entity is "im2col_mat_mul_7s_6s_11_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1 is
  signal \dout__0_carry__0_i_10_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_11_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_8_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_9_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_10\ : STD_LOGIC;
  signal \dout__0_carry__0_n_11\ : STD_LOGIC;
  signal \dout__0_carry__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_5\ : STD_LOGIC;
  signal \dout__0_carry__0_n_6\ : STD_LOGIC;
  signal \dout__0_carry__0_n_7\ : STD_LOGIC;
  signal \dout__0_carry__0_n_8\ : STD_LOGIC;
  signal \dout__0_carry__0_n_9\ : STD_LOGIC;
  signal \dout__0_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_n_11\ : STD_LOGIC;
  signal \dout__0_carry__1_n_6\ : STD_LOGIC;
  signal \dout__0_carry_i_1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_2_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_3_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_4_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_5_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_6_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_7_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_8_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_5\ : STD_LOGIC;
  signal \dout__0_carry_n_6\ : STD_LOGIC;
  signal \dout__0_carry_n_7\ : STD_LOGIC;
  signal \dout__0_carry_n_8\ : STD_LOGIC;
  signal \dout__27_carry__0_i_10_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_8_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_i_9_n_4\ : STD_LOGIC;
  signal \dout__27_carry__0_n_10\ : STD_LOGIC;
  signal \dout__27_carry__0_n_11\ : STD_LOGIC;
  signal \dout__27_carry__0_n_5\ : STD_LOGIC;
  signal \dout__27_carry__0_n_6\ : STD_LOGIC;
  signal \dout__27_carry__0_n_7\ : STD_LOGIC;
  signal \dout__27_carry__0_n_8\ : STD_LOGIC;
  signal \dout__27_carry__0_n_9\ : STD_LOGIC;
  signal \dout__27_carry_i_1_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_2_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_3_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_4_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_5_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_6_n_4\ : STD_LOGIC;
  signal \dout__27_carry_i_7_n_4\ : STD_LOGIC;
  signal \dout__27_carry_n_10\ : STD_LOGIC;
  signal \dout__27_carry_n_11\ : STD_LOGIC;
  signal \dout__27_carry_n_4\ : STD_LOGIC;
  signal \dout__27_carry_n_5\ : STD_LOGIC;
  signal \dout__27_carry_n_6\ : STD_LOGIC;
  signal \dout__27_carry_n_7\ : STD_LOGIC;
  signal \dout__27_carry_n_8\ : STD_LOGIC;
  signal \dout__27_carry_n_9\ : STD_LOGIC;
  signal \dout__48_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \dout__48_carry__0_n_5\ : STD_LOGIC;
  signal \dout__48_carry__0_n_6\ : STD_LOGIC;
  signal \dout__48_carry__0_n_7\ : STD_LOGIC;
  signal \dout__48_carry_i_1_n_4\ : STD_LOGIC;
  signal \dout__48_carry_i_2_n_4\ : STD_LOGIC;
  signal \dout__48_carry_i_3_n_4\ : STD_LOGIC;
  signal \dout__48_carry_i_4_n_4\ : STD_LOGIC;
  signal \dout__48_carry_n_4\ : STD_LOGIC;
  signal \dout__48_carry_n_5\ : STD_LOGIC;
  signal \dout__48_carry_n_6\ : STD_LOGIC;
  signal \dout__48_carry_n_7\ : STD_LOGIC;
  signal \NLW_dout__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dout__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout__27_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout__48_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout__0_carry__0_i_10\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dout__0_carry__0_i_11\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dout__0_carry__0_i_9\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dout__0_carry_i_8\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dout__27_carry__0_i_10\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dout__27_carry__0_i_8\ : label is "soft_lutpair339";
begin
\dout__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__0_carry_n_4\,
      CO(2) => \dout__0_carry_n_5\,
      CO(1) => \dout__0_carry_n_6\,
      CO(0) => \dout__0_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry_i_1_n_4\,
      DI(2) => \dout__0_carry_i_2_n_4\,
      DI(1) => \dout__0_carry_i_3_n_4\,
      DI(0) => '0',
      O(3) => \dout__0_carry_n_8\,
      O(2 downto 0) => D(2 downto 0),
      S(3) => \dout__0_carry_i_4_n_4\,
      S(2) => \dout__0_carry_i_5_n_4\,
      S(1) => \dout__0_carry_i_6_n_4\,
      S(0) => \dout__0_carry_i_7_n_4\
    );
\dout__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry_n_4\,
      CO(3) => \dout__0_carry__0_n_4\,
      CO(2) => \dout__0_carry__0_n_5\,
      CO(1) => \dout__0_carry__0_n_6\,
      CO(0) => \dout__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry__0_i_1_n_4\,
      DI(2) => \dout__0_carry__0_i_2_n_4\,
      DI(1) => \dout__0_carry__0_i_3_n_4\,
      DI(0) => \dout__0_carry__0_i_4_n_4\,
      O(3) => \dout__0_carry__0_n_8\,
      O(2) => \dout__0_carry__0_n_9\,
      O(1) => \dout__0_carry__0_n_10\,
      O(0) => \dout__0_carry__0_n_11\,
      S(3) => \dout__0_carry__0_i_5_n_4\,
      S(2) => \dout__0_carry__0_i_6_n_4\,
      S(1) => \dout__0_carry__0_i_7_n_4\,
      S(0) => \dout__0_carry__0_i_8_n_4\
    );
\dout__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777700070007000"
    )
        port map (
      I0 => Q(6),
      I1 => sext_ln56_cast_reg_1185(0),
      I2 => Q(5),
      I3 => sext_ln56_cast_reg_1185(1),
      I4 => Q(4),
      I5 => sext_ln56_cast_reg_1185(2),
      O => \dout__0_carry__0_i_1_n_4\
    );
\dout__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln56_cast_reg_1185(2),
      O => \dout__0_carry__0_i_10_n_4\
    );
\dout__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln56_cast_reg_1185(1),
      O => \dout__0_carry__0_i_11_n_4\
    );
\dout__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(4),
      I1 => sext_ln56_cast_reg_1185(1),
      I2 => Q(3),
      I3 => sext_ln56_cast_reg_1185(2),
      I4 => Q(5),
      I5 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry__0_i_2_n_4\
    );
\dout__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => sext_ln56_cast_reg_1185(2),
      I4 => Q(2),
      I5 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry__0_i_3_n_4\
    );
\dout__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => sext_ln56_cast_reg_1185(1),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(1),
      I4 => sext_ln56_cast_reg_1185(0),
      I5 => Q(3),
      O => \dout__0_carry__0_i_4_n_4\
    );
\dout__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43202FDFF05FAF5F"
    )
        port map (
      I0 => Q(4),
      I1 => sext_ln56_cast_reg_1185(0),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(5),
      I4 => sext_ln56_cast_reg_1185(1),
      I5 => Q(6),
      O => \dout__0_carry__0_i_5_n_4\
    );
\dout__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \dout__0_carry__0_i_2_n_4\,
      I1 => sext_ln56_cast_reg_1185(2),
      I2 => Q(4),
      I3 => \dout__0_carry__0_i_9_n_4\,
      I4 => sext_ln56_cast_reg_1185(0),
      I5 => Q(6),
      O => \dout__0_carry__0_i_6_n_4\
    );
\dout__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \dout__0_carry__0_i_3_n_4\,
      I1 => sext_ln56_cast_reg_1185(1),
      I2 => Q(4),
      I3 => \dout__0_carry__0_i_10_n_4\,
      I4 => Q(5),
      I5 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry__0_i_7_n_4\
    );
\dout__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \dout__0_carry__0_i_4_n_4\,
      I1 => sext_ln56_cast_reg_1185(2),
      I2 => Q(2),
      I3 => \dout__0_carry__0_i_11_n_4\,
      I4 => Q(4),
      I5 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry__0_i_8_n_4\
    );
\dout__0_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => sext_ln56_cast_reg_1185(1),
      O => \dout__0_carry__0_i_9_n_4\
    );
\dout__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry__0_n_4\,
      CO(3 downto 2) => \NLW_dout__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dout__0_carry__1_n_6\,
      CO(0) => \NLW_dout__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dout__0_carry__1_i_1_n_4\,
      O(3 downto 1) => \NLW_dout__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \dout__0_carry__1_n_11\,
      S(3 downto 1) => B"001",
      S(0) => \dout__0_carry__1_i_2__0_n_4\
    );
\dout__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(1),
      I1 => Q(6),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(5),
      O => \dout__0_carry__1_i_1_n_4\
    );
\dout__0_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => Q(5),
      I1 => sext_ln56_cast_reg_1185(1),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(6),
      O => \dout__0_carry__1_i_2__0_n_4\
    );
\dout__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln56_cast_reg_1185(0),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sext_ln56_cast_reg_1185(1),
      O => \dout__0_carry_i_1_n_4\
    );
\dout__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(1),
      I1 => Q(1),
      I2 => sext_ln56_cast_reg_1185(2),
      I3 => Q(0),
      O => \dout__0_carry_i_2_n_4\
    );
\dout__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry_i_3_n_4\
    );
\dout__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => Q(2),
      I1 => sext_ln56_cast_reg_1185(0),
      I2 => Q(3),
      I3 => \dout__0_carry_i_8_n_4\,
      I4 => Q(0),
      I5 => sext_ln56_cast_reg_1185(1),
      O => \dout__0_carry_i_4_n_4\
    );
\dout__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => sext_ln56_cast_reg_1185(2),
      I2 => Q(1),
      I3 => sext_ln56_cast_reg_1185(1),
      I4 => sext_ln56_cast_reg_1185(0),
      I5 => Q(2),
      O => \dout__0_carry_i_5_n_4\
    );
\dout__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(0),
      I1 => Q(1),
      I2 => sext_ln56_cast_reg_1185(1),
      I3 => Q(0),
      O => \dout__0_carry_i_6_n_4\
    );
\dout__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => sext_ln56_cast_reg_1185(0),
      O => \dout__0_carry_i_7_n_4\
    );
\dout__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(2),
      I1 => Q(1),
      O => \dout__0_carry_i_8_n_4\
    );
\dout__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__27_carry_n_4\,
      CO(2) => \dout__27_carry_n_5\,
      CO(1) => \dout__27_carry_n_6\,
      CO(0) => \dout__27_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__27_carry_i_1_n_4\,
      DI(2) => \dout__27_carry_i_2_n_4\,
      DI(1) => \dout__27_carry_i_3_n_4\,
      DI(0) => '0',
      O(3) => \dout__27_carry_n_8\,
      O(2) => \dout__27_carry_n_9\,
      O(1) => \dout__27_carry_n_10\,
      O(0) => \dout__27_carry_n_11\,
      S(3) => \dout__27_carry_i_4_n_4\,
      S(2) => \dout__27_carry_i_5_n_4\,
      S(1) => \dout__27_carry_i_6_n_4\,
      S(0) => \dout__27_carry_i_7_n_4\
    );
\dout__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__27_carry_n_4\,
      CO(3) => \NLW_dout__27_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \dout__27_carry__0_n_5\,
      CO(1) => \dout__27_carry__0_n_6\,
      CO(0) => \dout__27_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout__27_carry__0_i_1_n_4\,
      DI(1) => \dout__27_carry__0_i_2_n_4\,
      DI(0) => \dout__27_carry__0_i_3_n_4\,
      O(3) => \dout__27_carry__0_n_8\,
      O(2) => \dout__27_carry__0_n_9\,
      O(1) => \dout__27_carry__0_n_10\,
      O(0) => \dout__27_carry__0_n_11\,
      S(3) => \dout__27_carry__0_i_4_n_4\,
      S(2) => \dout__27_carry__0_i_5_n_4\,
      S(1) => \dout__27_carry__0_i_6_n_4\,
      S(0) => \dout__27_carry__0_i_7_n_4\
    );
\dout__27_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770770070700000"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln56_cast_reg_1185(5),
      I2 => Q(4),
      I3 => sext_ln56_cast_reg_1185(3),
      I4 => sext_ln56_cast_reg_1185(4),
      I5 => Q(5),
      O => \dout__27_carry__0_i_1_n_4\
    );
\dout__27_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(4),
      I1 => Q(3),
      O => \dout__27_carry__0_i_10_n_4\
    );
\dout__27_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(4),
      I1 => sext_ln56_cast_reg_1185(3),
      I2 => Q(2),
      I3 => sext_ln56_cast_reg_1185(5),
      I4 => Q(3),
      I5 => sext_ln56_cast_reg_1185(4),
      O => \dout__27_carry__0_i_2_n_4\
    );
\dout__27_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770707077000000"
    )
        port map (
      I0 => Q(1),
      I1 => sext_ln56_cast_reg_1185(5),
      I2 => sext_ln56_cast_reg_1185(4),
      I3 => Q(3),
      I4 => sext_ln56_cast_reg_1185(3),
      I5 => Q(2),
      O => \dout__27_carry__0_i_3_n_4\
    );
\dout__27_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E0A03FFE155C3FF"
    )
        port map (
      I0 => Q(4),
      I1 => sext_ln56_cast_reg_1185(3),
      I2 => sext_ln56_cast_reg_1185(4),
      I3 => Q(6),
      I4 => sext_ln56_cast_reg_1185(5),
      I5 => Q(5),
      O => \dout__27_carry__0_i_4_n_4\
    );
\dout__27_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969996999"
    )
        port map (
      I0 => \dout__27_carry__0_i_1_n_4\,
      I1 => \dout__27_carry__0_i_8_n_4\,
      I2 => sext_ln56_cast_reg_1185(5),
      I3 => Q(4),
      I4 => sext_ln56_cast_reg_1185(3),
      I5 => Q(6),
      O => \dout__27_carry__0_i_5_n_4\
    );
\dout__27_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \dout__27_carry__0_i_2_n_4\,
      I1 => Q(4),
      I2 => sext_ln56_cast_reg_1185(4),
      I3 => \dout__27_carry__0_i_9_n_4\,
      I4 => Q(5),
      I5 => sext_ln56_cast_reg_1185(3),
      O => \dout__27_carry__0_i_6_n_4\
    );
\dout__27_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \dout__27_carry__0_i_3_n_4\,
      I1 => \dout__27_carry__0_i_10_n_4\,
      I2 => sext_ln56_cast_reg_1185(5),
      I3 => Q(2),
      I4 => Q(4),
      I5 => sext_ln56_cast_reg_1185(3),
      O => \dout__27_carry__0_i_7_n_4\
    );
\dout__27_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(4),
      I1 => Q(5),
      O => \dout__27_carry__0_i_8_n_4\
    );
\dout__27_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => Q(3),
      O => \dout__27_carry__0_i_9_n_4\
    );
\dout__27_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln56_cast_reg_1185(3),
      I2 => sext_ln56_cast_reg_1185(5),
      I3 => Q(1),
      I4 => sext_ln56_cast_reg_1185(4),
      I5 => Q(2),
      O => \dout__27_carry_i_1_n_4\
    );
\dout__27_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => Q(0),
      I2 => sext_ln56_cast_reg_1185(4),
      I3 => Q(1),
      O => \dout__27_carry_i_2_n_4\
    );
\dout__27_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => sext_ln56_cast_reg_1185(3),
      O => \dout__27_carry_i_3_n_4\
    );
\dout__27_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6A6A"
    )
        port map (
      I0 => \dout__27_carry_i_1_n_4\,
      I1 => sext_ln56_cast_reg_1185(4),
      I2 => Q(1),
      I3 => sext_ln56_cast_reg_1185(5),
      I4 => Q(0),
      O => \dout__27_carry_i_4_n_4\
    );
\dout__27_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(1),
      I1 => sext_ln56_cast_reg_1185(4),
      I2 => Q(0),
      I3 => sext_ln56_cast_reg_1185(5),
      I4 => sext_ln56_cast_reg_1185(3),
      I5 => Q(2),
      O => \dout__27_carry_i_5_n_4\
    );
\dout__27_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(3),
      I1 => Q(1),
      I2 => sext_ln56_cast_reg_1185(4),
      I3 => Q(0),
      O => \dout__27_carry_i_6_n_4\
    );
\dout__27_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => sext_ln56_cast_reg_1185(3),
      O => \dout__27_carry_i_7_n_4\
    );
\dout__48_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__48_carry_n_4\,
      CO(2) => \dout__48_carry_n_5\,
      CO(1) => \dout__48_carry_n_6\,
      CO(0) => \dout__48_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__27_carry_n_9\,
      DI(2) => \dout__0_carry__0_n_10\,
      DI(1) => \dout__0_carry__0_n_11\,
      DI(0) => \dout__0_carry_n_8\,
      O(3 downto 0) => D(6 downto 3),
      S(3) => \dout__48_carry_i_1_n_4\,
      S(2) => \dout__48_carry_i_2_n_4\,
      S(1) => \dout__48_carry_i_3_n_4\,
      S(0) => \dout__48_carry_i_4_n_4\
    );
\dout__48_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__48_carry_n_4\,
      CO(3) => \NLW_dout__48_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \dout__48_carry__0_n_5\,
      CO(1) => \dout__48_carry__0_n_6\,
      CO(0) => \dout__48_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout__48_carry__0_i_1_n_4\,
      DI(1) => \dout__48_carry__0_i_2_n_4\,
      DI(0) => \dout__48_carry__0_i_3_n_4\,
      O(3 downto 0) => D(10 downto 7),
      S(3) => \dout__48_carry__0_i_4_n_4\,
      S(2) => \dout__48_carry__0_i_5_n_4\,
      S(1) => \dout__48_carry__0_i_6_n_4\,
      S(0) => \dout__48_carry__0_i_7_n_4\
    );
\dout__48_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout__27_carry__0_n_10\,
      I1 => \dout__0_carry__1_n_11\,
      O => \dout__48_carry__0_i_1_n_4\
    );
\dout__48_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout__27_carry__0_n_11\,
      I1 => \dout__0_carry__0_n_8\,
      O => \dout__48_carry__0_i_2_n_4\
    );
\dout__48_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dout__0_carry__0_n_9\,
      I1 => \dout__27_carry_n_8\,
      O => \dout__48_carry__0_i_3_n_4\
    );
\dout__48_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dout__27_carry__0_n_9\,
      I1 => \dout__0_carry__1_n_6\,
      I2 => \dout__27_carry__0_n_8\,
      O => \dout__48_carry__0_i_4_n_4\
    );
\dout__48_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \dout__0_carry__1_n_11\,
      I1 => \dout__27_carry__0_n_10\,
      I2 => \dout__27_carry__0_n_9\,
      I3 => \dout__0_carry__1_n_6\,
      O => \dout__48_carry__0_i_5_n_4\
    );
\dout__48_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \dout__0_carry__0_n_8\,
      I1 => \dout__27_carry__0_n_11\,
      I2 => \dout__27_carry__0_n_10\,
      I3 => \dout__0_carry__1_n_11\,
      O => \dout__48_carry__0_i_6_n_4\
    );
\dout__48_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \dout__27_carry_n_8\,
      I1 => \dout__0_carry__0_n_9\,
      I2 => \dout__27_carry__0_n_11\,
      I3 => \dout__0_carry__0_n_8\,
      O => \dout__48_carry__0_i_7_n_4\
    );
\dout__48_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \dout__27_carry_n_8\,
      I1 => \dout__0_carry__0_n_9\,
      I2 => \dout__27_carry_n_9\,
      O => \dout__48_carry_i_1_n_4\
    );
\dout__48_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__27_carry_n_9\,
      I1 => \dout__0_carry__0_n_10\,
      O => \dout__48_carry_i_2_n_4\
    );
\dout__48_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout__0_carry__0_n_11\,
      I1 => \dout__27_carry_n_10\,
      O => \dout__48_carry_i_3_n_4\
    );
\dout__48_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout__0_carry_n_8\,
      I1 => \dout__27_carry_n_11\,
      O => \dout__48_carry_i_4_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mul_ln43_1_reg_676_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1 : entity is "im2col_mat_mul_9ns_3ns_12_1_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1 is
  signal \dout__0_carry__0_i_10__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_11__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_12_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_5__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_6__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_7__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_8__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_i_9__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__0_n_5\ : STD_LOGIC;
  signal \dout__0_carry__0_n_6\ : STD_LOGIC;
  signal \dout__0_carry__0_n_7\ : STD_LOGIC;
  signal \dout__0_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_5_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_6_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_7_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_i_8_n_4\ : STD_LOGIC;
  signal \dout__0_carry__1_n_10\ : STD_LOGIC;
  signal \dout__0_carry__1_n_11\ : STD_LOGIC;
  signal \dout__0_carry__1_n_5\ : STD_LOGIC;
  signal \dout__0_carry__1_n_6\ : STD_LOGIC;
  signal \dout__0_carry__1_n_7\ : STD_LOGIC;
  signal \dout__0_carry__1_n_8\ : STD_LOGIC;
  signal \dout__0_carry__1_n_9\ : STD_LOGIC;
  signal \dout__0_carry_i_1__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_2__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_3__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_4__0_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_5__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_6__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_7__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_i_8__1_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_4\ : STD_LOGIC;
  signal \dout__0_carry_n_5\ : STD_LOGIC;
  signal \dout__0_carry_n_6\ : STD_LOGIC;
  signal \dout__0_carry_n_7\ : STD_LOGIC;
  signal \dout__33_carry_i_1_n_4\ : STD_LOGIC;
  signal \dout__33_carry_n_5\ : STD_LOGIC;
  signal \dout__33_carry_n_6\ : STD_LOGIC;
  signal \dout__33_carry_n_7\ : STD_LOGIC;
  signal \NLW_dout__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout__33_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\dout__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dout__0_carry_n_4\,
      CO(2) => \dout__0_carry_n_5\,
      CO(1) => \dout__0_carry_n_6\,
      CO(0) => \dout__0_carry_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry_i_1__1_n_4\,
      DI(2) => \dout__0_carry_i_2__1_n_4\,
      DI(1) => \dout__0_carry_i_3__1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout__0_carry_i_4__0_n_4\,
      S(2) => \dout__0_carry_i_5__1_n_4\,
      S(1) => \dout__0_carry_i_6__1_n_4\,
      S(0) => \dout__0_carry_i_7__1_n_4\
    );
\dout__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry_n_4\,
      CO(3) => \dout__0_carry__0_n_4\,
      CO(2) => \dout__0_carry__0_n_5\,
      CO(1) => \dout__0_carry__0_n_6\,
      CO(0) => \dout__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \dout__0_carry__0_i_1__0_n_4\,
      DI(2) => \dout__0_carry__0_i_2__0_n_4\,
      DI(1) => \dout__0_carry__0_i_3__0_n_4\,
      DI(0) => \dout__0_carry__0_i_4__0_n_4\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \dout__0_carry__0_i_5__1_n_4\,
      S(2) => \dout__0_carry__0_i_6__0_n_4\,
      S(1) => \dout__0_carry__0_i_7__0_n_4\,
      S(0) => \dout__0_carry__0_i_8__0_n_4\
    );
\dout__0_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(4),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(5),
      O => \dout__0_carry__0_i_10__1_n_4\
    );
\dout__0_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(3),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(4),
      O => \dout__0_carry__0_i_11__0_n_4\
    );
\dout__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(2),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(3),
      O => \dout__0_carry__0_i_12_n_4\
    );
\dout__0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(4),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(5),
      I5 => Q(6),
      O => \dout__0_carry__0_i_1__0_n_4\
    );
\dout__0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(4),
      I5 => Q(5),
      O => \dout__0_carry__0_i_2__0_n_4\
    );
\dout__0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \dout__0_carry__0_i_3__0_n_4\
    );
\dout__0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \dout__0_carry__0_i_4__0_n_4\
    );
\dout__0_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_1__0_n_4\,
      I1 => \dout__0_carry__0_i_9__1_n_4\,
      O => \dout__0_carry__0_i_5__1_n_4\
    );
\dout__0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_2__0_n_4\,
      I1 => \dout__0_carry__0_i_10__1_n_4\,
      O => \dout__0_carry__0_i_6__0_n_4\
    );
\dout__0_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_3__0_n_4\,
      I1 => \dout__0_carry__0_i_11__0_n_4\,
      O => \dout__0_carry__0_i_7__0_n_4\
    );
\dout__0_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__0_i_4__0_n_4\,
      I1 => \dout__0_carry__0_i_12_n_4\,
      O => \dout__0_carry__0_i_8__0_n_4\
    );
\dout__0_carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(7),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(5),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(6),
      O => \dout__0_carry__0_i_9__1_n_4\
    );
\dout__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__0_carry__0_n_4\,
      CO(3) => \NLW_dout__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \dout__0_carry__1_n_5\,
      CO(1) => \dout__0_carry__1_n_6\,
      CO(0) => \dout__0_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout__0_carry__1_i_1__0_n_4\,
      DI(1) => \dout__0_carry__1_i_2_n_4\,
      DI(0) => \dout__0_carry__1_i_3_n_4\,
      O(3) => \dout__0_carry__1_n_8\,
      O(2) => \dout__0_carry__1_n_9\,
      O(1) => \dout__0_carry__1_n_10\,
      O(0) => \dout__0_carry__1_n_11\,
      S(3) => \dout__0_carry__1_i_4_n_4\,
      S(2) => \dout__0_carry__1_i_5_n_4\,
      S(1) => \dout__0_carry__1_i_6_n_4\,
      S(0) => \dout__0_carry__1_i_7_n_4\
    );
\dout__0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(1),
      I1 => Q(8),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(7),
      O => \dout__0_carry__1_i_1__0_n_4\
    );
\dout__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(6),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(7),
      I5 => Q(8),
      O => \dout__0_carry__1_i_2_n_4\
    );
\dout__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(5),
      I1 => \mul_ln43_1_reg_676_reg[3]\(2),
      I2 => \mul_ln43_1_reg_676_reg[3]\(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      I4 => Q(6),
      I5 => Q(7),
      O => \dout__0_carry__1_i_3_n_4\
    );
\dout__0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(2),
      I1 => Q(8),
      O => \dout__0_carry__1_i_4_n_4\
    );
\dout__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => Q(7),
      I1 => \mul_ln43_1_reg_676_reg[3]\(1),
      I2 => Q(8),
      I3 => \mul_ln43_1_reg_676_reg[3]\(2),
      O => \dout__0_carry__1_i_5_n_4\
    );
\dout__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A808F7FCFFF0FFF"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(0),
      I1 => Q(6),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(7),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(8),
      O => \dout__0_carry__1_i_6_n_4\
    );
\dout__0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout__0_carry__1_i_3_n_4\,
      I1 => \dout__0_carry__1_i_8_n_4\,
      O => \dout__0_carry__1_i_7_n_4\
    );
\dout__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(8),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(6),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(7),
      O => \dout__0_carry__1_i_8_n_4\
    );
\dout__0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \mul_ln43_1_reg_676_reg[3]\(1),
      I2 => Q(1),
      I3 => \mul_ln43_1_reg_676_reg[3]\(2),
      I4 => \mul_ln43_1_reg_676_reg[3]\(0),
      I5 => Q(3),
      O => \dout__0_carry_i_1__1_n_4\
    );
\dout__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_1_reg_676_reg[3]\(1),
      I2 => Q(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(2),
      O => \dout__0_carry_i_2__1_n_4\
    );
\dout__0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(0),
      I1 => Q(1),
      O => \dout__0_carry_i_3__1_n_4\
    );
\dout__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \dout__0_carry_i_8__1_n_4\,
      I1 => \mul_ln43_1_reg_676_reg[3]\(1),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \dout__0_carry_i_4__0_n_4\
    );
\dout__0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(2),
      I1 => Q(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \mul_ln43_1_reg_676_reg[3]\(0),
      O => \dout__0_carry_i_5__1_n_4\
    );
\dout__0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => Q(0),
      I3 => \mul_ln43_1_reg_676_reg[3]\(1),
      O => \dout__0_carry_i_6__1_n_4\
    );
\dout__0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln43_1_reg_676_reg[3]\(0),
      I1 => Q(0),
      O => \dout__0_carry_i_7__1_n_4\
    );
\dout__0_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln43_1_reg_676_reg[3]\(0),
      I2 => \mul_ln43_1_reg_676_reg[3]\(2),
      I3 => Q(1),
      I4 => \mul_ln43_1_reg_676_reg[3]\(1),
      I5 => Q(2),
      O => \dout__0_carry_i_8__1_n_4\
    );
\dout__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_dout__33_carry_CO_UNCONNECTED\(3),
      CO(2) => \dout__33_carry_n_5\,
      CO(1) => \dout__33_carry_n_6\,
      CO(0) => \dout__33_carry_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \dout__0_carry__1_n_10\,
      DI(0) => '0',
      O(3 downto 0) => D(11 downto 8),
      S(3) => \dout__0_carry__1_n_8\,
      S(2) => \dout__0_carry__1_n_9\,
      S(1) => \dout__33_carry_i_1_n_4\,
      S(0) => \dout__0_carry__1_n_11\
    );
\dout__33_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout__0_carry__1_n_10\,
      O => \dout__33_carry_i_1_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    inchannels : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3 : entity is "im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => inchannels(5),
      B(16) => inchannels(5),
      B(15) => inchannels(5),
      B(14) => inchannels(5),
      B(13) => inchannels(5),
      B(12) => inchannels(5),
      B(11) => inchannels(5),
      B(10) => inchannels(5),
      B(9) => inchannels(5),
      B(8) => inchannels(5),
      B(7) => inchannels(5),
      B(6) => inchannels(5),
      B(5 downto 0) => inchannels(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \m_fu_168_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0 : entity is "im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0 is
  signal \^m_fu_168_reg[14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \p_reg_reg__0_i_2_n_7\ : STD_LOGIC;
  signal \p_reg_reg__10_i_1_n_4\ : STD_LOGIC;
  signal \p_reg_reg__10_i_1_n_5\ : STD_LOGIC;
  signal \p_reg_reg__10_i_1_n_6\ : STD_LOGIC;
  signal \p_reg_reg__10_i_1_n_7\ : STD_LOGIC;
  signal \p_reg_reg__2_i_1_n_4\ : STD_LOGIC;
  signal \p_reg_reg__2_i_1_n_5\ : STD_LOGIC;
  signal \p_reg_reg__2_i_1_n_6\ : STD_LOGIC;
  signal \p_reg_reg__2_i_1_n_7\ : STD_LOGIC;
  signal \p_reg_reg__6_i_1_n_4\ : STD_LOGIC;
  signal \p_reg_reg__6_i_1_n_5\ : STD_LOGIC;
  signal \p_reg_reg__6_i_1_n_6\ : STD_LOGIC;
  signal \p_reg_reg__6_i_1_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg_reg__0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_reg_reg__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg__0_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg__10_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg__2_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg__6_i_1\ : label is 35;
begin
  \m_fu_168_reg[14]\(14 downto 0) <= \^m_fu_168_reg[14]\(14 downto 0);
\p_reg__14_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(0),
      O => \^m_fu_168_reg[14]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \^m_fu_168_reg[14]\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => p_reg_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => D(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg__2_i_1_n_4\,
      CO(3 downto 1) => \NLW_p_reg_reg__0_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_reg_reg__0_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_reg_reg__0_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^m_fu_168_reg[14]\(14 downto 13),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out\(14 downto 13)
    );
\p_reg_reg__10_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg__10_i_1_n_4\,
      CO(2) => \p_reg_reg__10_i_1_n_5\,
      CO(1) => \p_reg_reg__10_i_1_n_6\,
      CO(0) => \p_reg_reg__10_i_1_n_7\,
      CYINIT => \out\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^m_fu_168_reg[14]\(4 downto 1),
      S(3 downto 0) => \out\(4 downto 1)
    );
\p_reg_reg__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg__6_i_1_n_4\,
      CO(3) => \p_reg_reg__2_i_1_n_4\,
      CO(2) => \p_reg_reg__2_i_1_n_5\,
      CO(1) => \p_reg_reg__2_i_1_n_6\,
      CO(0) => \p_reg_reg__2_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^m_fu_168_reg[14]\(12 downto 9),
      S(3 downto 0) => \out\(12 downto 9)
    );
\p_reg_reg__6_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg__10_i_1_n_4\,
      CO(3) => \p_reg_reg__6_i_1_n_4\,
      CO(2) => \p_reg_reg__6_i_1_n_5\,
      CO(1) => \p_reg_reg__6_i_1_n_6\,
      CO(0) => \p_reg_reg__6_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^m_fu_168_reg[14]\(8 downto 5),
      S(3 downto 0) => \out\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten141_fu_172 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    \indvar_flatten141_fu_172_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    gmem_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    icmp_ln1072_3_reg_1394_pp0_iter12_reg : in STD_LOGIC;
    gmem_AWREADY : in STD_LOGIC;
    first_itr_mid2_reg_1328_pp0_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    indvar_flatten141_fu_172_reg : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \icmp_ln43_reg_1270_reg[0]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_10_0\ : in STD_LOGIC;
    \icmp_ln1072_reg_1279_reg[0]\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    first_itr_reg_3040 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7 : entity is "im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_11001\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln1072_reg_1279[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_reg_1279_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_12_n_7\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_17_n_6\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_17_n_7\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg[0]_i_7_n_7\ : STD_LOGIC;
  signal \^indvar_flatten141_fu_172\ : STD_LOGIC;
  signal \^indvar_flatten141_fu_172_reg[57]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_reg_reg__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg__10_n_4\ : STD_LOGIC;
  signal \p_reg_reg__11_n_4\ : STD_LOGIC;
  signal \p_reg_reg__12_n_4\ : STD_LOGIC;
  signal \p_reg_reg__13_n_4\ : STD_LOGIC;
  signal \p_reg_reg__14_n_4\ : STD_LOGIC;
  signal \p_reg_reg__1_n_4\ : STD_LOGIC;
  signal \p_reg_reg__2_n_4\ : STD_LOGIC;
  signal \p_reg_reg__3_n_4\ : STD_LOGIC;
  signal \p_reg_reg__4_n_4\ : STD_LOGIC;
  signal \p_reg_reg__5_n_4\ : STD_LOGIC;
  signal \p_reg_reg__6_n_4\ : STD_LOGIC;
  signal \p_reg_reg__7_n_4\ : STD_LOGIC;
  signal \p_reg_reg__8_n_4\ : STD_LOGIC;
  signal \p_reg_reg__9_n_4\ : STD_LOGIC;
  signal ram_reg_i_15_n_4 : STD_LOGIC;
  signal \NLW_icmp_ln1072_reg_1279_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1072_reg_1279_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1072_reg_1279_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1072_reg_1279_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1072_reg_1279_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln43_reg_1270_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln43_reg_1270_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln43_reg_1270_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln43_reg_1270_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln43_reg_1270_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
begin
  CO(0) <= \^co\(0);
  ap_block_pp0_stage0_11001 <= \^ap_block_pp0_stage0_11001\;
  ap_enable_reg_pp0_iter1_reg(0) <= \^ap_enable_reg_pp0_iter1_reg\(0);
  indvar_flatten141_fu_172 <= \^indvar_flatten141_fu_172\;
  \indvar_flatten141_fu_172_reg[57]\(0) <= \^indvar_flatten141_fu_172_reg[57]\(0);
\icmp_ln1072_reg_1279[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_2_0\(0),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(21),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_2_0\(1),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(22),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(23),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_2_0\(2),
      O => \icmp_ln1072_reg_1279[0]_i_11_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_5_2\(1),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(18),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_5_2\(2),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(19),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(20),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_5_2\(3),
      O => \icmp_ln1072_reg_1279[0]_i_12_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_5_1\(2),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(15),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_5_1\(3),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(16),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(17),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_5_2\(0),
      O => \icmp_ln1072_reg_1279[0]_i_13_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_5_0\(3),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(12),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_5_1\(0),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(13),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(14),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_5_1\(1),
      O => \icmp_ln1072_reg_1279[0]_i_14_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_5_0\(0),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(9),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_5_0\(1),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(10),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(11),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_5_0\(2),
      O => \icmp_ln1072_reg_1279[0]_i_15_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_10_1\(1),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(6),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_10_1\(2),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(7),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(8),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_10_1\(3),
      O => \icmp_ln1072_reg_1279[0]_i_16_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => S(2),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(3),
      I2 => S(3),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(4),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(5),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_10_1\(0),
      O => \icmp_ln1072_reg_1279[0]_i_17_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_10_0\,
      I1 => \icmp_ln1072_reg_1279_reg[0]\(0),
      I2 => S(0),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(1),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(2),
      I5 => S(1),
      O => \icmp_ln1072_reg_1279[0]_i_18_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_1\(2),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(39),
      I2 => \icmp_ln1072_reg_1279_reg[0]\(40),
      I3 => \icmp_ln1072_reg_1279_reg[0]_1\(3),
      O => \icmp_ln1072_reg_1279[0]_i_3_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_0\(3),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(36),
      I2 => \icmp_ln1072_reg_1279_reg[0]_1\(0),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(37),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(38),
      I5 => \icmp_ln1072_reg_1279_reg[0]_1\(1),
      O => \icmp_ln1072_reg_1279[0]_i_4_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_0\(0),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(33),
      I2 => \icmp_ln1072_reg_1279_reg[0]_0\(1),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(34),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(35),
      I5 => \icmp_ln1072_reg_1279_reg[0]_0\(2),
      O => \icmp_ln1072_reg_1279[0]_i_6_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_2_2\(1),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(30),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_2_2\(2),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(31),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(32),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_2_2\(3),
      O => \icmp_ln1072_reg_1279[0]_i_7_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_2_1\(2),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(27),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_2_1\(3),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(28),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(29),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_2_2\(0),
      O => \icmp_ln1072_reg_1279[0]_i_8_n_4\
    );
\icmp_ln1072_reg_1279[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1072_reg_1279_reg[0]_i_2_0\(3),
      I1 => \icmp_ln1072_reg_1279_reg[0]\(24),
      I2 => \icmp_ln1072_reg_1279_reg[0]_i_2_1\(0),
      I3 => \icmp_ln1072_reg_1279_reg[0]\(25),
      I4 => \icmp_ln1072_reg_1279_reg[0]\(26),
      I5 => \icmp_ln1072_reg_1279_reg[0]_i_2_1\(1),
      O => \icmp_ln1072_reg_1279[0]_i_9_n_4\
    );
\icmp_ln1072_reg_1279_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1072_reg_1279_reg[0]_i_2_n_4\,
      CO(3 downto 2) => \NLW_icmp_ln1072_reg_1279_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \icmp_ln1072_reg_1279_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_reg_1279_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1072_reg_1279[0]_i_3_n_4\,
      S(0) => \icmp_ln1072_reg_1279[0]_i_4_n_4\
    );
\icmp_ln1072_reg_1279_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1072_reg_1279_reg[0]_i_10_n_4\,
      CO(2) => \icmp_ln1072_reg_1279_reg[0]_i_10_n_5\,
      CO(1) => \icmp_ln1072_reg_1279_reg[0]_i_10_n_6\,
      CO(0) => \icmp_ln1072_reg_1279_reg[0]_i_10_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_reg_1279_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1072_reg_1279[0]_i_15_n_4\,
      S(2) => \icmp_ln1072_reg_1279[0]_i_16_n_4\,
      S(1) => \icmp_ln1072_reg_1279[0]_i_17_n_4\,
      S(0) => \icmp_ln1072_reg_1279[0]_i_18_n_4\
    );
\icmp_ln1072_reg_1279_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1072_reg_1279_reg[0]_i_5_n_4\,
      CO(3) => \icmp_ln1072_reg_1279_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln1072_reg_1279_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln1072_reg_1279_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln1072_reg_1279_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_reg_1279_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1072_reg_1279[0]_i_6_n_4\,
      S(2) => \icmp_ln1072_reg_1279[0]_i_7_n_4\,
      S(1) => \icmp_ln1072_reg_1279[0]_i_8_n_4\,
      S(0) => \icmp_ln1072_reg_1279[0]_i_9_n_4\
    );
\icmp_ln1072_reg_1279_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1072_reg_1279_reg[0]_i_10_n_4\,
      CO(3) => \icmp_ln1072_reg_1279_reg[0]_i_5_n_4\,
      CO(2) => \icmp_ln1072_reg_1279_reg[0]_i_5_n_5\,
      CO(1) => \icmp_ln1072_reg_1279_reg[0]_i_5_n_6\,
      CO(0) => \icmp_ln1072_reg_1279_reg[0]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_reg_1279_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1072_reg_1279[0]_i_11_n_4\,
      S(2) => \icmp_ln1072_reg_1279[0]_i_12_n_4\,
      S(1) => \icmp_ln1072_reg_1279[0]_i_13_n_4\,
      S(0) => \icmp_ln1072_reg_1279[0]_i_14_n_4\
    );
\icmp_ln43_reg_1270[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(39),
      I1 => \icmp_ln43_reg_1270_reg[0]\(39),
      I2 => indvar_flatten141_fu_172_reg(40),
      I3 => \icmp_ln43_reg_1270_reg[0]\(40),
      I4 => \icmp_ln43_reg_1270_reg[0]\(41),
      I5 => indvar_flatten141_fu_172_reg(41),
      O => \icmp_ln43_reg_1270[0]_i_10_n_4\
    );
\icmp_ln43_reg_1270[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(36),
      I1 => \icmp_ln43_reg_1270_reg[0]\(36),
      I2 => indvar_flatten141_fu_172_reg(37),
      I3 => \icmp_ln43_reg_1270_reg[0]\(37),
      I4 => \icmp_ln43_reg_1270_reg[0]\(38),
      I5 => indvar_flatten141_fu_172_reg(38),
      O => \icmp_ln43_reg_1270[0]_i_11_n_4\
    );
\icmp_ln43_reg_1270[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(33),
      I1 => \icmp_ln43_reg_1270_reg[0]\(33),
      I2 => indvar_flatten141_fu_172_reg(34),
      I3 => \icmp_ln43_reg_1270_reg[0]\(34),
      I4 => \icmp_ln43_reg_1270_reg[0]\(35),
      I5 => indvar_flatten141_fu_172_reg(35),
      O => \icmp_ln43_reg_1270[0]_i_13_n_4\
    );
\icmp_ln43_reg_1270[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(30),
      I1 => \icmp_ln43_reg_1270_reg[0]\(30),
      I2 => indvar_flatten141_fu_172_reg(31),
      I3 => \icmp_ln43_reg_1270_reg[0]\(31),
      I4 => \icmp_ln43_reg_1270_reg[0]\(32),
      I5 => indvar_flatten141_fu_172_reg(32),
      O => \icmp_ln43_reg_1270[0]_i_14_n_4\
    );
\icmp_ln43_reg_1270[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(27),
      I1 => \icmp_ln43_reg_1270_reg[0]\(27),
      I2 => indvar_flatten141_fu_172_reg(28),
      I3 => \icmp_ln43_reg_1270_reg[0]\(28),
      I4 => \icmp_ln43_reg_1270_reg[0]\(29),
      I5 => indvar_flatten141_fu_172_reg(29),
      O => \icmp_ln43_reg_1270[0]_i_15_n_4\
    );
\icmp_ln43_reg_1270[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(24),
      I1 => \icmp_ln43_reg_1270_reg[0]\(24),
      I2 => indvar_flatten141_fu_172_reg(25),
      I3 => \icmp_ln43_reg_1270_reg[0]\(25),
      I4 => \icmp_ln43_reg_1270_reg[0]\(26),
      I5 => indvar_flatten141_fu_172_reg(26),
      O => \icmp_ln43_reg_1270[0]_i_16_n_4\
    );
\icmp_ln43_reg_1270[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(21),
      I1 => \icmp_ln43_reg_1270_reg[0]\(21),
      I2 => indvar_flatten141_fu_172_reg(22),
      I3 => \icmp_ln43_reg_1270_reg[0]\(22),
      I4 => \icmp_ln43_reg_1270_reg[0]\(23),
      I5 => indvar_flatten141_fu_172_reg(23),
      O => \icmp_ln43_reg_1270[0]_i_18_n_4\
    );
\icmp_ln43_reg_1270[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(18),
      I1 => \icmp_ln43_reg_1270_reg[0]\(18),
      I2 => indvar_flatten141_fu_172_reg(19),
      I3 => \icmp_ln43_reg_1270_reg[0]\(19),
      I4 => \icmp_ln43_reg_1270_reg[0]\(20),
      I5 => indvar_flatten141_fu_172_reg(20),
      O => \icmp_ln43_reg_1270[0]_i_19_n_4\
    );
\icmp_ln43_reg_1270[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(15),
      I1 => \icmp_ln43_reg_1270_reg[0]\(15),
      I2 => indvar_flatten141_fu_172_reg(16),
      I3 => \icmp_ln43_reg_1270_reg[0]\(16),
      I4 => \icmp_ln43_reg_1270_reg[0]\(17),
      I5 => indvar_flatten141_fu_172_reg(17),
      O => \icmp_ln43_reg_1270[0]_i_20_n_4\
    );
\icmp_ln43_reg_1270[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(12),
      I1 => \icmp_ln43_reg_1270_reg[0]\(12),
      I2 => indvar_flatten141_fu_172_reg(13),
      I3 => \icmp_ln43_reg_1270_reg[0]\(13),
      I4 => \icmp_ln43_reg_1270_reg[0]\(14),
      I5 => indvar_flatten141_fu_172_reg(14),
      O => \icmp_ln43_reg_1270[0]_i_21_n_4\
    );
\icmp_ln43_reg_1270[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(9),
      I1 => \icmp_ln43_reg_1270_reg[0]\(9),
      I2 => indvar_flatten141_fu_172_reg(10),
      I3 => \icmp_ln43_reg_1270_reg[0]\(10),
      I4 => \icmp_ln43_reg_1270_reg[0]\(11),
      I5 => indvar_flatten141_fu_172_reg(11),
      O => \icmp_ln43_reg_1270[0]_i_22_n_4\
    );
\icmp_ln43_reg_1270[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(6),
      I1 => \icmp_ln43_reg_1270_reg[0]\(6),
      I2 => indvar_flatten141_fu_172_reg(7),
      I3 => \icmp_ln43_reg_1270_reg[0]\(7),
      I4 => \icmp_ln43_reg_1270_reg[0]\(8),
      I5 => indvar_flatten141_fu_172_reg(8),
      O => \icmp_ln43_reg_1270[0]_i_23_n_4\
    );
\icmp_ln43_reg_1270[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(3),
      I1 => \icmp_ln43_reg_1270_reg[0]\(3),
      I2 => indvar_flatten141_fu_172_reg(4),
      I3 => \icmp_ln43_reg_1270_reg[0]\(4),
      I4 => \icmp_ln43_reg_1270_reg[0]\(5),
      I5 => indvar_flatten141_fu_172_reg(5),
      O => \icmp_ln43_reg_1270[0]_i_24_n_4\
    );
\icmp_ln43_reg_1270[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(0),
      I1 => \icmp_ln43_reg_1270_reg[0]\(0),
      I2 => indvar_flatten141_fu_172_reg(1),
      I3 => \icmp_ln43_reg_1270_reg[0]\(1),
      I4 => \icmp_ln43_reg_1270_reg[0]\(2),
      I5 => indvar_flatten141_fu_172_reg(2),
      O => \icmp_ln43_reg_1270[0]_i_25_n_4\
    );
\icmp_ln43_reg_1270[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(57),
      I1 => \icmp_ln43_reg_1270_reg[0]\(57),
      I2 => \icmp_ln43_reg_1270_reg[0]\(58),
      I3 => indvar_flatten141_fu_172_reg(58),
      O => \icmp_ln43_reg_1270[0]_i_3_n_4\
    );
\icmp_ln43_reg_1270[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(54),
      I1 => \icmp_ln43_reg_1270_reg[0]\(54),
      I2 => indvar_flatten141_fu_172_reg(55),
      I3 => \icmp_ln43_reg_1270_reg[0]\(55),
      I4 => \icmp_ln43_reg_1270_reg[0]\(56),
      I5 => indvar_flatten141_fu_172_reg(56),
      O => \icmp_ln43_reg_1270[0]_i_4_n_4\
    );
\icmp_ln43_reg_1270[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(51),
      I1 => \icmp_ln43_reg_1270_reg[0]\(51),
      I2 => indvar_flatten141_fu_172_reg(52),
      I3 => \icmp_ln43_reg_1270_reg[0]\(52),
      I4 => \icmp_ln43_reg_1270_reg[0]\(53),
      I5 => indvar_flatten141_fu_172_reg(53),
      O => \icmp_ln43_reg_1270[0]_i_5_n_4\
    );
\icmp_ln43_reg_1270[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(48),
      I1 => \icmp_ln43_reg_1270_reg[0]\(48),
      I2 => indvar_flatten141_fu_172_reg(49),
      I3 => \icmp_ln43_reg_1270_reg[0]\(49),
      I4 => \icmp_ln43_reg_1270_reg[0]\(50),
      I5 => indvar_flatten141_fu_172_reg(50),
      O => \icmp_ln43_reg_1270[0]_i_6_n_4\
    );
\icmp_ln43_reg_1270[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(45),
      I1 => \icmp_ln43_reg_1270_reg[0]\(45),
      I2 => indvar_flatten141_fu_172_reg(46),
      I3 => \icmp_ln43_reg_1270_reg[0]\(46),
      I4 => \icmp_ln43_reg_1270_reg[0]\(47),
      I5 => indvar_flatten141_fu_172_reg(47),
      O => \icmp_ln43_reg_1270[0]_i_8_n_4\
    );
\icmp_ln43_reg_1270[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(42),
      I1 => \icmp_ln43_reg_1270_reg[0]\(42),
      I2 => indvar_flatten141_fu_172_reg(43),
      I3 => \icmp_ln43_reg_1270_reg[0]\(43),
      I4 => \icmp_ln43_reg_1270_reg[0]\(44),
      I5 => indvar_flatten141_fu_172_reg(44),
      O => \icmp_ln43_reg_1270[0]_i_9_n_4\
    );
\icmp_ln43_reg_1270_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln43_reg_1270_reg[0]_i_2_n_4\,
      CO(3) => \^indvar_flatten141_fu_172_reg[57]\(0),
      CO(2) => \icmp_ln43_reg_1270_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln43_reg_1270_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln43_reg_1270_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln43_reg_1270_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln43_reg_1270[0]_i_3_n_4\,
      S(2) => \icmp_ln43_reg_1270[0]_i_4_n_4\,
      S(1) => \icmp_ln43_reg_1270[0]_i_5_n_4\,
      S(0) => \icmp_ln43_reg_1270[0]_i_6_n_4\
    );
\icmp_ln43_reg_1270_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln43_reg_1270_reg[0]_i_17_n_4\,
      CO(3) => \icmp_ln43_reg_1270_reg[0]_i_12_n_4\,
      CO(2) => \icmp_ln43_reg_1270_reg[0]_i_12_n_5\,
      CO(1) => \icmp_ln43_reg_1270_reg[0]_i_12_n_6\,
      CO(0) => \icmp_ln43_reg_1270_reg[0]_i_12_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln43_reg_1270_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln43_reg_1270[0]_i_18_n_4\,
      S(2) => \icmp_ln43_reg_1270[0]_i_19_n_4\,
      S(1) => \icmp_ln43_reg_1270[0]_i_20_n_4\,
      S(0) => \icmp_ln43_reg_1270[0]_i_21_n_4\
    );
\icmp_ln43_reg_1270_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln43_reg_1270_reg[0]_i_17_n_4\,
      CO(2) => \icmp_ln43_reg_1270_reg[0]_i_17_n_5\,
      CO(1) => \icmp_ln43_reg_1270_reg[0]_i_17_n_6\,
      CO(0) => \icmp_ln43_reg_1270_reg[0]_i_17_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln43_reg_1270_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln43_reg_1270[0]_i_22_n_4\,
      S(2) => \icmp_ln43_reg_1270[0]_i_23_n_4\,
      S(1) => \icmp_ln43_reg_1270[0]_i_24_n_4\,
      S(0) => \icmp_ln43_reg_1270[0]_i_25_n_4\
    );
\icmp_ln43_reg_1270_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln43_reg_1270_reg[0]_i_7_n_4\,
      CO(3) => \icmp_ln43_reg_1270_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln43_reg_1270_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln43_reg_1270_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln43_reg_1270_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln43_reg_1270_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln43_reg_1270[0]_i_8_n_4\,
      S(2) => \icmp_ln43_reg_1270[0]_i_9_n_4\,
      S(1) => \icmp_ln43_reg_1270[0]_i_10_n_4\,
      S(0) => \icmp_ln43_reg_1270[0]_i_11_n_4\
    );
\icmp_ln43_reg_1270_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln43_reg_1270_reg[0]_i_12_n_4\,
      CO(3) => \icmp_ln43_reg_1270_reg[0]_i_7_n_4\,
      CO(2) => \icmp_ln43_reg_1270_reg[0]_i_7_n_5\,
      CO(1) => \icmp_ln43_reg_1270_reg[0]_i_7_n_6\,
      CO(0) => \icmp_ln43_reg_1270_reg[0]_i_7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln43_reg_1270_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln43_reg_1270[0]_i_13_n_4\,
      S(2) => \icmp_ln43_reg_1270[0]_i_14_n_4\,
      S(1) => \icmp_ln43_reg_1270[0]_i_15_n_4\,
      S(0) => \icmp_ln43_reg_1270[0]_i_16_n_4\
    );
\indvar_flatten68_fu_156[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001\,
      I2 => \^indvar_flatten141_fu_172_reg[57]\(0),
      O => \^indvar_flatten141_fu_172\
    );
\p_reg__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^indvar_flatten141_fu_172\,
      I1 => \^co\(0),
      O => \^ap_enable_reg_pp0_iter1_reg\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \p_reg_reg__0_n_4\,
      A(13) => \p_reg_reg__1_n_4\,
      A(12) => \p_reg_reg__2_n_4\,
      A(11) => \p_reg_reg__3_n_4\,
      A(10) => \p_reg_reg__4_n_4\,
      A(9) => \p_reg_reg__5_n_4\,
      A(8) => \p_reg_reg__6_n_4\,
      A(7) => \p_reg_reg__7_n_4\,
      A(6) => \p_reg_reg__8_n_4\,
      A(5) => \p_reg_reg__9_n_4\,
      A(4) => \p_reg_reg__10_n_4\,
      A(3) => \p_reg_reg__11_n_4\,
      A(2) => \p_reg_reg__12_n_4\,
      A(1) => \p_reg_reg__13_n_4\,
      A(0) => \p_reg_reg__14_n_4\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => p_reg_reg_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(14),
      Q => \p_reg_reg__0_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(13),
      Q => \p_reg_reg__1_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(4),
      Q => \p_reg_reg__10_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(3),
      Q => \p_reg_reg__11_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(2),
      Q => \p_reg_reg__12_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(1),
      Q => \p_reg_reg__13_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(0),
      Q => \p_reg_reg__14_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(12),
      Q => \p_reg_reg__2_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(11),
      Q => \p_reg_reg__3_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(10),
      Q => \p_reg_reg__4_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(9),
      Q => \p_reg_reg__5_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(8),
      Q => \p_reg_reg__6_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(7),
      Q => \p_reg_reg__7_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(6),
      Q => \p_reg_reg__8_n_4\,
      R => first_itr_reg_3040
    );
\p_reg_reg__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\(0),
      D => D(5),
      Q => \p_reg_reg__9_n_4\,
      R => first_itr_reg_3040
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ram_reg_i_15_n_4,
      I1 => gmem_BVALID,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      O => \^ap_block_pp0_stage0_11001\
    );
ram_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => gmem_AWREADY,
      I1 => first_itr_mid2_reg_1328_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7,
      I3 => gmem_WREADY,
      I4 => ap_enable_reg_pp0_iter8,
      O => ram_reg_i_15_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1 is
  port (
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ret_4_reg_1403_pp0_iter4_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1072_2_fu_944_p3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ret_4_reg_1403_pp0_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 4 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln587_1_reg_1439[10]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln587_1_reg_1439[10]_i_5_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1 : entity is "im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1 is
  signal \add_ln587_1_reg_1439[10]_i_9_n_4\ : STD_LOGIC;
  signal \^p_reg_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \^select_ln1072_2_fu_944_p3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  p_reg_reg_0(8 downto 0) <= \^p_reg_reg_0\(8 downto 0);
  select_ln1072_2_fu_944_p3(8 downto 0) <= \^select_ln1072_2_fu_944_p3\(8 downto 0);
\add_ln587_1_reg_1439[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(8),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(8),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(7)
    );
\add_ln587_1_reg_1439[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[10]_i_5_0\(1),
      I1 => \add_ln587_1_reg_1439[10]_i_5_1\(1),
      I2 => \^select_ln1072_2_fu_944_p3\(8),
      I3 => \add_ln587_1_reg_1439[10]_i_9_n_4\,
      O => \ret_4_reg_1403_pp0_iter4_reg_reg[9]\(0)
    );
\add_ln587_1_reg_1439[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(9),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(8)
    );
\add_ln587_1_reg_1439[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95959A956A6A656A"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[10]_i_5_0\(2),
      I1 => p_reg_reg_n_99,
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => P(10),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I5 => \add_ln587_1_reg_1439[10]_i_5_1\(2),
      O => \add_ln587_1_reg_1439[10]_i_9_n_4\
    );
\add_ln587_1_reg_1439[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(2),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(2),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(1)
    );
\add_ln587_1_reg_1439[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(1),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(1),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(0)
    );
\add_ln587_1_reg_1439[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95959A956A6A656A"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[10]_i_5_0\(0),
      I1 => \^p_reg_reg_0\(0),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => P(0),
      I4 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I5 => \add_ln587_1_reg_1439[10]_i_5_1\(0),
      O => \ret_4_reg_1403_pp0_iter4_reg_reg[0]\(0)
    );
\add_ln587_1_reg_1439[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(3),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(3),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(2)
    );
\add_ln587_1_reg_1439[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(7),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(7),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(6)
    );
\add_ln587_1_reg_1439[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(6),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(6),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(5)
    );
\add_ln587_1_reg_1439[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(5),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(5),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(4)
    );
\add_ln587_1_reg_1439[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^p_reg_reg_0\(4),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I2 => P(4),
      I3 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      O => \^select_ln1072_2_fu_944_p3\(3)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(10),
      A(28) => A(10),
      A(27) => A(10),
      A(26) => A(10),
      A(25) => A(10),
      A(24) => A(10),
      A(23) => A(10),
      A(22) => A(10),
      A(21) => A(10),
      A(20) => A(10),
      A(19) => A(10),
      A(18) => A(10),
      A(17) => A(10),
      A(16) => A(10),
      A(15) => A(10),
      A(14) => A(10),
      A(13) => A(10),
      A(12) => A(10),
      A(11) => A(10),
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => B(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 11),
      P(10) => p_reg_reg_n_99,
      P(9) => p_reg_reg_n_100,
      P(8 downto 0) => \^p_reg_reg_0\(8 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    B : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \zext_ln43_5_cast_reg_1203_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg__2_0\ : out STD_LOGIC;
    \p_reg_reg__1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]\ : out STD_LOGIC;
    \dout__29_carry__0_i_8_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    first_itr_reg_3040 : in STD_LOGIC;
    \p_mid129_reg_1373_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \p_reg_reg__4_0\ : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    icmp_ln1072_reg_1279 : in STD_LOGIC;
    select_ln43_8_reg_1305 : in STD_LOGIC;
    \p_mid129_reg_1373_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout__29_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_mid129_reg_1373_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \add_ln587_1_reg_1439_reg[10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln587_1_reg_1439_reg[10]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln587_1_reg_1439_reg[10]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln587_1_reg_1439_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln587_1_reg_1439_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1072_2_fu_944_p3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6 : entity is "im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6 is
  signal \^b\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln587_1_reg_1439[10]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[10]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[10]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[10]_i_7_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[3]_i_7_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_6_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_7_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439[7]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln587_1_reg_1439_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \dout__29_carry__0_i_8_n_7\ : STD_LOGIC;
  signal dout_carry_i_10_n_4 : STD_LOGIC;
  signal dout_carry_i_9_n_4 : STD_LOGIC;
  signal \^icmp_ln1072_reg_1279_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_reg_reg__1_0\ : STD_LOGIC;
  signal \^p_reg_reg__2_0\ : STD_LOGIC;
  signal select_ln1072_5_fu_714_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln43_fu_655_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln587_1_reg_1439_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln587_1_reg_1439_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout__29_carry__0_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout__29_carry__0_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln587_1_reg_1439_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln587_1_reg_1439_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln587_1_reg_1439_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dout_carry_i_10 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of dout_carry_i_9 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \p_mid129_reg_1373[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_mid129_reg_1373[1]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_reg__0_i_1__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \p_reg__2_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_reg__3_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_reg__4_i_1\ : label is "soft_lutpair342";
begin
  B(4 downto 0) <= \^b\(4 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  P(10 downto 0) <= \^p\(10 downto 0);
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  \icmp_ln1072_reg_1279_reg[0]_0\(2 downto 0) <= \^icmp_ln1072_reg_1279_reg[0]_0\(2 downto 0);
  \p_reg_reg__1_0\ <= \^p_reg_reg__1_0\;
  \p_reg_reg__2_0\ <= \^p_reg_reg__2_0\;
\add_ln587_1_reg_1439[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(8),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(8),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(8),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(8),
      O => \add_ln587_1_reg_1439[10]_i_3_n_4\
    );
\add_ln587_1_reg_1439[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(7),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(7),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(7),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(7),
      O => \add_ln587_1_reg_1439[10]_i_4_n_4\
    );
\add_ln587_1_reg_1439[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[10]_i_3_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(9),
      I2 => select_ln1072_2_fu_944_p3(8),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(9),
      O => \add_ln587_1_reg_1439[10]_i_6_n_4\
    );
\add_ln587_1_reg_1439[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[10]_i_4_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(8),
      I2 => select_ln1072_2_fu_944_p3(7),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(8),
      O => \add_ln587_1_reg_1439[10]_i_7_n_4\
    );
\add_ln587_1_reg_1439[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(2),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(2),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(2),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(2),
      O => \add_ln587_1_reg_1439[3]_i_2_n_4\
    );
\add_ln587_1_reg_1439[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(1),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(1),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(1),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(1),
      O => \add_ln587_1_reg_1439[3]_i_3_n_4\
    );
\add_ln587_1_reg_1439[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(0),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(0),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(0),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(0),
      O => \add_ln587_1_reg_1439[3]_i_4_n_4\
    );
\add_ln587_1_reg_1439[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[3]_i_2_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(3),
      I2 => select_ln1072_2_fu_944_p3(2),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(3),
      O => \add_ln587_1_reg_1439[3]_i_5_n_4\
    );
\add_ln587_1_reg_1439[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[3]_i_3_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(2),
      I2 => select_ln1072_2_fu_944_p3(1),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(2),
      O => \add_ln587_1_reg_1439[3]_i_6_n_4\
    );
\add_ln587_1_reg_1439[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[3]_i_4_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(1),
      I2 => select_ln1072_2_fu_944_p3(0),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(1),
      O => \add_ln587_1_reg_1439[3]_i_7_n_4\
    );
\add_ln587_1_reg_1439[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(6),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(6),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(6),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(6),
      O => \add_ln587_1_reg_1439[7]_i_2_n_4\
    );
\add_ln587_1_reg_1439[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(5),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(5),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(5),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(5),
      O => \add_ln587_1_reg_1439[7]_i_3_n_4\
    );
\add_ln587_1_reg_1439[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(4),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(4),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(4),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(4),
      O => \add_ln587_1_reg_1439[7]_i_4_n_4\
    );
\add_ln587_1_reg_1439[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF404F4040000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter4_reg,
      I1 => \^p\(3),
      I2 => select_ln43_8_reg_1305_pp0_iter4_reg,
      I3 => \add_ln587_1_reg_1439_reg[10]\(3),
      I4 => \add_ln587_1_reg_1439_reg[10]_0\(3),
      I5 => \add_ln587_1_reg_1439_reg[10]_1\(3),
      O => \add_ln587_1_reg_1439[7]_i_5_n_4\
    );
\add_ln587_1_reg_1439[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[7]_i_2_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(7),
      I2 => select_ln1072_2_fu_944_p3(6),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(7),
      O => \add_ln587_1_reg_1439[7]_i_6_n_4\
    );
\add_ln587_1_reg_1439[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[7]_i_3_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(6),
      I2 => select_ln1072_2_fu_944_p3(5),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(6),
      O => \add_ln587_1_reg_1439[7]_i_7_n_4\
    );
\add_ln587_1_reg_1439[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[7]_i_4_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(5),
      I2 => select_ln1072_2_fu_944_p3(4),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(5),
      O => \add_ln587_1_reg_1439[7]_i_8_n_4\
    );
\add_ln587_1_reg_1439[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln587_1_reg_1439[7]_i_5_n_4\,
      I1 => \add_ln587_1_reg_1439_reg[10]_0\(4),
      I2 => select_ln1072_2_fu_944_p3(3),
      I3 => \add_ln587_1_reg_1439_reg[10]_1\(4),
      O => \add_ln587_1_reg_1439[7]_i_9_n_4\
    );
\add_ln587_1_reg_1439_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln587_1_reg_1439_reg[7]_i_1_n_4\,
      CO(3 downto 2) => \NLW_add_ln587_1_reg_1439_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln587_1_reg_1439_reg[10]_i_2_n_6\,
      CO(0) => \add_ln587_1_reg_1439_reg[10]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln587_1_reg_1439[10]_i_3_n_4\,
      DI(0) => \add_ln587_1_reg_1439[10]_i_4_n_4\,
      O(3) => \NLW_add_ln587_1_reg_1439_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln587_1_reg_1439_reg[10]_2\(0),
      S(1) => \add_ln587_1_reg_1439[10]_i_6_n_4\,
      S(0) => \add_ln587_1_reg_1439[10]_i_7_n_4\
    );
\add_ln587_1_reg_1439_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln587_1_reg_1439_reg[3]_i_1_n_4\,
      CO(2) => \add_ln587_1_reg_1439_reg[3]_i_1_n_5\,
      CO(1) => \add_ln587_1_reg_1439_reg[3]_i_1_n_6\,
      CO(0) => \add_ln587_1_reg_1439_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \add_ln587_1_reg_1439[3]_i_2_n_4\,
      DI(2) => \add_ln587_1_reg_1439[3]_i_3_n_4\,
      DI(1) => \add_ln587_1_reg_1439[3]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(3 downto 0),
      S(3) => \add_ln587_1_reg_1439[3]_i_5_n_4\,
      S(2) => \add_ln587_1_reg_1439[3]_i_6_n_4\,
      S(1) => \add_ln587_1_reg_1439[3]_i_7_n_4\,
      S(0) => \add_ln587_1_reg_1439_reg[3]\(0)
    );
\add_ln587_1_reg_1439_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln587_1_reg_1439_reg[3]_i_1_n_4\,
      CO(3) => \add_ln587_1_reg_1439_reg[7]_i_1_n_4\,
      CO(2) => \add_ln587_1_reg_1439_reg[7]_i_1_n_5\,
      CO(1) => \add_ln587_1_reg_1439_reg[7]_i_1_n_6\,
      CO(0) => \add_ln587_1_reg_1439_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \add_ln587_1_reg_1439[7]_i_2_n_4\,
      DI(2) => \add_ln587_1_reg_1439[7]_i_3_n_4\,
      DI(1) => \add_ln587_1_reg_1439[7]_i_4_n_4\,
      DI(0) => \add_ln587_1_reg_1439[7]_i_5_n_4\,
      O(3 downto 0) => \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(7 downto 4),
      S(3) => \add_ln587_1_reg_1439[7]_i_6_n_4\,
      S(2) => \add_ln587_1_reg_1439[7]_i_7_n_4\,
      S(1) => \add_ln587_1_reg_1439[7]_i_8_n_4\,
      S(0) => \add_ln587_1_reg_1439[7]_i_9_n_4\
    );
\dout__18_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAA00008000"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^b\(2),
      I2 => \^b\(0),
      I3 => \^b\(1),
      I4 => icmp_ln1072_reg_1279,
      I5 => \^b\(3),
      O => \zext_ln43_5_cast_reg_1203_reg[2]\
    );
\dout__18_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(4),
      I1 => \^p_reg_reg__1_0\,
      I2 => \^p_reg_reg__2_0\,
      I3 => \p_mid129_reg_1373_reg[2]\(3),
      O => \zext_ln43_5_cast_reg_1203_reg[5]\(3)
    );
\dout__18_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(3),
      I1 => \^p_reg_reg__1_0\,
      I2 => \p_mid129_reg_1373_reg[2]\(2),
      I3 => \^p_reg_reg__2_0\,
      O => \zext_ln43_5_cast_reg_1203_reg[5]\(2)
    );
\dout__18_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^p_reg_reg__2_0\,
      I2 => \^p_reg_reg__1_0\,
      I3 => \p_mid129_reg_1373_reg[2]\(2),
      O => \zext_ln43_5_cast_reg_1203_reg[5]\(1)
    );
\dout__18_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^p_reg_reg__2_0\,
      I2 => \^p_reg_reg__1_0\,
      I3 => \p_mid129_reg_1373_reg[2]\(2),
      O => \zext_ln43_5_cast_reg_1203_reg[5]\(0)
    );
\dout__18_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1CA0"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(3),
      I1 => \^p_reg_reg__1_0\,
      I2 => \^p_reg_reg__2_0\,
      I3 => \p_mid129_reg_1373_reg[2]\(4),
      O => \zext_ln43_5_cast_reg_1203_reg[4]\(3)
    );
\dout__18_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C9FD39F"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(2),
      I1 => \p_mid129_reg_1373_reg[2]\(3),
      I2 => \^p_reg_reg__2_0\,
      I3 => \^p_reg_reg__1_0\,
      I4 => \p_mid129_reg_1373_reg[2]\(4),
      O => \zext_ln43_5_cast_reg_1203_reg[4]\(2)
    );
\dout__18_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38B7C7B7"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^p_reg_reg__2_0\,
      I2 => \p_mid129_reg_1373_reg[2]\(2),
      I3 => \^p_reg_reg__1_0\,
      I4 => \p_mid129_reg_1373_reg[2]\(3),
      O => \zext_ln43_5_cast_reg_1203_reg[4]\(1)
    );
\dout__18_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^p_reg_reg__2_0\,
      I2 => \^p_reg_reg__1_0\,
      I3 => \p_mid129_reg_1373_reg[2]\(2),
      O => \zext_ln43_5_cast_reg_1203_reg[4]\(0)
    );
\dout__29_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[10]\(1),
      I1 => CO(0),
      I2 => \dout__29_carry__0_i_8_n_7\,
      O => \dout__29_carry__0_i_8_0\(1)
    );
\dout__29_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[10]_0\(0),
      I1 => \p_mid129_reg_1373_reg[10]\(0),
      I2 => \p_mid129_reg_1373_reg[10]\(1),
      I3 => CO(0),
      O => \dout__29_carry__0_i_8_0\(0)
    );
\dout__29_carry__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout__29_carry__0_i_4_0\(0),
      CO(3 downto 1) => \NLW_dout__29_carry__0_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dout__29_carry__0_i_8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dout__29_carry__0_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\dout__29_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^p_reg_reg__1_0\,
      I1 => \p_mid129_reg_1373_reg[2]\(1),
      I2 => O(0),
      O => \zext_ln43_5_cast_reg_1203_reg[2]_0\(0)
    );
\dout_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15400000"
    )
        port map (
      I0 => icmp_ln1072_reg_1279,
      I1 => \^b\(1),
      I2 => \^b\(0),
      I3 => \^b\(2),
      I4 => \p_mid129_reg_1373_reg[2]\(4),
      O => \icmp_ln1072_reg_1279_reg[0]\(2)
    );
\dout_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD777"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(4),
      I1 => \^b\(2),
      I2 => \^b\(0),
      I3 => \^b\(1),
      I4 => icmp_ln1072_reg_1279,
      O => \icmp_ln1072_reg_1279_reg[0]\(1)
    );
\dout_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F08880008080000"
    )
        port map (
      I0 => \^icmp_ln1072_reg_1279_reg[0]_0\(1),
      I1 => \p_mid129_reg_1373_reg[2]\(3),
      I2 => select_ln43_fu_655_p3(0),
      I3 => \p_mid129_reg_1373_reg[2]\(2),
      I4 => \p_mid129_reg_1373_reg[2]\(4),
      I5 => \^icmp_ln1072_reg_1279_reg[0]_0\(2),
      O => \icmp_ln1072_reg_1279_reg[0]\(0)
    );
\dout_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD777"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(4),
      I1 => \^b\(2),
      I2 => \^b\(0),
      I3 => \^b\(1),
      I4 => icmp_ln1072_reg_1279,
      O => \zext_ln43_5_cast_reg_1203_reg[5]_0\(2)
    );
\dout_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEECCFFDDDDFFF"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(3),
      I1 => icmp_ln1072_reg_1279,
      I2 => \^b\(1),
      I3 => \^b\(0),
      I4 => \^b\(2),
      I5 => \p_mid129_reg_1373_reg[2]\(4),
      O => \zext_ln43_5_cast_reg_1203_reg[5]_0\(1)
    );
\dout_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4230AFFF2DFF0FFF"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(2),
      I1 => select_ln43_fu_655_p3(0),
      I2 => \p_mid129_reg_1373_reg[2]\(3),
      I3 => \^icmp_ln1072_reg_1279_reg[0]_0\(2),
      I4 => \p_mid129_reg_1373_reg[2]\(4),
      I5 => \^icmp_ln1072_reg_1279_reg[0]_0\(1),
      O => \zext_ln43_5_cast_reg_1203_reg[5]_0\(0)
    );
dout_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4445000D444D444"
    )
        port map (
      I0 => dout_carry_i_9_n_4,
      I1 => \p_mid129_reg_1373_reg[2]\(3),
      I2 => \^icmp_ln1072_reg_1279_reg[0]_0\(2),
      I3 => \p_mid129_reg_1373_reg[2]\(1),
      I4 => icmp_ln1072_reg_1279,
      I5 => \^b\(0),
      O => \^di\(3)
    );
dout_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDF7"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(3),
      I1 => \^b\(0),
      I2 => icmp_ln1072_reg_1279,
      I3 => \^b\(1),
      O => dout_carry_i_10_n_4
    );
dout_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^b\(0),
      I1 => icmp_ln1072_reg_1279,
      O => select_ln43_fu_655_p3(0)
    );
dout_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(1),
      I1 => \^b\(1),
      I2 => icmp_ln1072_reg_1279,
      I3 => \^b\(0),
      I4 => \p_mid129_reg_1373_reg[2]\(2),
      O => \^di\(2)
    );
dout_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F04478"
    )
        port map (
      I0 => \^b\(1),
      I1 => \p_mid129_reg_1373_reg[2]\(1),
      I2 => \p_mid129_reg_1373_reg[2]\(2),
      I3 => \^b\(0),
      I4 => icmp_ln1072_reg_1279,
      O => \^di\(1)
    );
dout_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(0),
      I1 => \^b\(2),
      I2 => \^b\(0),
      I3 => \^b\(1),
      I4 => icmp_ln1072_reg_1279,
      O => \^di\(0)
    );
dout_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^icmp_ln1072_reg_1279_reg[0]_0\(2),
      I2 => \p_mid129_reg_1373_reg[2]\(2),
      I3 => dout_carry_i_10_n_4,
      I4 => select_ln43_fu_655_p3(0),
      I5 => \p_mid129_reg_1373_reg[2]\(4),
      O => S(3)
    );
dout_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748774748B878B8B"
    )
        port map (
      I0 => \^icmp_ln1072_reg_1279_reg[0]_0\(2),
      I1 => \p_mid129_reg_1373_reg[2]\(1),
      I2 => dout_carry_i_9_n_4,
      I3 => icmp_ln1072_reg_1279,
      I4 => \^b\(0),
      I5 => \p_mid129_reg_1373_reg[2]\(3),
      O => S(2)
    );
dout_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F04478"
    )
        port map (
      I0 => \^b\(1),
      I1 => \p_mid129_reg_1373_reg[2]\(1),
      I2 => \p_mid129_reg_1373_reg[2]\(2),
      I3 => \^b\(0),
      I4 => icmp_ln1072_reg_1279,
      O => S(1)
    );
dout_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF603F000060C0"
    )
        port map (
      I0 => \^b\(1),
      I1 => \^b\(2),
      I2 => \p_mid129_reg_1373_reg[2]\(0),
      I3 => \^b\(0),
      I4 => icmp_ln1072_reg_1279,
      I5 => \p_mid129_reg_1373_reg[2]\(1),
      O => S(0)
    );
dout_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDF7"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(2),
      I1 => \^b\(0),
      I2 => icmp_ln1072_reg_1279,
      I3 => \^b\(1),
      O => dout_carry_i_9_n_4
    );
\j_fu_144[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \p_reg_reg__4_0\,
      I2 => ap_block_pp0_stage0_11001,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\p_mid129_reg_1373[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(0),
      I1 => icmp_ln1072_reg_1279,
      I2 => \^b\(0),
      O => D(0)
    );
\p_mid129_reg_1373[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0208"
    )
        port map (
      I0 => \p_mid129_reg_1373_reg[2]\(0),
      I1 => \^b\(0),
      I2 => icmp_ln1072_reg_1279,
      I3 => \^b\(1),
      O => D(1)
    );
\p_reg__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => \^p_reg_reg__2_0\,
      I1 => icmp_ln1072_reg_1279,
      I2 => select_ln43_8_reg_1305,
      I3 => \^b\(4),
      O => select_ln1072_5_fu_714_p3(4)
    );
\p_reg__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^b\(1),
      I1 => \^b\(0),
      I2 => \^b\(2),
      I3 => select_ln43_8_reg_1305,
      I4 => \^b\(3),
      I5 => icmp_ln1072_reg_1279,
      O => select_ln1072_5_fu_714_p3(3)
    );
\p_reg__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070F0800"
    )
        port map (
      I0 => \^b\(1),
      I1 => \^b\(0),
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      I4 => \^b\(2),
      O => select_ln1072_5_fu_714_p3(2)
    );
\p_reg__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^b\(0),
      I1 => select_ln43_8_reg_1305,
      I2 => \^b\(1),
      I3 => icmp_ln1072_reg_1279,
      O => select_ln1072_5_fu_714_p3(1)
    );
\p_reg__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => select_ln43_8_reg_1305,
      I1 => icmp_ln1072_reg_1279,
      I2 => \^b\(0),
      O => select_ln1072_5_fu_714_p3(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(10),
      A(28) => A(10),
      A(27) => A(10),
      A(26) => A(10),
      A(25) => A(10),
      A(24) => A(10),
      A(23) => A(10),
      A(22) => A(10),
      A(21) => A(10),
      A(20) => A(10),
      A(19) => A(10),
      A(18) => A(10),
      A(17) => A(10),
      A(16) => A(10),
      A(15) => A(10),
      A(14) => A(10),
      A(13) => A(10),
      A(12) => A(10),
      A(11) => A(10),
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => \^b\(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => \^p\(10 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter2_reg\,
      D => select_ln1072_5_fu_714_p3(4),
      Q => \^b\(4),
      R => first_itr_reg_3040
    );
\p_reg_reg__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter2_reg\,
      D => select_ln1072_5_fu_714_p3(3),
      Q => \^b\(3),
      R => first_itr_reg_3040
    );
\p_reg_reg__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter2_reg\,
      D => select_ln1072_5_fu_714_p3(2),
      Q => \^b\(2),
      R => first_itr_reg_3040
    );
\p_reg_reg__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter2_reg\,
      D => select_ln1072_5_fu_714_p3(1),
      Q => \^b\(1),
      R => first_itr_reg_3040
    );
\p_reg_reg__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter2_reg\,
      D => select_ln1072_5_fu_714_p3(0),
      Q => \^b\(0),
      R => first_itr_reg_3040
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => \^b\(2),
      I1 => \^b\(0),
      I2 => \^b\(1),
      I3 => icmp_ln1072_reg_1279,
      I4 => \^b\(3),
      I5 => \^b\(4),
      O => \^p_reg_reg__2_0\
    );
p_reg_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \^b\(3),
      I1 => icmp_ln1072_reg_1279,
      I2 => \^b\(1),
      I3 => \^b\(0),
      I4 => \^b\(2),
      O => \^p_reg_reg__1_0\
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => icmp_ln1072_reg_1279,
      I1 => \^b\(1),
      I2 => \^b\(0),
      I3 => \^b\(2),
      O => \^icmp_ln1072_reg_1279_reg[0]_0\(2)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^b\(1),
      I1 => icmp_ln1072_reg_1279,
      I2 => \^b\(0),
      O => \^icmp_ln1072_reg_1279_reg[0]_0\(1)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln1072_reg_1279,
      I1 => \^b\(0),
      O => \^icmp_ln1072_reg_1279_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq is
  port (
    \divisor0_reg[0]_0\ : out STD_LOGIC;
    \divisor0_reg[2]_0\ : out STD_LOGIC;
    \divisor0_reg[1]_0\ : out STD_LOGIC;
    \r_stage_reg[0]_0\ : out STD_LOGIC;
    \r_stage_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[2]_0\ : out STD_LOGIC;
    \remd_tmp_reg[1]_0\ : out STD_LOGIC;
    \divisor0_reg[0]_1\ : out STD_LOGIC;
    \divisor0_reg[2]_1\ : out STD_LOGIC;
    sign_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divisor0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \divisor0_reg[1]_1\ : in STD_LOGIC;
    \dividend0_reg[0]_0\ : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    \dividend0_reg[2]_0\ : in STD_LOGIC;
    \dividend0_reg[2]_1\ : in STD_LOGIC;
    \dividend0_reg[3]_0\ : in STD_LOGIC;
    \dividend0_reg[4]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq : entity is "im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq";
end design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dividend0[6]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[6]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \dividend_tmp[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__0_n_4\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^divisor0_reg[0]_0\ : STD_LOGIC;
  signal \^divisor0_reg[0]_1\ : STD_LOGIC;
  signal \^divisor0_reg[1]_0\ : STD_LOGIC;
  signal \^divisor0_reg[2]_0\ : STD_LOGIC;
  signal divisor_u : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_2_out0 : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \quot[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \^r_stage_reg[0]_0\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[1]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[2]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[3]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[4]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[5]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[6]\ : STD_LOGIC;
  signal \r_stage_reg_n_4_[7]\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \remd_tmp[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[2]_i_2__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \^remd_tmp_reg[1]_0\ : STD_LOGIC;
  signal sign_i_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[1]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \dividend0[2]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \dividend_tmp[0]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \divisor0[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \divisor0[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \quot[1]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \quot[2]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \quot[3]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \quot[5]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \quot[6]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \quot[7]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_2__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \remd_tmp[6]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \sign0[1]_i_1__0\ : label is "soft_lutpair400";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \divisor0_reg[0]_0\ <= \^divisor0_reg[0]_0\;
  \divisor0_reg[0]_1\ <= \^divisor0_reg[0]_1\;
  \divisor0_reg[1]_0\ <= \^divisor0_reg[1]_0\;
  \divisor0_reg[2]_0\ <= \^divisor0_reg[2]_0\;
  \r_stage_reg[0]_0\ <= \^r_stage_reg[0]_0\;
  \remd_tmp_reg[1]_0\ <= \^remd_tmp_reg[1]_0\;
\dividend0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[2]_0\,
      O => dividend_u(1)
    );
\dividend0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[2]_0\,
      I3 => \dividend0_reg[2]_1\,
      O => dividend_u(2)
    );
\dividend0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \dividend0_reg[2]_0\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_1\,
      I4 => \dividend0_reg[3]_0\,
      O => dividend_u(3)
    );
\dividend0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \dividend0_reg[2]_1\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_0\,
      I4 => \dividend0_reg[3]_0\,
      I5 => \dividend0_reg[4]_0\,
      O => dividend_u(4)
    );
\dividend0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \dividend0[6]_i_2__0_n_4\,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dividend0_reg[5]_0\,
      I1 => p_1_in_0,
      I2 => \dividend0[6]_i_2__0_n_4\,
      O => dividend_u(6)
    );
\dividend0[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dividend0_reg[3]_0\,
      I1 => \dividend0_reg[2]_0\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_1\,
      I4 => \dividend0_reg[4]_0\,
      O => \dividend0[6]_i_2__0_n_4\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[0]_0\,
      Q => \dividend0_reg_n_4_[0]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(1),
      Q => \dividend0_reg_n_4_[1]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(2),
      Q => \dividend0_reg_n_4_[2]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(3),
      Q => \dividend0_reg_n_4_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(4),
      Q => \dividend0_reg_n_4_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_4_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_4_[6]\,
      R => '0'
    );
\dividend_tmp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F0E"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => remd_tmp(6),
      I2 => \^r_stage_reg[0]_0\,
      I3 => remd_tmp(4),
      I4 => \dividend_tmp[0]_i_2__0_n_4\,
      O => p_2_out_0(0)
    );
\dividend_tmp[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300FFFF3300FBBA"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \^divisor0_reg[2]_0\,
      I2 => remd_tmp(1),
      I3 => \remd_tmp[2]_i_2__0_n_4\,
      I4 => \^r_stage_reg[0]_0\,
      I5 => remd_tmp(3),
      O => \dividend_tmp[0]_i_2__0_n_4\
    );
\dividend_tmp[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[0]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => \^d\(0),
      O => \dividend_tmp[1]_i_1__0_n_4\
    );
\dividend_tmp[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[1]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(1),
      O => \dividend_tmp[2]_i_1__0_n_4\
    );
\dividend_tmp[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[2]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(2),
      O => \dividend_tmp[3]_i_1__0_n_4\
    );
\dividend_tmp[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[3]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(3),
      O => \dividend_tmp[4]_i_1__0_n_4\
    );
\dividend_tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[4]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(4),
      O => \dividend_tmp[5]_i_1__0_n_4\
    );
\dividend_tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[5]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(5),
      O => \dividend_tmp[6]_i_1__0_n_4\
    );
\dividend_tmp[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[6]\,
      I1 => \^r_stage_reg[0]_0\,
      I2 => dividend_tmp(6),
      O => \dividend_tmp[7]_i_1__0_n_4\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out_0(0),
      Q => \^d\(0),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__0_n_4\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__0_n_4\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__0_n_4\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__0_n_4\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__0_n_4\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__0_n_4\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__0_n_4\,
      Q => dividend_tmp(7),
      R => '0'
    );
\divisor0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in,
      I1 => \divisor0_reg[0]_2\,
      I2 => \divisor0_reg[1]_1\,
      O => divisor_u(1)
    );
\divisor0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \divisor0_reg[1]_1\,
      I1 => p_0_in,
      I2 => \divisor0_reg[0]_2\,
      O => divisor_u(2)
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[0]_2\,
      Q => \^divisor0_reg[0]_0\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(1),
      Q => \^divisor0_reg[1]_0\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(2),
      Q => \^divisor0_reg[2]_0\,
      R => '0'
    );
\quot[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \^d\(0),
      I1 => dividend_tmp(1),
      I2 => p_2_out0,
      O => \^d\(1)
    );
\quot[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \^d\(0),
      I2 => dividend_tmp(2),
      I3 => p_2_out0,
      O => \^d\(2)
    );
\quot[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => dividend_tmp(2),
      I1 => \^d\(0),
      I2 => dividend_tmp(1),
      I3 => dividend_tmp(3),
      I4 => p_2_out0,
      O => \^d\(3)
    );
\quot[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \^d\(0),
      I2 => dividend_tmp(2),
      I3 => dividend_tmp(3),
      I4 => dividend_tmp(4),
      I5 => p_2_out0,
      O => \^d\(4)
    );
\quot[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \quot[7]_i_2__0_n_4\,
      I1 => dividend_tmp(5),
      I2 => p_2_out0,
      O => \^d\(5)
    );
\quot[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1ED2"
    )
        port map (
      I0 => dividend_tmp(5),
      I1 => \quot[7]_i_2__0_n_4\,
      I2 => dividend_tmp(6),
      I3 => p_2_out0,
      O => \^d\(6)
    );
\quot[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEDF20"
    )
        port map (
      I0 => dividend_tmp(6),
      I1 => \quot[7]_i_2__0_n_4\,
      I2 => dividend_tmp(5),
      I3 => dividend_tmp(7),
      I4 => p_2_out0,
      O => \^d\(7)
    );
\quot[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => dividend_tmp(4),
      I1 => dividend_tmp(1),
      I2 => \^d\(0),
      I3 => dividend_tmp(2),
      I4 => p_2_out0,
      I5 => dividend_tmp(3),
      O => \quot[7]_i_2__0_n_4\
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \^r_stage_reg[0]_0\,
      R => SR(0)
    );
\r_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^r_stage_reg[0]_0\,
      Q => \r_stage_reg_n_4_[1]\,
      R => SR(0)
    );
\r_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[1]\,
      Q => \r_stage_reg_n_4_[2]\,
      R => SR(0)
    );
\r_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[2]\,
      Q => \r_stage_reg_n_4_[3]\,
      R => SR(0)
    );
\r_stage_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[3]\,
      Q => \r_stage_reg_n_4_[4]\,
      R => SR(0)
    );
\r_stage_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[4]\,
      Q => \r_stage_reg_n_4_[5]\,
      R => SR(0)
    );
\r_stage_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[5]\,
      Q => \r_stage_reg_n_4_[6]\,
      R => SR(0)
    );
\r_stage_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[6]\,
      Q => \r_stage_reg_n_4_[7]\,
      R => SR(0)
    );
\r_stage_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg_n_4_[7]\,
      Q => \r_stage_reg[8]_0\(0),
      R => SR(0)
    );
\remd_tmp[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => p_2_out_0(0),
      I1 => \^divisor0_reg[0]_0\,
      I2 => dividend_tmp(7),
      I3 => \^r_stage_reg[0]_0\,
      O => \remd_tmp[0]_i_1__0_n_4\
    );
\remd_tmp[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"228822887878D278"
    )
        port map (
      I0 => p_2_out_0(0),
      I1 => \^divisor0_reg[1]_0\,
      I2 => remd_tmp(0),
      I3 => \^divisor0_reg[0]_0\,
      I4 => dividend_tmp(7),
      I5 => \^r_stage_reg[0]_0\,
      O => \remd_tmp[1]_i_1__0_n_4\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82827D82"
    )
        port map (
      I0 => p_2_out(0),
      I1 => \^divisor0_reg[0]_1\,
      I2 => \^divisor0_reg[2]_0\,
      I3 => \remd_tmp_reg[3]_0\(1),
      I4 => \^r_stage_reg[0]_0\,
      O => \divisor0_reg[2]_1\
    );
\remd_tmp[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82827D82"
    )
        port map (
      I0 => p_2_out_0(0),
      I1 => \remd_tmp[2]_i_2__0_n_4\,
      I2 => \^divisor0_reg[2]_0\,
      I3 => remd_tmp(1),
      I4 => \^r_stage_reg[0]_0\,
      O => \remd_tmp[2]_i_1__0_n_4\
    );
\remd_tmp[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05DF050D"
    )
        port map (
      I0 => \^divisor0_reg[0]_0\,
      I1 => \remd_tmp_reg[2]_1\(0),
      I2 => \^divisor0_reg[1]_0\,
      I3 => \^r_stage_reg[0]_0\,
      I4 => \remd_tmp_reg[3]_0\(0),
      O => \^divisor0_reg[0]_1\
    );
\remd_tmp[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05DF050D"
    )
        port map (
      I0 => \^divisor0_reg[0]_0\,
      I1 => dividend_tmp(7),
      I2 => \^divisor0_reg[1]_0\,
      I3 => \^r_stage_reg[0]_0\,
      I4 => remd_tmp(0),
      O => \remd_tmp[2]_i_2__0_n_4\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \remd_tmp_reg[3]_0\(2),
      I1 => \^r_stage_reg[0]_0\,
      I2 => \^remd_tmp_reg[1]_0\,
      O => \remd_tmp_reg[2]_0\
    );
\remd_tmp[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \^r_stage_reg[0]_0\,
      I2 => \remd_tmp[4]_i_2__0_n_4\,
      O => \remd_tmp[3]_i_1__0_n_4\
    );
\remd_tmp[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FC9"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => remd_tmp(3),
      I2 => \remd_tmp[4]_i_2__0_n_4\,
      I3 => \^r_stage_reg[0]_0\,
      O => \remd_tmp[4]_i_1__0_n_4\
    );
\remd_tmp[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AEFFFF"
    )
        port map (
      I0 => \^divisor0_reg[0]_1\,
      I1 => \remd_tmp_reg[3]_0\(1),
      I2 => \^r_stage_reg[0]_0\,
      I3 => \^divisor0_reg[2]_0\,
      I4 => p_2_out(0),
      O => \^remd_tmp_reg[1]_0\
    );
\remd_tmp[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AEFFFF"
    )
        port map (
      I0 => \remd_tmp[2]_i_2__0_n_4\,
      I1 => remd_tmp(1),
      I2 => \^r_stage_reg[0]_0\,
      I3 => \^divisor0_reg[2]_0\,
      I4 => p_2_out_0(0),
      O => \remd_tmp[4]_i_2__0_n_4\
    );
\remd_tmp[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090908"
    )
        port map (
      I0 => \dividend_tmp[0]_i_2__0_n_4\,
      I1 => remd_tmp(4),
      I2 => \^r_stage_reg[0]_0\,
      I3 => remd_tmp(6),
      I4 => remd_tmp(5),
      O => \remd_tmp[5]_i_1__0_n_4\
    );
\remd_tmp[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0100"
    )
        port map (
      I0 => \dividend_tmp[0]_i_2__0_n_4\,
      I1 => remd_tmp(4),
      I2 => \^r_stage_reg[0]_0\,
      I3 => remd_tmp(6),
      I4 => remd_tmp(5),
      O => \remd_tmp[6]_i_1__0_n_4\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__0_n_4\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__0_n_4\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__0_n_4\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__0_n_4\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__0_n_4\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__0_n_4\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__0_n_4\,
      Q => remd_tmp(6),
      R => '0'
    );
\sign0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => sign_i(0)
    );
\sign0[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in_0,
      O => sign_i_1(1)
    );
\sign0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => sign_i_1(1),
      Q => p_2_out0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1 is
  port (
    \remd_tmp_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \remd_tmp_reg[5]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \remd_tmp_reg[4]_0\ : in STD_LOGIC;
    \remd_tmp_reg[5]_1\ : in STD_LOGIC;
    \remd_tmp_reg[1]_0\ : in STD_LOGIC;
    \remd_tmp_reg[0]_0\ : in STD_LOGIC;
    \remd_tmp_reg[5]_2\ : in STD_LOGIC;
    \remd_tmp_reg[5]_3\ : in STD_LOGIC;
    \dividend0_reg[1]_0\ : in STD_LOGIC;
    \dividend0_reg[0]_0\ : in STD_LOGIC;
    \dividend0_reg[2]_0\ : in STD_LOGIC;
    \dividend0_reg[2]_1\ : in STD_LOGIC;
    \dividend0_reg[3]_0\ : in STD_LOGIC;
    \dividend0_reg[4]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \remd_tmp_reg[3]_0\ : in STD_LOGIC;
    \remd_tmp_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1 : entity is "im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq";
end design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dividend0[6]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[6]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \dividend_tmp[0]_i_2_n_4\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \^dividend_tmp_reg[7]_0\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal p_2_out0 : STD_LOGIC;
  signal \quot[7]_i_2_n_4\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \remd_tmp[0]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \^remd_tmp_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^remd_tmp_reg[5]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dividend_tmp[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \quot[2]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \quot[3]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \quot[5]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \quot[6]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \quot[7]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \remd_tmp[6]_i_1\ : label is "soft_lutpair377";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \dividend_tmp_reg[7]_0\ <= \^dividend_tmp_reg[7]_0\;
  \remd_tmp_reg[2]_0\(2 downto 0) <= \^remd_tmp_reg[2]_0\(2 downto 0);
  \remd_tmp_reg[5]_0\ <= \^remd_tmp_reg[5]_0\;
\dividend0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[2]_0\,
      O => dividend_u(1)
    );
\dividend0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[2]_0\,
      I3 => \dividend0_reg[2]_1\,
      O => dividend_u(2)
    );
\dividend0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0_reg[2]_0\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_1\,
      I4 => \dividend0_reg[3]_0\,
      O => dividend_u(3)
    );
\dividend0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0_reg[2]_1\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_0\,
      I4 => \dividend0_reg[3]_0\,
      I5 => \dividend0_reg[4]_0\,
      O => dividend_u(4)
    );
\dividend0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0[6]_i_2_n_4\,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dividend0_reg[5]_0\,
      I1 => \dividend0_reg[1]_0\,
      I2 => \dividend0[6]_i_2_n_4\,
      O => dividend_u(6)
    );
\dividend0[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dividend0_reg[3]_0\,
      I1 => \dividend0_reg[2]_0\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_1\,
      I4 => \dividend0_reg[4]_0\,
      O => \dividend0[6]_i_2_n_4\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[0]_0\,
      Q => \dividend0_reg_n_4_[0]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(1),
      Q => \dividend0_reg_n_4_[1]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(2),
      Q => \dividend0_reg_n_4_[2]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(3),
      Q => \dividend0_reg_n_4_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(4),
      Q => \dividend0_reg_n_4_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_4_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_4_[6]\,
      R => '0'
    );
\dividend_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F0E"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => remd_tmp(6),
      I2 => \remd_tmp_reg[5]_1\,
      I3 => remd_tmp(4),
      I4 => \dividend_tmp[0]_i_2_n_4\,
      O => \^remd_tmp_reg[5]_0\
    );
\dividend_tmp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300FFFF3300FBBA"
    )
        port map (
      I0 => \^remd_tmp_reg[2]_0\(2),
      I1 => \remd_tmp_reg[5]_2\,
      I2 => \^remd_tmp_reg[2]_0\(1),
      I3 => \remd_tmp_reg[5]_3\,
      I4 => \remd_tmp_reg[5]_1\,
      I5 => remd_tmp(3),
      O => \dividend_tmp[0]_i_2_n_4\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[0]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => \^d\(0),
      O => \dividend_tmp[1]_i_1_n_4\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[1]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(1),
      O => \dividend_tmp[2]_i_1_n_4\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[2]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(2),
      O => \dividend_tmp[3]_i_1_n_4\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[3]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(3),
      O => \dividend_tmp[4]_i_1_n_4\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[4]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(4),
      O => \dividend_tmp[5]_i_1_n_4\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[5]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(5),
      O => \dividend_tmp[6]_i_1_n_4\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend0_reg_n_4_[6]\,
      I1 => \remd_tmp_reg[5]_1\,
      I2 => dividend_tmp(6),
      O => \dividend_tmp[7]_i_1_n_4\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^remd_tmp_reg[5]_0\,
      Q => \^d\(0),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_4\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_4\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_4\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_4\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_4\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_4\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_4\,
      Q => \^dividend_tmp_reg[7]_0\,
      R => '0'
    );
\quot[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \^d\(0),
      I1 => dividend_tmp(1),
      I2 => p_2_out0,
      O => \^d\(1)
    );
\quot[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \^d\(0),
      I2 => dividend_tmp(2),
      I3 => p_2_out0,
      O => \^d\(2)
    );
\quot[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => dividend_tmp(2),
      I1 => \^d\(0),
      I2 => dividend_tmp(1),
      I3 => dividend_tmp(3),
      I4 => p_2_out0,
      O => \^d\(3)
    );
\quot[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \^d\(0),
      I2 => dividend_tmp(2),
      I3 => dividend_tmp(3),
      I4 => dividend_tmp(4),
      I5 => p_2_out0,
      O => \^d\(4)
    );
\quot[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \quot[7]_i_2_n_4\,
      I1 => dividend_tmp(5),
      I2 => p_2_out0,
      O => \^d\(5)
    );
\quot[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1ED2"
    )
        port map (
      I0 => dividend_tmp(5),
      I1 => \quot[7]_i_2_n_4\,
      I2 => dividend_tmp(6),
      I3 => p_2_out0,
      O => \^d\(6)
    );
\quot[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEDF20"
    )
        port map (
      I0 => dividend_tmp(6),
      I1 => \quot[7]_i_2_n_4\,
      I2 => dividend_tmp(5),
      I3 => \^dividend_tmp_reg[7]_0\,
      I4 => p_2_out0,
      O => \^d\(7)
    );
\quot[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => dividend_tmp(4),
      I1 => dividend_tmp(1),
      I2 => \^d\(0),
      I3 => dividend_tmp(2),
      I4 => p_2_out0,
      I5 => dividend_tmp(3),
      O => \quot[7]_i_2_n_4\
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \^remd_tmp_reg[5]_0\,
      I1 => \remd_tmp_reg[0]_0\,
      I2 => \^dividend_tmp_reg[7]_0\,
      I3 => \remd_tmp_reg[5]_1\,
      O => \remd_tmp[0]_i_1_n_4\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"228822887878D278"
    )
        port map (
      I0 => \^remd_tmp_reg[5]_0\,
      I1 => \remd_tmp_reg[1]_0\,
      I2 => \^remd_tmp_reg[2]_0\(0),
      I3 => \remd_tmp_reg[0]_0\,
      I4 => \^dividend_tmp_reg[7]_0\,
      I5 => \remd_tmp_reg[5]_1\,
      O => \remd_tmp[1]_i_1_n_4\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FC9"
    )
        port map (
      I0 => \^remd_tmp_reg[2]_0\(2),
      I1 => remd_tmp(3),
      I2 => \remd_tmp_reg[4]_0\,
      I3 => \remd_tmp_reg[5]_1\,
      O => \remd_tmp[4]_i_1_n_4\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090908"
    )
        port map (
      I0 => \dividend_tmp[0]_i_2_n_4\,
      I1 => remd_tmp(4),
      I2 => \remd_tmp_reg[5]_1\,
      I3 => remd_tmp(6),
      I4 => remd_tmp(5),
      O => \remd_tmp[5]_i_1_n_4\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0100"
    )
        port map (
      I0 => \dividend_tmp[0]_i_2_n_4\,
      I1 => remd_tmp(4),
      I2 => \remd_tmp_reg[5]_1\,
      I3 => remd_tmp(6),
      I4 => remd_tmp(5),
      O => \remd_tmp[6]_i_1_n_4\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_4\,
      Q => \^remd_tmp_reg[2]_0\(0),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_4\,
      Q => \^remd_tmp_reg[2]_0\(1),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp_reg[2]_1\,
      Q => \^remd_tmp_reg[2]_0\(2),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp_reg[3]_0\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_4\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_4\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_4\,
      Q => remd_tmp(6),
      R => '0'
    );
\sign0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => sign_i(0),
      Q => p_2_out0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read : entity is "im2col_mat_gmem_m_axi_read";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read is
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr_buf[13]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_50 : STD_LOGIC;
  signal fifo_rctl_n_51 : STD_LOGIC;
  signal fifo_rctl_n_52 : STD_LOGIC;
  signal fifo_rctl_n_53 : STD_LOGIC;
  signal fifo_rctl_n_54 : STD_LOGIC;
  signal fifo_rctl_n_55 : STD_LOGIC;
  signal fifo_rctl_n_56 : STD_LOGIC;
  signal fifo_rctl_n_57 : STD_LOGIC;
  signal fifo_rctl_n_58 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_62 : STD_LOGIC;
  signal fifo_rctl_n_63 : STD_LOGIC;
  signal fifo_rctl_n_64 : STD_LOGIC;
  signal fifo_rctl_n_65 : STD_LOGIC;
  signal fifo_rctl_n_66 : STD_LOGIC;
  signal fifo_rctl_n_67 : STD_LOGIC;
  signal fifo_rctl_n_68 : STD_LOGIC;
  signal fifo_rctl_n_69 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_70 : STD_LOGIC;
  signal fifo_rctl_n_71 : STD_LOGIC;
  signal fifo_rctl_n_72 : STD_LOGIC;
  signal fifo_rctl_n_73 : STD_LOGIC;
  signal fifo_rctl_n_74 : STD_LOGIC;
  signal fifo_rctl_n_75 : STD_LOGIC;
  signal fifo_rctl_n_76 : STD_LOGIC;
  signal fifo_rctl_n_77 : STD_LOGIC;
  signal fifo_rctl_n_78 : STD_LOGIC;
  signal fifo_rctl_n_79 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_80 : STD_LOGIC;
  signal fifo_rctl_n_81 : STD_LOGIC;
  signal fifo_rctl_n_82 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 64 to 64 );
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_n_7\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_n_7\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_n_7\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_n_7\ : STD_LOGIC;
  signal \last_sect_carry__3_n_7\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_4\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal rdata_ack_t : STD_LOGIC;
  signal readRequestFIFONotEmpty : STD_LOGIC;
  signal readRequestFIFONotEmptyReg_reg_n_4 : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair141";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[21]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[25]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[29]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[33]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[37]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[41]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[45]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[49]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[53]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[57]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[61]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair201";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_rreq_data(64),
      DI(0) => '0',
      O(3) => NLW_align_len0_carry_O_UNCONNECTED(3),
      O(2) => align_len0(31),
      O(1) => align_len0(2),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(2),
      Q => \align_len_reg_n_4_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_4_[31]\,
      R => SR(0)
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[2]\,
      Q => beat_len_buf(0),
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[31]\,
      Q => beat_len_buf(9),
      R => SR(0)
    );
buff_rdata: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_9,
      Q(30) => buff_rdata_n_10,
      Q(29) => buff_rdata_n_11,
      Q(28) => buff_rdata_n_12,
      Q(27) => buff_rdata_n_13,
      Q(26) => buff_rdata_n_14,
      Q(25) => buff_rdata_n_15,
      Q(24) => buff_rdata_n_16,
      Q(23) => buff_rdata_n_17,
      Q(22) => buff_rdata_n_18,
      Q(21) => buff_rdata_n_19,
      Q(20) => buff_rdata_n_20,
      Q(19) => buff_rdata_n_21,
      Q(18) => buff_rdata_n_22,
      Q(17) => buff_rdata_n_23,
      Q(16) => buff_rdata_n_24,
      Q(15) => buff_rdata_n_25,
      Q(14) => buff_rdata_n_26,
      Q(13) => buff_rdata_n_27,
      Q(12) => buff_rdata_n_28,
      Q(11) => buff_rdata_n_29,
      Q(10) => buff_rdata_n_30,
      Q(9) => buff_rdata_n_31,
      Q(8) => buff_rdata_n_32,
      Q(7) => buff_rdata_n_33,
      Q(6) => buff_rdata_n_34,
      Q(5) => buff_rdata_n_35,
      Q(4) => buff_rdata_n_36,
      Q(3) => buff_rdata_n_37,
      Q(2) => buff_rdata_n_38,
      Q(1) => buff_rdata_n_39,
      Q(0) => buff_rdata_n_40,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      dout_valid_reg_0 => buff_rdata_n_7,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      full_n_reg_0 => full_n_reg,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      next_beat => next_beat,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf_reg_n_4_[0]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf_reg_n_4_[10]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf_reg_n_4_[11]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf_reg_n_4_[12]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf_reg_n_4_[13]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf_reg_n_4_[14]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf_reg_n_4_[15]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf_reg_n_4_[16]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf_reg_n_4_[17]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf_reg_n_4_[18]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf_reg_n_4_[19]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf_reg_n_4_[1]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf_reg_n_4_[20]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf_reg_n_4_[21]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf_reg_n_4_[22]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf_reg_n_4_[23]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf_reg_n_4_[24]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf_reg_n_4_[25]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf_reg_n_4_[26]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf_reg_n_4_[27]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf_reg_n_4_[28]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf_reg_n_4_[29]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf_reg_n_4_[2]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf_reg_n_4_[30]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf_reg_n_4_[31]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf_reg_n_4_[3]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf_reg_n_4_[4]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf_reg_n_4_[5]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf_reg_n_4_[6]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf_reg_n_4_[7]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf_reg_n_4_[8]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf_reg_n_4_[9]\,
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_7,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_4,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[63]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_4\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_70,
      D => fifo_rctl_n_67,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_70,
      D => fifo_rctl_n_68,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_70,
      D => fifo_rctl_n_69,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_70,
      D => fifo_rctl_n_71,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \p_0_in__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_63
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_82,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => SR(0)
    );
\end_addr_buf[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[13]_i_2_n_4\
    );
\end_addr_buf[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[13]_i_3_n_4\
    );
\end_addr_buf[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[13]_i_4_n_4\
    );
\end_addr_buf[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[13]_i_5_n_4\
    );
\end_addr_buf[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[17]_i_2_n_4\
    );
\end_addr_buf[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[17]_i_3_n_4\
    );
\end_addr_buf[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[17]_i_4_n_4\
    );
\end_addr_buf[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[17]_i_5_n_4\
    );
\end_addr_buf[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[21]_i_2_n_4\
    );
\end_addr_buf[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[21]_i_3_n_4\
    );
\end_addr_buf[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[21]_i_4_n_4\
    );
\end_addr_buf[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[21]_i_5_n_4\
    );
\end_addr_buf[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[25]_i_2_n_4\
    );
\end_addr_buf[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[25]_i_3_n_4\
    );
\end_addr_buf[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[25]_i_4_n_4\
    );
\end_addr_buf[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[25]_i_5_n_4\
    );
\end_addr_buf[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[29]_i_2_n_4\
    );
\end_addr_buf[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[29]_i_3_n_4\
    );
\end_addr_buf[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[29]_i_4_n_4\
    );
\end_addr_buf[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[29]_i_5_n_4\
    );
\end_addr_buf[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[31]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[33]_i_2_n_4\
    );
\end_addr_buf[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[33]_i_3_n_4\
    );
\end_addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[5]_i_2_n_4\
    );
\end_addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[5]_i_3_n_4\
    );
\end_addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[5]_i_4_n_4\
    );
\end_addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[5]_i_5_n_4\
    );
\end_addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[9]_i_2_n_4\
    );
\end_addr_buf[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[9]_i_3_n_4\
    );
\end_addr_buf[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[9]_i_4_n_4\
    );
\end_addr_buf[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[9]_i_5_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_buf_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[9]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[13]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[13]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[13]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[13]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_buf[13]_i_2_n_4\,
      S(2) => \end_addr_buf[13]_i_3_n_4\,
      S(1) => \end_addr_buf[13]_i_4_n_4\,
      S(0) => \end_addr_buf[13]_i_5_n_4\
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_buf_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[13]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[17]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[17]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[17]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[17]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_buf[17]_i_2_n_4\,
      S(2) => \end_addr_buf[17]_i_3_n_4\,
      S(1) => \end_addr_buf[17]_i_4_n_4\,
      S(0) => \end_addr_buf[17]_i_5_n_4\
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_buf_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[17]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[21]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[21]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[21]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[21]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_buf[21]_i_2_n_4\,
      S(2) => \end_addr_buf[21]_i_3_n_4\,
      S(1) => \end_addr_buf[21]_i_4_n_4\,
      S(0) => \end_addr_buf[21]_i_5_n_4\
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_buf_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[21]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[25]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[25]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[25]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[25]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_buf[25]_i_2_n_4\,
      S(2) => \end_addr_buf[25]_i_3_n_4\,
      S(1) => \end_addr_buf[25]_i_4_n_4\,
      S(0) => \end_addr_buf[25]_i_5_n_4\
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_buf_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[25]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[29]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[29]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[29]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[29]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_buf[29]_i_2_n_4\,
      S(2) => \end_addr_buf[29]_i_3_n_4\,
      S(1) => \end_addr_buf[29]_i_4_n_4\,
      S(0) => \end_addr_buf[29]_i_5_n_4\
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => SR(0)
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => SR(0)
    );
\end_addr_buf_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[29]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[33]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[33]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[33]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[33]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_4_[31]\,
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 0) => end_addr(33 downto 30),
      S(3) => \start_addr_reg_n_4_[33]\,
      S(2) => \start_addr_reg_n_4_[32]\,
      S(1) => \end_addr_buf[33]_i_2_n_4\,
      S(0) => \end_addr_buf[33]_i_3_n_4\
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => SR(0)
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => SR(0)
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => SR(0)
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => SR(0)
    );
\end_addr_buf_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[33]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[37]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[37]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[37]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[37]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(37 downto 34),
      S(3) => \start_addr_reg_n_4_[37]\,
      S(2) => \start_addr_reg_n_4_[36]\,
      S(1) => \start_addr_reg_n_4_[35]\,
      S(0) => \start_addr_reg_n_4_[34]\
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => SR(0)
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => SR(0)
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => SR(0)
    );
\end_addr_buf_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[37]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[41]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[41]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[41]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[41]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(41 downto 38),
      S(3) => \start_addr_reg_n_4_[41]\,
      S(2) => \start_addr_reg_n_4_[40]\,
      S(1) => \start_addr_reg_n_4_[39]\,
      S(0) => \start_addr_reg_n_4_[38]\
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => SR(0)
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => SR(0)
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => SR(0)
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => SR(0)
    );
\end_addr_buf_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[41]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[45]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[45]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[45]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[45]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(45 downto 42),
      S(3) => \start_addr_reg_n_4_[45]\,
      S(2) => \start_addr_reg_n_4_[44]\,
      S(1) => \start_addr_reg_n_4_[43]\,
      S(0) => \start_addr_reg_n_4_[42]\
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => SR(0)
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => SR(0)
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => SR(0)
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => SR(0)
    );
\end_addr_buf_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[45]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[49]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[49]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[49]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[49]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(49 downto 46),
      S(3) => \start_addr_reg_n_4_[49]\,
      S(2) => \start_addr_reg_n_4_[48]\,
      S(1) => \start_addr_reg_n_4_[47]\,
      S(0) => \start_addr_reg_n_4_[46]\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => SR(0)
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => SR(0)
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => SR(0)
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => SR(0)
    );
\end_addr_buf_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[49]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[53]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[53]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[53]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[53]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(53 downto 50),
      S(3) => \start_addr_reg_n_4_[53]\,
      S(2) => \start_addr_reg_n_4_[52]\,
      S(1) => \start_addr_reg_n_4_[51]\,
      S(0) => \start_addr_reg_n_4_[50]\
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => SR(0)
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => SR(0)
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => SR(0)
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => SR(0)
    );
\end_addr_buf_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[53]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[57]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[57]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[57]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[57]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(57 downto 54),
      S(3) => \start_addr_reg_n_4_[57]\,
      S(2) => \start_addr_reg_n_4_[56]\,
      S(1) => \start_addr_reg_n_4_[55]\,
      S(0) => \start_addr_reg_n_4_[54]\
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => SR(0)
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[5]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[5]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[5]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[5]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3 downto 0) => end_addr(5 downto 2),
      S(3) => \end_addr_buf[5]_i_2_n_4\,
      S(2) => \end_addr_buf[5]_i_3_n_4\,
      S(1) => \end_addr_buf[5]_i_4_n_4\,
      S(0) => \end_addr_buf[5]_i_5_n_4\
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => SR(0)
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => SR(0)
    );
\end_addr_buf_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[57]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[61]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[61]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[61]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[61]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(61 downto 58),
      S(3) => \start_addr_reg_n_4_[61]\,
      S(2) => \start_addr_reg_n_4_[60]\,
      S(1) => \start_addr_reg_n_4_[59]\,
      S(0) => \start_addr_reg_n_4_[58]\
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => SR(0)
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => SR(0)
    );
\end_addr_buf_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[61]_i_1__0_n_4\,
      CO(3 downto 1) => \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_buf_reg[63]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(63 downto 62),
      S(3 downto 2) => B"00",
      S(1) => \start_addr_reg_n_4_[63]\,
      S(0) => \start_addr_reg_n_4_[62]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[5]_i_1__0_n_4\,
      CO(3) => \end_addr_buf_reg[9]_i_1__0_n_4\,
      CO(2) => \end_addr_buf_reg[9]_i_1__0_n_5\,
      CO(1) => \end_addr_buf_reg[9]_i_1__0_n_6\,
      CO(0) => \end_addr_buf_reg[9]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_buf[9]_i_2_n_4\,
      S(2) => \end_addr_buf[9]_i_3_n_4\,
      S(1) => \end_addr_buf[9]_i_4_n_4\,
      S(0) => \end_addr_buf[9]_i_5_n_4\
    );
fifo_rctl: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rctl_n_7,
      D(50) => fifo_rctl_n_8,
      D(49) => fifo_rctl_n_9,
      D(48) => fifo_rctl_n_10,
      D(47) => fifo_rctl_n_11,
      D(46) => fifo_rctl_n_12,
      D(45) => fifo_rctl_n_13,
      D(44) => fifo_rctl_n_14,
      D(43) => fifo_rctl_n_15,
      D(42) => fifo_rctl_n_16,
      D(41) => fifo_rctl_n_17,
      D(40) => fifo_rctl_n_18,
      D(39) => fifo_rctl_n_19,
      D(38) => fifo_rctl_n_20,
      D(37) => fifo_rctl_n_21,
      D(36) => fifo_rctl_n_22,
      D(35) => fifo_rctl_n_23,
      D(34) => fifo_rctl_n_24,
      D(33) => fifo_rctl_n_25,
      D(32) => fifo_rctl_n_26,
      D(31) => fifo_rctl_n_27,
      D(30) => fifo_rctl_n_28,
      D(29) => fifo_rctl_n_29,
      D(28) => fifo_rctl_n_30,
      D(27) => fifo_rctl_n_31,
      D(26) => fifo_rctl_n_32,
      D(25) => fifo_rctl_n_33,
      D(24) => fifo_rctl_n_34,
      D(23) => fifo_rctl_n_35,
      D(22) => fifo_rctl_n_36,
      D(21) => fifo_rctl_n_37,
      D(20) => fifo_rctl_n_38,
      D(19) => fifo_rctl_n_39,
      D(18) => fifo_rctl_n_40,
      D(17) => fifo_rctl_n_41,
      D(16) => fifo_rctl_n_42,
      D(15) => fifo_rctl_n_43,
      D(14) => fifo_rctl_n_44,
      D(13) => fifo_rctl_n_45,
      D(12) => fifo_rctl_n_46,
      D(11) => fifo_rctl_n_47,
      D(10) => fifo_rctl_n_48,
      D(9) => fifo_rctl_n_49,
      D(8) => fifo_rctl_n_50,
      D(7) => fifo_rctl_n_51,
      D(6) => fifo_rctl_n_52,
      D(5) => fifo_rctl_n_53,
      D(4) => fifo_rctl_n_54,
      D(3) => fifo_rctl_n_55,
      D(2) => fifo_rctl_n_56,
      D(1) => fifo_rctl_n_57,
      D(0) => fifo_rctl_n_58,
      E(0) => pop0,
      Q(51) => \start_addr_reg_n_4_[63]\,
      Q(50) => \start_addr_reg_n_4_[62]\,
      Q(49) => \start_addr_reg_n_4_[61]\,
      Q(48) => \start_addr_reg_n_4_[60]\,
      Q(47) => \start_addr_reg_n_4_[59]\,
      Q(46) => \start_addr_reg_n_4_[58]\,
      Q(45) => \start_addr_reg_n_4_[57]\,
      Q(44) => \start_addr_reg_n_4_[56]\,
      Q(43) => \start_addr_reg_n_4_[55]\,
      Q(42) => \start_addr_reg_n_4_[54]\,
      Q(41) => \start_addr_reg_n_4_[53]\,
      Q(40) => \start_addr_reg_n_4_[52]\,
      Q(39) => \start_addr_reg_n_4_[51]\,
      Q(38) => \start_addr_reg_n_4_[50]\,
      Q(37) => \start_addr_reg_n_4_[49]\,
      Q(36) => \start_addr_reg_n_4_[48]\,
      Q(35) => \start_addr_reg_n_4_[47]\,
      Q(34) => \start_addr_reg_n_4_[46]\,
      Q(33) => \start_addr_reg_n_4_[45]\,
      Q(32) => \start_addr_reg_n_4_[44]\,
      Q(31) => \start_addr_reg_n_4_[43]\,
      Q(30) => \start_addr_reg_n_4_[42]\,
      Q(29) => \start_addr_reg_n_4_[41]\,
      Q(28) => \start_addr_reg_n_4_[40]\,
      Q(27) => \start_addr_reg_n_4_[39]\,
      Q(26) => \start_addr_reg_n_4_[38]\,
      Q(25) => \start_addr_reg_n_4_[37]\,
      Q(24) => \start_addr_reg_n_4_[36]\,
      Q(23) => \start_addr_reg_n_4_[35]\,
      Q(22) => \start_addr_reg_n_4_[34]\,
      Q(21) => \start_addr_reg_n_4_[33]\,
      Q(20) => \start_addr_reg_n_4_[32]\,
      Q(19) => \start_addr_reg_n_4_[31]\,
      Q(18) => \start_addr_reg_n_4_[30]\,
      Q(17) => \start_addr_reg_n_4_[29]\,
      Q(16) => \start_addr_reg_n_4_[28]\,
      Q(15) => \start_addr_reg_n_4_[27]\,
      Q(14) => \start_addr_reg_n_4_[26]\,
      Q(13) => \start_addr_reg_n_4_[25]\,
      Q(12) => \start_addr_reg_n_4_[24]\,
      Q(11) => \start_addr_reg_n_4_[23]\,
      Q(10) => \start_addr_reg_n_4_[22]\,
      Q(9) => \start_addr_reg_n_4_[21]\,
      Q(8) => \start_addr_reg_n_4_[20]\,
      Q(7) => \start_addr_reg_n_4_[19]\,
      Q(6) => \start_addr_reg_n_4_[18]\,
      Q(5) => \start_addr_reg_n_4_[17]\,
      Q(4) => \start_addr_reg_n_4_[16]\,
      Q(3) => \start_addr_reg_n_4_[15]\,
      Q(2) => \start_addr_reg_n_4_[14]\,
      Q(1) => \start_addr_reg_n_4_[13]\,
      Q(0) => \start_addr_reg_n_4_[12]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_63,
      ap_rst_n_1(0) => fifo_rctl_n_65,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_7,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_4_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_4_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_4_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_4_[0]\,
      data_vld_reg_0(0) => data_pack(34),
      empty_n_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      full_n_reg_0 => fifo_rctl_n_6,
      full_n_reg_1(0) => p_22_in,
      full_n_reg_2 => fifo_rctl_n_66,
      full_n_reg_3 => fifo_rctl_n_67,
      full_n_reg_4 => fifo_rctl_n_68,
      full_n_reg_5 => fifo_rctl_n_69,
      full_n_reg_6 => fifo_rctl_n_70,
      full_n_reg_7 => fifo_rctl_n_71,
      full_n_reg_8 => fifo_rctl_n_82,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_rctl_n_4,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      next_beat => next_beat,
      next_rreq => next_rreq,
      p_21_in => p_21_in,
      rdata_ack_t => rdata_ack_t,
      readRequestFIFONotEmpty => readRequestFIFONotEmpty,
      rreq_handling_reg => fifo_rctl_n_62,
      rreq_handling_reg_0(0) => fifo_rctl_n_64,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      rreq_handling_reg_2 => readRequestFIFONotEmptyReg_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_len_buf_reg[1]\(1) => beat_len_buf(9),
      \sect_len_buf_reg[1]\(0) => beat_len_buf(0),
      \sect_len_buf_reg[9]\(9) => \start_addr_buf_reg_n_4_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_buf_reg_n_4_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_buf_reg_n_4_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_buf_reg_n_4_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_buf_reg_n_4_[2]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_buf_reg_n_4_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_buf_reg_n_4_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_buf_reg_n_4_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_buf_reg_n_4_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_buf_reg_n_4_[2]\,
      \start_addr_buf_reg[10]\ => fifo_rctl_n_80,
      \start_addr_buf_reg[11]\ => fifo_rctl_n_81,
      \start_addr_buf_reg[2]\ => fifo_rctl_n_72,
      \start_addr_buf_reg[3]\ => fifo_rctl_n_73,
      \start_addr_buf_reg[4]\ => fifo_rctl_n_74,
      \start_addr_buf_reg[5]\ => fifo_rctl_n_75,
      \start_addr_buf_reg[6]\ => fifo_rctl_n_76,
      \start_addr_buf_reg[7]\ => fifo_rctl_n_77,
      \start_addr_buf_reg[8]\ => fifo_rctl_n_78,
      \start_addr_buf_reg[9]\ => fifo_rctl_n_79
    );
fifo_rreq: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10\
     port map (
      CO(0) => last_sect,
      E(0) => pop0,
      Q(5) => \sect_len_buf_reg_n_4_[9]\,
      Q(4) => \sect_len_buf_reg_n_4_[8]\,
      Q(3) => \sect_len_buf_reg_n_4_[7]\,
      Q(2) => \sect_len_buf_reg_n_4_[6]\,
      Q(1) => \sect_len_buf_reg_n_4_[5]\,
      Q(0) => \sect_len_buf_reg_n_4_[4]\,
      S(1) => fifo_rreq_n_8,
      S(0) => fifo_rreq_n_9,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      data_vld_reg_0(0) => rs2f_rreq_valid,
      empty_n_reg_0(0) => align_len,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__3\(3 downto 0) => p_0_in0_in(51 downto 48),
      \last_sect_carry__3_0\(3) => \sect_cnt_reg_n_4_[51]\,
      \last_sect_carry__3_0\(2) => \sect_cnt_reg_n_4_[50]\,
      \last_sect_carry__3_0\(1) => \sect_cnt_reg_n_4_[49]\,
      \last_sect_carry__3_0\(0) => \sect_cnt_reg_n_4_[48]\,
      \q_reg[61]_0\(61 downto 0) => rs2f_rreq_data(61 downto 0),
      \q_reg[64]_0\(0) => zero_len_event0,
      \q_reg[64]_1\(62) => fifo_rreq_data(64),
      \q_reg[64]_1\(61 downto 0) => \^q\(61 downto 0),
      readRequestFIFONotEmpty => readRequestFIFONotEmpty,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_len_buf_reg[7]\ => fifo_rreq_n_7,
      \start_addr_reg[2]\ => fifo_rctl_n_6,
      \start_addr_reg[2]_0\ => rreq_handling_reg_n_4
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_4\,
      S(2) => \first_sect_carry_i_2__0_n_4\,
      S(1) => \first_sect_carry_i_3__0_n_4\,
      S(0) => \first_sect_carry_i_4__0_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \first_sect_carry__0_n_4\,
      CO(2) => \first_sect_carry__0_n_5\,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_4\,
      S(2) => \first_sect_carry__0_i_2__0_n_4\,
      S(1) => \first_sect_carry__0_i_3__0_n_4\,
      S(0) => \first_sect_carry__0_i_4__0_n_4\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \sect_cnt_reg_n_4_[23]\,
      I2 => \sect_cnt_reg_n_4_[22]\,
      I3 => p_0_in(22),
      I4 => \sect_cnt_reg_n_4_[21]\,
      I5 => p_0_in(21),
      O => \first_sect_carry__0_i_1__0_n_4\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \sect_cnt_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in(18),
      I4 => \sect_cnt_reg_n_4_[19]\,
      I5 => p_0_in(19),
      O => \first_sect_carry__0_i_2__0_n_4\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in(15),
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => p_0_in(16),
      O => \first_sect_carry__0_i_3__0_n_4\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[12]\,
      I1 => p_0_in(12),
      I2 => \sect_cnt_reg_n_4_[13]\,
      I3 => p_0_in(13),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_4_[14]\,
      O => \first_sect_carry__0_i_4__0_n_4\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_4\,
      CO(3) => \first_sect_carry__1_n_4\,
      CO(2) => \first_sect_carry__1_n_5\,
      CO(1) => \first_sect_carry__1_n_6\,
      CO(0) => \first_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_4\,
      S(2) => \first_sect_carry__1_i_2__0_n_4\,
      S(1) => \first_sect_carry__1_i_3__0_n_4\,
      S(0) => \first_sect_carry__1_i_4__0_n_4\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \sect_cnt_reg_n_4_[35]\,
      I2 => \sect_cnt_reg_n_4_[34]\,
      I3 => p_0_in(34),
      I4 => \sect_cnt_reg_n_4_[33]\,
      I5 => p_0_in(33),
      O => \first_sect_carry__1_i_1__0_n_4\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \sect_cnt_reg_n_4_[32]\,
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in(30),
      I4 => \sect_cnt_reg_n_4_[31]\,
      I5 => p_0_in(31),
      O => \first_sect_carry__1_i_2__0_n_4\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[29]\,
      I1 => p_0_in(29),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => \sect_cnt_reg_n_4_[28]\,
      O => \first_sect_carry__1_i_3__0_n_4\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \sect_cnt_reg_n_4_[26]\,
      I2 => \sect_cnt_reg_n_4_[25]\,
      I3 => p_0_in(25),
      I4 => \sect_cnt_reg_n_4_[24]\,
      I5 => p_0_in(24),
      O => \first_sect_carry__1_i_4__0_n_4\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_4\,
      CO(3) => \first_sect_carry__2_n_4\,
      CO(2) => \first_sect_carry__2_n_5\,
      CO(1) => \first_sect_carry__2_n_6\,
      CO(0) => \first_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_4\,
      S(2) => \first_sect_carry__2_i_2__0_n_4\,
      S(1) => \first_sect_carry__2_i_3__0_n_4\,
      S(0) => \first_sect_carry__2_i_4__0_n_4\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \sect_cnt_reg_n_4_[47]\,
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in(45),
      I4 => \sect_cnt_reg_n_4_[46]\,
      I5 => p_0_in(46),
      O => \first_sect_carry__2_i_1__0_n_4\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[44]\,
      I1 => p_0_in(44),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in(42),
      I4 => p_0_in(43),
      I5 => \sect_cnt_reg_n_4_[43]\,
      O => \first_sect_carry__2_i_2__0_n_4\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[41]\,
      I1 => p_0_in(41),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in(39),
      I4 => p_0_in(40),
      I5 => \sect_cnt_reg_n_4_[40]\,
      O => \first_sect_carry__2_i_3__0_n_4\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[38]\,
      I1 => p_0_in(38),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in(36),
      I4 => p_0_in(37),
      I5 => \sect_cnt_reg_n_4_[37]\,
      O => \first_sect_carry__2_i_4__0_n_4\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_4\,
      S(0) => \first_sect_carry__3_i_2__0_n_4\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \sect_cnt_reg_n_4_[51]\,
      O => \first_sect_carry__3_i_1__0_n_4\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \sect_cnt_reg_n_4_[50]\,
      I2 => \sect_cnt_reg_n_4_[48]\,
      I3 => p_0_in(48),
      I4 => \sect_cnt_reg_n_4_[49]\,
      I5 => p_0_in(49),
      O => \first_sect_carry__3_i_2__0_n_4\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[11]\,
      I1 => p_0_in(11),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => \sect_cnt_reg_n_4_[10]\,
      O => \first_sect_carry_i_1__0_n_4\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => p_0_in(8),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(7),
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => \first_sect_carry_i_2__0_n_4\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[5]\,
      I1 => p_0_in(5),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => \sect_cnt_reg_n_4_[4]\,
      O => \first_sect_carry_i_3__0_n_4\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in(0),
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => p_0_in(1),
      O => \first_sect_carry_i_4__0_n_4\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_4\,
      S(2) => \last_sect_carry_i_2__0_n_4\,
      S(1) => \last_sect_carry_i_3__0_n_4\,
      S(0) => \last_sect_carry_i_4__0_n_4\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \last_sect_carry__0_n_4\,
      CO(2) => \last_sect_carry__0_n_5\,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_4\,
      S(2) => \last_sect_carry__0_i_2__0_n_4\,
      S(1) => \last_sect_carry__0_i_3__0_n_4\,
      S(0) => \last_sect_carry__0_i_4__0_n_4\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \sect_cnt_reg_n_4_[23]\,
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_4_[22]\,
      I5 => p_0_in0_in(22),
      O => \last_sect_carry__0_i_1__0_n_4\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \sect_cnt_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_4_[19]\,
      I5 => p_0_in0_in(19),
      O => \last_sect_carry__0_i_2__0_n_4\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[16]\,
      I3 => p_0_in0_in(16),
      I4 => \sect_cnt_reg_n_4_[15]\,
      I5 => p_0_in0_in(15),
      O => \last_sect_carry__0_i_3__0_n_4\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[14]\,
      I1 => p_0_in0_in(14),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in0_in(12),
      I4 => p_0_in0_in(13),
      I5 => \sect_cnt_reg_n_4_[13]\,
      O => \last_sect_carry__0_i_4__0_n_4\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_4\,
      CO(3) => \last_sect_carry__1_n_4\,
      CO(2) => \last_sect_carry__1_n_5\,
      CO(1) => \last_sect_carry__1_n_6\,
      CO(0) => \last_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_4\,
      S(2) => \last_sect_carry__1_i_2__0_n_4\,
      S(1) => \last_sect_carry__1_i_3__0_n_4\,
      S(0) => \last_sect_carry__1_i_4__0_n_4\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(35),
      I1 => \sect_cnt_reg_n_4_[35]\,
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_4_[34]\,
      I5 => p_0_in0_in(34),
      O => \last_sect_carry__1_i_1__0_n_4\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(32),
      I1 => \sect_cnt_reg_n_4_[32]\,
      I2 => \sect_cnt_reg_n_4_[31]\,
      I3 => p_0_in0_in(31),
      I4 => \sect_cnt_reg_n_4_[30]\,
      I5 => p_0_in0_in(30),
      O => \last_sect_carry__1_i_2__0_n_4\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[27]\,
      I1 => p_0_in0_in(27),
      I2 => \sect_cnt_reg_n_4_[28]\,
      I3 => p_0_in0_in(28),
      I4 => p_0_in0_in(29),
      I5 => \sect_cnt_reg_n_4_[29]\,
      O => \last_sect_carry__1_i_3__0_n_4\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(26),
      I1 => \sect_cnt_reg_n_4_[26]\,
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_4_[25]\,
      I5 => p_0_in0_in(25),
      O => \last_sect_carry__1_i_4__0_n_4\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_4\,
      CO(3) => \last_sect_carry__2_n_4\,
      CO(2) => \last_sect_carry__2_n_5\,
      CO(1) => \last_sect_carry__2_n_6\,
      CO(0) => \last_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_4\,
      S(2) => \last_sect_carry__2_i_2__0_n_4\,
      S(1) => \last_sect_carry__2_i_3__0_n_4\,
      S(0) => \last_sect_carry__2_i_4__0_n_4\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(47),
      I1 => \sect_cnt_reg_n_4_[47]\,
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in0_in(45),
      I4 => \sect_cnt_reg_n_4_[46]\,
      I5 => p_0_in0_in(46),
      O => \last_sect_carry__2_i_1__0_n_4\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[42]\,
      I1 => p_0_in0_in(42),
      I2 => \sect_cnt_reg_n_4_[43]\,
      I3 => p_0_in0_in(43),
      I4 => p_0_in0_in(44),
      I5 => \sect_cnt_reg_n_4_[44]\,
      O => \last_sect_carry__2_i_2__0_n_4\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[39]\,
      I1 => p_0_in0_in(39),
      I2 => \sect_cnt_reg_n_4_[40]\,
      I3 => p_0_in0_in(40),
      I4 => p_0_in0_in(41),
      I5 => \sect_cnt_reg_n_4_[41]\,
      O => \last_sect_carry__2_i_3__0_n_4\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[36]\,
      I1 => p_0_in0_in(36),
      I2 => \sect_cnt_reg_n_4_[37]\,
      I3 => p_0_in0_in(37),
      I4 => p_0_in0_in(38),
      I5 => \sect_cnt_reg_n_4_[38]\,
      O => \last_sect_carry__2_i_4__0_n_4\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_8,
      S(0) => fifo_rreq_n_9
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[9]\,
      I1 => p_0_in0_in(9),
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => p_0_in0_in(10),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_4_[11]\,
      O => \last_sect_carry_i_1__0_n_4\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[6]\,
      I1 => p_0_in0_in(6),
      I2 => \sect_cnt_reg_n_4_[7]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_4_[8]\,
      O => \last_sect_carry_i_2__0_n_4\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[3]\,
      I1 => p_0_in0_in(3),
      I2 => \sect_cnt_reg_n_4_[4]\,
      I3 => p_0_in0_in(4),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_4_[5]\,
      O => \last_sect_carry_i_3__0_n_4\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => p_0_in0_in(1),
      O => \last_sect_carry_i_4__0_n_4\
    );
readRequestFIFONotEmptyReg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => readRequestFIFONotEmpty,
      Q => readRequestFIFONotEmptyReg_reg_n_4,
      R => SR(0)
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_62,
      Q => rreq_handling_reg_n_4,
      R => SR(0)
    );
rs_rdata: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0\
     port map (
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[31]_0\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p2_reg[31]_0\(31) => \bus_equal_gen.data_buf_reg_n_4_[31]\,
      \data_p2_reg[31]_0\(30) => \bus_equal_gen.data_buf_reg_n_4_[30]\,
      \data_p2_reg[31]_0\(29) => \bus_equal_gen.data_buf_reg_n_4_[29]\,
      \data_p2_reg[31]_0\(28) => \bus_equal_gen.data_buf_reg_n_4_[28]\,
      \data_p2_reg[31]_0\(27) => \bus_equal_gen.data_buf_reg_n_4_[27]\,
      \data_p2_reg[31]_0\(26) => \bus_equal_gen.data_buf_reg_n_4_[26]\,
      \data_p2_reg[31]_0\(25) => \bus_equal_gen.data_buf_reg_n_4_[25]\,
      \data_p2_reg[31]_0\(24) => \bus_equal_gen.data_buf_reg_n_4_[24]\,
      \data_p2_reg[31]_0\(23) => \bus_equal_gen.data_buf_reg_n_4_[23]\,
      \data_p2_reg[31]_0\(22) => \bus_equal_gen.data_buf_reg_n_4_[22]\,
      \data_p2_reg[31]_0\(21) => \bus_equal_gen.data_buf_reg_n_4_[21]\,
      \data_p2_reg[31]_0\(20) => \bus_equal_gen.data_buf_reg_n_4_[20]\,
      \data_p2_reg[31]_0\(19) => \bus_equal_gen.data_buf_reg_n_4_[19]\,
      \data_p2_reg[31]_0\(18) => \bus_equal_gen.data_buf_reg_n_4_[18]\,
      \data_p2_reg[31]_0\(17) => \bus_equal_gen.data_buf_reg_n_4_[17]\,
      \data_p2_reg[31]_0\(16) => \bus_equal_gen.data_buf_reg_n_4_[16]\,
      \data_p2_reg[31]_0\(15) => \bus_equal_gen.data_buf_reg_n_4_[15]\,
      \data_p2_reg[31]_0\(14) => \bus_equal_gen.data_buf_reg_n_4_[14]\,
      \data_p2_reg[31]_0\(13) => \bus_equal_gen.data_buf_reg_n_4_[13]\,
      \data_p2_reg[31]_0\(12) => \bus_equal_gen.data_buf_reg_n_4_[12]\,
      \data_p2_reg[31]_0\(11) => \bus_equal_gen.data_buf_reg_n_4_[11]\,
      \data_p2_reg[31]_0\(10) => \bus_equal_gen.data_buf_reg_n_4_[10]\,
      \data_p2_reg[31]_0\(9) => \bus_equal_gen.data_buf_reg_n_4_[9]\,
      \data_p2_reg[31]_0\(8) => \bus_equal_gen.data_buf_reg_n_4_[8]\,
      \data_p2_reg[31]_0\(7) => \bus_equal_gen.data_buf_reg_n_4_[7]\,
      \data_p2_reg[31]_0\(6) => \bus_equal_gen.data_buf_reg_n_4_[6]\,
      \data_p2_reg[31]_0\(5) => \bus_equal_gen.data_buf_reg_n_4_[5]\,
      \data_p2_reg[31]_0\(4) => \bus_equal_gen.data_buf_reg_n_4_[4]\,
      \data_p2_reg[31]_0\(3) => \bus_equal_gen.data_buf_reg_n_4_[3]\,
      \data_p2_reg[31]_0\(2) => \bus_equal_gen.data_buf_reg_n_4_[2]\,
      \data_p2_reg[31]_0\(1) => \bus_equal_gen.data_buf_reg_n_4_[1]\,
      \data_p2_reg[31]_0\(0) => \bus_equal_gen.data_buf_reg_n_4_[0]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \state_reg[0]_0\(1 downto 0) => \state_reg[0]\(3 downto 2)
    );
rs_rreq: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11
     port map (
      CO(0) => CO(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[61]_0\(61 downto 0) => rs2f_rreq_data(61 downto 0),
      \data_p2_reg[61]_0\(61 downto 0) => \data_p2_reg[61]\(61 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0(1 downto 0) => \state_reg[0]\(1 downto 0),
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_4_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_4_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_4_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_4_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_4_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_4_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_4_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_4_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_4_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_4_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_4_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_4_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_4_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_4_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_4_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_4_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_4_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_4_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_4_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_4_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_4_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_4_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_4_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_4_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_4_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_4_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_4_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_4_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_4_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_4_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_4_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_4_[63]\,
      R => SR(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_65
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_65
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_4\,
      CO(3) => \sect_cnt0_carry__10_n_4\,
      CO(2) => \sect_cnt0_carry__10_n_5\,
      CO(1) => \sect_cnt0_carry__10_n_6\,
      CO(0) => \sect_cnt0_carry__10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_4_[48]\,
      S(2) => \sect_cnt_reg_n_4_[47]\,
      S(1) => \sect_cnt_reg_n_4_[46]\,
      S(0) => \sect_cnt_reg_n_4_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_6\,
      CO(0) => \sect_cnt0_carry__11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[51]\,
      S(1) => \sect_cnt_reg_n_4_[50]\,
      S(0) => \sect_cnt_reg_n_4_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_4_[20]\,
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_4\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_4_[24]\,
      S(2) => \sect_cnt_reg_n_4_[23]\,
      S(1) => \sect_cnt_reg_n_4_[22]\,
      S(0) => \sect_cnt_reg_n_4_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_4\,
      CO(3) => \sect_cnt0_carry__5_n_4\,
      CO(2) => \sect_cnt0_carry__5_n_5\,
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_4_[28]\,
      S(2) => \sect_cnt_reg_n_4_[27]\,
      S(1) => \sect_cnt_reg_n_4_[26]\,
      S(0) => \sect_cnt_reg_n_4_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_4\,
      CO(3) => \sect_cnt0_carry__6_n_4\,
      CO(2) => \sect_cnt0_carry__6_n_5\,
      CO(1) => \sect_cnt0_carry__6_n_6\,
      CO(0) => \sect_cnt0_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_4_[32]\,
      S(2) => \sect_cnt_reg_n_4_[31]\,
      S(1) => \sect_cnt_reg_n_4_[30]\,
      S(0) => \sect_cnt_reg_n_4_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_4\,
      CO(3) => \sect_cnt0_carry__7_n_4\,
      CO(2) => \sect_cnt0_carry__7_n_5\,
      CO(1) => \sect_cnt0_carry__7_n_6\,
      CO(0) => \sect_cnt0_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_4_[36]\,
      S(2) => \sect_cnt_reg_n_4_[35]\,
      S(1) => \sect_cnt_reg_n_4_[34]\,
      S(0) => \sect_cnt_reg_n_4_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_4\,
      CO(3) => \sect_cnt0_carry__8_n_4\,
      CO(2) => \sect_cnt0_carry__8_n_5\,
      CO(1) => \sect_cnt0_carry__8_n_6\,
      CO(0) => \sect_cnt0_carry__8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_4_[40]\,
      S(2) => \sect_cnt_reg_n_4_[39]\,
      S(1) => \sect_cnt_reg_n_4_[38]\,
      S(0) => \sect_cnt_reg_n_4_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_4\,
      CO(3) => \sect_cnt0_carry__9_n_4\,
      CO(2) => \sect_cnt0_carry__9_n_5\,
      CO(1) => \sect_cnt0_carry__9_n_6\,
      CO(0) => \sect_cnt0_carry__9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_4_[44]\,
      S(2) => \sect_cnt_reg_n_4_[43]\,
      S(1) => \sect_cnt_reg_n_4_[42]\,
      S(0) => \sect_cnt_reg_n_4_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_58,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_57,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_4_[20]\,
      R => SR(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_4_[21]\,
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_4_[22]\,
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_4_[23]\,
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_4_[24]\,
      R => SR(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_4_[25]\,
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_4_[26]\,
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_4_[27]\,
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_4_[28]\,
      R => SR(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_4_[29]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_56,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_4_[30]\,
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_4_[31]\,
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_4_[32]\,
      R => SR(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_25,
      Q => \sect_cnt_reg_n_4_[33]\,
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_24,
      Q => \sect_cnt_reg_n_4_[34]\,
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_23,
      Q => \sect_cnt_reg_n_4_[35]\,
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_22,
      Q => \sect_cnt_reg_n_4_[36]\,
      R => SR(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_21,
      Q => \sect_cnt_reg_n_4_[37]\,
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_20,
      Q => \sect_cnt_reg_n_4_[38]\,
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_19,
      Q => \sect_cnt_reg_n_4_[39]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_55,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_18,
      Q => \sect_cnt_reg_n_4_[40]\,
      R => SR(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_17,
      Q => \sect_cnt_reg_n_4_[41]\,
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_16,
      Q => \sect_cnt_reg_n_4_[42]\,
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_15,
      Q => \sect_cnt_reg_n_4_[43]\,
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_14,
      Q => \sect_cnt_reg_n_4_[44]\,
      R => SR(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_13,
      Q => \sect_cnt_reg_n_4_[45]\,
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_12,
      Q => \sect_cnt_reg_n_4_[46]\,
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_11,
      Q => \sect_cnt_reg_n_4_[47]\,
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_10,
      Q => \sect_cnt_reg_n_4_[48]\,
      R => SR(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_9,
      Q => \sect_cnt_reg_n_4_[49]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_54,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_8,
      Q => \sect_cnt_reg_n_4_[50]\,
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_7,
      Q => \sect_cnt_reg_n_4_[51]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_53,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_52,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_51,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_50,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_64,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_72,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_73,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_74,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_75,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_76,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_77,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_78,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_79,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_80,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_81,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => p_0_in(0),
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => p_0_in(1),
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => p_0_in(2),
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => p_0_in(3),
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => p_0_in(4),
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => p_0_in(5),
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => p_0_in(6),
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => p_0_in(7),
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => p_0_in(8),
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => p_0_in(9),
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => p_0_in(10),
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => p_0_in(11),
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => p_0_in(12),
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => p_0_in(13),
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => p_0_in(14),
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => p_0_in(15),
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => p_0_in(16),
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => p_0_in(17),
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => p_0_in(18),
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => p_0_in(19),
      R => SR(0)
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[32]\,
      Q => p_0_in(20),
      R => SR(0)
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[33]\,
      Q => p_0_in(21),
      R => SR(0)
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[34]\,
      Q => p_0_in(22),
      R => SR(0)
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[35]\,
      Q => p_0_in(23),
      R => SR(0)
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[36]\,
      Q => p_0_in(24),
      R => SR(0)
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[37]\,
      Q => p_0_in(25),
      R => SR(0)
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[38]\,
      Q => p_0_in(26),
      R => SR(0)
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[39]\,
      Q => p_0_in(27),
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[40]\,
      Q => p_0_in(28),
      R => SR(0)
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[41]\,
      Q => p_0_in(29),
      R => SR(0)
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[42]\,
      Q => p_0_in(30),
      R => SR(0)
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[43]\,
      Q => p_0_in(31),
      R => SR(0)
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[44]\,
      Q => p_0_in(32),
      R => SR(0)
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[45]\,
      Q => p_0_in(33),
      R => SR(0)
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[46]\,
      Q => p_0_in(34),
      R => SR(0)
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[47]\,
      Q => p_0_in(35),
      R => SR(0)
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[48]\,
      Q => p_0_in(36),
      R => SR(0)
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[49]\,
      Q => p_0_in(37),
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[50]\,
      Q => p_0_in(38),
      R => SR(0)
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[51]\,
      Q => p_0_in(39),
      R => SR(0)
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[52]\,
      Q => p_0_in(40),
      R => SR(0)
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[53]\,
      Q => p_0_in(41),
      R => SR(0)
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[54]\,
      Q => p_0_in(42),
      R => SR(0)
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[55]\,
      Q => p_0_in(43),
      R => SR(0)
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[56]\,
      Q => p_0_in(44),
      R => SR(0)
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[57]\,
      Q => p_0_in(45),
      R => SR(0)
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[58]\,
      Q => p_0_in(46),
      R => SR(0)
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[59]\,
      Q => p_0_in(47),
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[60]\,
      Q => p_0_in(48),
      R => SR(0)
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[61]\,
      Q => p_0_in(49),
      R => SR(0)
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[62]\,
      Q => p_0_in(50),
      R => SR(0)
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[63]\,
      Q => p_0_in(51),
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(8),
      Q => \start_addr_reg_n_4_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(9),
      Q => \start_addr_reg_n_4_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(10),
      Q => \start_addr_reg_n_4_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(11),
      Q => \start_addr_reg_n_4_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(12),
      Q => \start_addr_reg_n_4_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(13),
      Q => \start_addr_reg_n_4_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(14),
      Q => \start_addr_reg_n_4_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(15),
      Q => \start_addr_reg_n_4_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(16),
      Q => \start_addr_reg_n_4_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(17),
      Q => \start_addr_reg_n_4_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(18),
      Q => \start_addr_reg_n_4_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(19),
      Q => \start_addr_reg_n_4_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(20),
      Q => \start_addr_reg_n_4_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(21),
      Q => \start_addr_reg_n_4_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(22),
      Q => \start_addr_reg_n_4_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(23),
      Q => \start_addr_reg_n_4_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(24),
      Q => \start_addr_reg_n_4_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(25),
      Q => \start_addr_reg_n_4_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(26),
      Q => \start_addr_reg_n_4_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(27),
      Q => \start_addr_reg_n_4_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(0),
      Q => \start_addr_reg_n_4_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(28),
      Q => \start_addr_reg_n_4_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(29),
      Q => \start_addr_reg_n_4_[31]\,
      R => SR(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(30),
      Q => \start_addr_reg_n_4_[32]\,
      R => SR(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(31),
      Q => \start_addr_reg_n_4_[33]\,
      R => SR(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(32),
      Q => \start_addr_reg_n_4_[34]\,
      R => SR(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(33),
      Q => \start_addr_reg_n_4_[35]\,
      R => SR(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(34),
      Q => \start_addr_reg_n_4_[36]\,
      R => SR(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(35),
      Q => \start_addr_reg_n_4_[37]\,
      R => SR(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(36),
      Q => \start_addr_reg_n_4_[38]\,
      R => SR(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(37),
      Q => \start_addr_reg_n_4_[39]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(1),
      Q => \start_addr_reg_n_4_[3]\,
      R => SR(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(38),
      Q => \start_addr_reg_n_4_[40]\,
      R => SR(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(39),
      Q => \start_addr_reg_n_4_[41]\,
      R => SR(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(40),
      Q => \start_addr_reg_n_4_[42]\,
      R => SR(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(41),
      Q => \start_addr_reg_n_4_[43]\,
      R => SR(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(42),
      Q => \start_addr_reg_n_4_[44]\,
      R => SR(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(43),
      Q => \start_addr_reg_n_4_[45]\,
      R => SR(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(44),
      Q => \start_addr_reg_n_4_[46]\,
      R => SR(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(45),
      Q => \start_addr_reg_n_4_[47]\,
      R => SR(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(46),
      Q => \start_addr_reg_n_4_[48]\,
      R => SR(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(47),
      Q => \start_addr_reg_n_4_[49]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(2),
      Q => \start_addr_reg_n_4_[4]\,
      R => SR(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(48),
      Q => \start_addr_reg_n_4_[50]\,
      R => SR(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(49),
      Q => \start_addr_reg_n_4_[51]\,
      R => SR(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(50),
      Q => \start_addr_reg_n_4_[52]\,
      R => SR(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(51),
      Q => \start_addr_reg_n_4_[53]\,
      R => SR(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(52),
      Q => \start_addr_reg_n_4_[54]\,
      R => SR(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(53),
      Q => \start_addr_reg_n_4_[55]\,
      R => SR(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(54),
      Q => \start_addr_reg_n_4_[56]\,
      R => SR(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(55),
      Q => \start_addr_reg_n_4_[57]\,
      R => SR(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(56),
      Q => \start_addr_reg_n_4_[58]\,
      R => SR(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(57),
      Q => \start_addr_reg_n_4_[59]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(3),
      Q => \start_addr_reg_n_4_[5]\,
      R => SR(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(58),
      Q => \start_addr_reg_n_4_[60]\,
      R => SR(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(59),
      Q => \start_addr_reg_n_4_[61]\,
      R => SR(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(60),
      Q => \start_addr_reg_n_4_[62]\,
      R => SR(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(61),
      Q => \start_addr_reg_n_4_[63]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(4),
      Q => \start_addr_reg_n_4_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(5),
      Q => \start_addr_reg_n_4_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(6),
      Q => \start_addr_reg_n_4_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \^q\(7),
      Q => \start_addr_reg_n_4_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write is
  port (
    gmem_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    gmem_BVALID : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    gmem_AWVALID : in STD_LOGIC;
    push : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    m_axi_gmem_AWVALID_0 : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    \data_p2_reg[95]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write : entity is "im2col_mat_gmem_m_axi_write";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \align_len0_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__6_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__6_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \align_len_reg_n_4_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[23]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[24]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[25]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[26]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[27]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[28]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[29]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[30]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_6 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_57\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_58\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_59\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_60\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_61\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_62\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_67\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_68\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_69\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_70\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_71\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_72\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[63]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^data_vld_reg\ : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr_buf[13]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_5_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 92 downto 64 );
  signal fifo_wreq_n_100 : STD_LOGIC;
  signal fifo_wreq_n_101 : STD_LOGIC;
  signal fifo_wreq_n_102 : STD_LOGIC;
  signal fifo_wreq_n_103 : STD_LOGIC;
  signal fifo_wreq_n_104 : STD_LOGIC;
  signal fifo_wreq_n_105 : STD_LOGIC;
  signal fifo_wreq_n_106 : STD_LOGIC;
  signal fifo_wreq_n_107 : STD_LOGIC;
  signal fifo_wreq_n_108 : STD_LOGIC;
  signal fifo_wreq_n_109 : STD_LOGIC;
  signal fifo_wreq_n_110 : STD_LOGIC;
  signal fifo_wreq_n_111 : STD_LOGIC;
  signal fifo_wreq_n_112 : STD_LOGIC;
  signal fifo_wreq_n_113 : STD_LOGIC;
  signal fifo_wreq_n_114 : STD_LOGIC;
  signal fifo_wreq_n_115 : STD_LOGIC;
  signal fifo_wreq_n_116 : STD_LOGIC;
  signal fifo_wreq_n_117 : STD_LOGIC;
  signal fifo_wreq_n_118 : STD_LOGIC;
  signal fifo_wreq_n_119 : STD_LOGIC;
  signal fifo_wreq_n_120 : STD_LOGIC;
  signal fifo_wreq_n_121 : STD_LOGIC;
  signal fifo_wreq_n_122 : STD_LOGIC;
  signal fifo_wreq_n_123 : STD_LOGIC;
  signal fifo_wreq_n_124 : STD_LOGIC;
  signal fifo_wreq_n_125 : STD_LOGIC;
  signal fifo_wreq_n_126 : STD_LOGIC;
  signal fifo_wreq_n_127 : STD_LOGIC;
  signal fifo_wreq_n_128 : STD_LOGIC;
  signal fifo_wreq_n_129 : STD_LOGIC;
  signal fifo_wreq_n_130 : STD_LOGIC;
  signal fifo_wreq_n_131 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_n_96 : STD_LOGIC;
  signal fifo_wreq_n_97 : STD_LOGIC;
  signal fifo_wreq_n_98 : STD_LOGIC;
  signal fifo_wreq_n_99 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_n_7\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_n_7\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__3_n_7\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_4 : STD_LOGIC;
  signal first_sect_carry_i_2_n_4 : STD_LOGIC;
  signal first_sect_carry_i_3_n_4 : STD_LOGIC;
  signal first_sect_carry_i_4_n_4 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_n_7\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_n_7\ : STD_LOGIC;
  signal \last_sect_carry__3_n_7\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_4 : STD_LOGIC;
  signal last_sect_carry_i_2_n_4 : STD_LOGIC;
  signal last_sect_carry_i_3_n_4 : STD_LOGIC;
  signal last_sect_carry_i_4_n_4 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^m_axi_gmem_wlast\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_30_in : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_4 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \align_len0_inferred__1/i__carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[32]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[33]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[34]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[35]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[36]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[37]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[38]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[39]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[40]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[41]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[42]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[43]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[44]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[45]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[46]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[47]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[48]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[49]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[50]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[51]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[52]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[53]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[54]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[55]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[56]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[57]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[58]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[59]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[60]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[61]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[62]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair320";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair265";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair328";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  WVALID_Dummy <= \^wvalid_dummy\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  data_vld_reg <= \^data_vld_reg\;
  full_n_reg <= \^full_n_reg\;
  m_axi_gmem_AWADDR(61 downto 0) <= \^m_axi_gmem_awaddr\(61 downto 0);
  m_axi_gmem_WLAST <= \^m_axi_gmem_wlast\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => fifo_wreq_data(66 downto 64),
      DI(0) => '0',
      O(3 downto 1) => \align_len0__0\(4 downto 2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_107,
      S(2) => fifo_wreq_n_108,
      S(1) => fifo_wreq_n_109,
      S(0) => '1'
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__0_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__0_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__0_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(70 downto 67),
      O(3 downto 0) => \align_len0__0\(8 downto 5),
      S(3) => fifo_wreq_n_103,
      S(2) => fifo_wreq_n_104,
      S(1) => fifo_wreq_n_105,
      S(0) => fifo_wreq_n_106
    );
\align_len0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__0_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__1_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__1_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__1_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(74 downto 71),
      O(3 downto 0) => \align_len0__0\(12 downto 9),
      S(3) => fifo_wreq_n_99,
      S(2) => fifo_wreq_n_100,
      S(1) => fifo_wreq_n_101,
      S(0) => fifo_wreq_n_102
    );
\align_len0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__1_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__2_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__2_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__2_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(78 downto 75),
      O(3 downto 0) => \align_len0__0\(16 downto 13),
      S(3) => fifo_wreq_n_110,
      S(2) => fifo_wreq_n_111,
      S(1) => fifo_wreq_n_112,
      S(0) => fifo_wreq_n_113
    );
\align_len0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__2_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__3_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__3_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__3_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(82 downto 79),
      O(3 downto 0) => \align_len0__0\(20 downto 17),
      S(3) => fifo_wreq_n_114,
      S(2) => fifo_wreq_n_115,
      S(1) => fifo_wreq_n_116,
      S(0) => fifo_wreq_n_117
    );
\align_len0_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__3_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__4_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__4_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__4_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(86 downto 83),
      O(3 downto 0) => \align_len0__0\(24 downto 21),
      S(3) => fifo_wreq_n_118,
      S(2) => fifo_wreq_n_119,
      S(1) => fifo_wreq_n_120,
      S(0) => fifo_wreq_n_121
    );
\align_len0_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__4_n_4\,
      CO(3) => \align_len0_inferred__1/i__carry__5_n_4\,
      CO(2) => \align_len0_inferred__1/i__carry__5_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry__5_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(90 downto 87),
      O(3 downto 0) => \align_len0__0\(28 downto 25),
      S(3) => fifo_wreq_n_122,
      S(2) => fifo_wreq_n_123,
      S(1) => fifo_wreq_n_124,
      S(0) => fifo_wreq_n_125
    );
\align_len0_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__5_n_4\,
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry__6_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_wreq_data(92 downto 91),
      O(3) => \NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \align_len0__0\(31 downto 29),
      S(3) => '0',
      S(2) => fifo_wreq_n_126,
      S(1) => fifo_wreq_n_127,
      S(0) => fifo_wreq_n_128
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(10),
      Q => \align_len_reg_n_4_[10]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(11),
      Q => \align_len_reg_n_4_[11]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(12),
      Q => \align_len_reg_n_4_[12]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(13),
      Q => \align_len_reg_n_4_[13]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(14),
      Q => \align_len_reg_n_4_[14]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(15),
      Q => \align_len_reg_n_4_[15]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(16),
      Q => \align_len_reg_n_4_[16]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(17),
      Q => \align_len_reg_n_4_[17]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(18),
      Q => \align_len_reg_n_4_[18]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(19),
      Q => \align_len_reg_n_4_[19]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(20),
      Q => \align_len_reg_n_4_[20]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(21),
      Q => \align_len_reg_n_4_[21]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(22),
      Q => \align_len_reg_n_4_[22]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(23),
      Q => \align_len_reg_n_4_[23]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(24),
      Q => \align_len_reg_n_4_[24]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(25),
      Q => \align_len_reg_n_4_[25]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(26),
      Q => \align_len_reg_n_4_[26]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(27),
      Q => \align_len_reg_n_4_[27]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(28),
      Q => \align_len_reg_n_4_[28]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(29),
      Q => \align_len_reg_n_4_[29]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(2),
      Q => \align_len_reg_n_4_[2]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(30),
      Q => \align_len_reg_n_4_[30]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_4_[31]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(3),
      Q => \align_len_reg_n_4_[3]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(4),
      Q => \align_len_reg_n_4_[4]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(5),
      Q => \align_len_reg_n_4_[5]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(6),
      Q => \align_len_reg_n_4_[6]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(7),
      Q => \align_len_reg_n_4_[7]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(8),
      Q => \align_len_reg_n_4_[8]\,
      R => fifo_wreq_n_131
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => \align_len0__0\(9),
      Q => \align_len_reg_n_4_[9]\,
      R => fifo_wreq_n_131
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[3]\,
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[4]\,
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[5]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[6]\,
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[7]\,
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[8]\,
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[9]\,
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[10]\,
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[11]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(1 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 6),
      SR(0) => \^sr\(0),
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => \^wvalid_dummy\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.WLAST_Dummy_reg_0\,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_6,
      \bus_equal_gen.len_cnt_reg[6]\(0) => buff_wdata_n_7,
      \bus_equal_gen.len_cnt_reg[6]_0\ => buff_wdata_n_8,
      \bus_equal_gen.len_cnt_reg[7]\ => \bus_equal_gen.fifo_burst_n_6\,
      \dout_buf_reg[35]_0\(35 downto 32) => tmp_strb(3 downto 0),
      \dout_buf_reg[35]_0\(31) => buff_wdata_n_13,
      \dout_buf_reg[35]_0\(30) => buff_wdata_n_14,
      \dout_buf_reg[35]_0\(29) => buff_wdata_n_15,
      \dout_buf_reg[35]_0\(28) => buff_wdata_n_16,
      \dout_buf_reg[35]_0\(27) => buff_wdata_n_17,
      \dout_buf_reg[35]_0\(26) => buff_wdata_n_18,
      \dout_buf_reg[35]_0\(25) => buff_wdata_n_19,
      \dout_buf_reg[35]_0\(24) => buff_wdata_n_20,
      \dout_buf_reg[35]_0\(23) => buff_wdata_n_21,
      \dout_buf_reg[35]_0\(22) => buff_wdata_n_22,
      \dout_buf_reg[35]_0\(21) => buff_wdata_n_23,
      \dout_buf_reg[35]_0\(20) => buff_wdata_n_24,
      \dout_buf_reg[35]_0\(19) => buff_wdata_n_25,
      \dout_buf_reg[35]_0\(18) => buff_wdata_n_26,
      \dout_buf_reg[35]_0\(17) => buff_wdata_n_27,
      \dout_buf_reg[35]_0\(16) => buff_wdata_n_28,
      \dout_buf_reg[35]_0\(15) => buff_wdata_n_29,
      \dout_buf_reg[35]_0\(14) => buff_wdata_n_30,
      \dout_buf_reg[35]_0\(13) => buff_wdata_n_31,
      \dout_buf_reg[35]_0\(12) => buff_wdata_n_32,
      \dout_buf_reg[35]_0\(11) => buff_wdata_n_33,
      \dout_buf_reg[35]_0\(10) => buff_wdata_n_34,
      \dout_buf_reg[35]_0\(9) => buff_wdata_n_35,
      \dout_buf_reg[35]_0\(8) => buff_wdata_n_36,
      \dout_buf_reg[35]_0\(7) => buff_wdata_n_37,
      \dout_buf_reg[35]_0\(6) => buff_wdata_n_38,
      \dout_buf_reg[35]_0\(5) => buff_wdata_n_39,
      \dout_buf_reg[35]_0\(4) => buff_wdata_n_40,
      \dout_buf_reg[35]_0\(3) => buff_wdata_n_41,
      \dout_buf_reg[35]_0\(2) => buff_wdata_n_42,
      \dout_buf_reg[35]_0\(1) => buff_wdata_n_43,
      \dout_buf_reg[35]_0\(0) => buff_wdata_n_44,
      gmem_WREADY => gmem_WREADY,
      m_axi_gmem_WLAST => \^m_axi_gmem_wlast\,
      p_30_in => p_30_in,
      push => push
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_8,
      Q => \^m_axi_gmem_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_6,
      Q => \^wvalid_dummy\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_gmem_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_gmem_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_gmem_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_gmem_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_gmem_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_29,
      Q => m_axi_gmem_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_28,
      Q => m_axi_gmem_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_27,
      Q => m_axi_gmem_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_26,
      Q => m_axi_gmem_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_25,
      Q => m_axi_gmem_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_24,
      Q => m_axi_gmem_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_23,
      Q => m_axi_gmem_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_22,
      Q => m_axi_gmem_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_21,
      Q => m_axi_gmem_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_20,
      Q => m_axi_gmem_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_19,
      Q => m_axi_gmem_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_18,
      Q => m_axi_gmem_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_17,
      Q => m_axi_gmem_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_16,
      Q => m_axi_gmem_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_15,
      Q => m_axi_gmem_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_gmem_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_14,
      Q => m_axi_gmem_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_13,
      Q => m_axi_gmem_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_gmem_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_gmem_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_gmem_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_gmem_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_gmem_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_gmem_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_gmem_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo
     port map (
      CO(0) => last_sect,
      D(51) => \bus_equal_gen.fifo_burst_n_10\,
      D(50) => \bus_equal_gen.fifo_burst_n_11\,
      D(49) => \bus_equal_gen.fifo_burst_n_12\,
      D(48) => \bus_equal_gen.fifo_burst_n_13\,
      D(47) => \bus_equal_gen.fifo_burst_n_14\,
      D(46) => \bus_equal_gen.fifo_burst_n_15\,
      D(45) => \bus_equal_gen.fifo_burst_n_16\,
      D(44) => \bus_equal_gen.fifo_burst_n_17\,
      D(43) => \bus_equal_gen.fifo_burst_n_18\,
      D(42) => \bus_equal_gen.fifo_burst_n_19\,
      D(41) => \bus_equal_gen.fifo_burst_n_20\,
      D(40) => \bus_equal_gen.fifo_burst_n_21\,
      D(39) => \bus_equal_gen.fifo_burst_n_22\,
      D(38) => \bus_equal_gen.fifo_burst_n_23\,
      D(37) => \bus_equal_gen.fifo_burst_n_24\,
      D(36) => \bus_equal_gen.fifo_burst_n_25\,
      D(35) => \bus_equal_gen.fifo_burst_n_26\,
      D(34) => \bus_equal_gen.fifo_burst_n_27\,
      D(33) => \bus_equal_gen.fifo_burst_n_28\,
      D(32) => \bus_equal_gen.fifo_burst_n_29\,
      D(31) => \bus_equal_gen.fifo_burst_n_30\,
      D(30) => \bus_equal_gen.fifo_burst_n_31\,
      D(29) => \bus_equal_gen.fifo_burst_n_32\,
      D(28) => \bus_equal_gen.fifo_burst_n_33\,
      D(27) => \bus_equal_gen.fifo_burst_n_34\,
      D(26) => \bus_equal_gen.fifo_burst_n_35\,
      D(25) => \bus_equal_gen.fifo_burst_n_36\,
      D(24) => \bus_equal_gen.fifo_burst_n_37\,
      D(23) => \bus_equal_gen.fifo_burst_n_38\,
      D(22) => \bus_equal_gen.fifo_burst_n_39\,
      D(21) => \bus_equal_gen.fifo_burst_n_40\,
      D(20) => \bus_equal_gen.fifo_burst_n_41\,
      D(19) => \bus_equal_gen.fifo_burst_n_42\,
      D(18) => \bus_equal_gen.fifo_burst_n_43\,
      D(17) => \bus_equal_gen.fifo_burst_n_44\,
      D(16) => \bus_equal_gen.fifo_burst_n_45\,
      D(15) => \bus_equal_gen.fifo_burst_n_46\,
      D(14) => \bus_equal_gen.fifo_burst_n_47\,
      D(13) => \bus_equal_gen.fifo_burst_n_48\,
      D(12) => \bus_equal_gen.fifo_burst_n_49\,
      D(11) => \bus_equal_gen.fifo_burst_n_50\,
      D(10) => \bus_equal_gen.fifo_burst_n_51\,
      D(9) => \bus_equal_gen.fifo_burst_n_52\,
      D(8) => \bus_equal_gen.fifo_burst_n_53\,
      D(7) => \bus_equal_gen.fifo_burst_n_54\,
      D(6) => \bus_equal_gen.fifo_burst_n_55\,
      D(5) => \bus_equal_gen.fifo_burst_n_56\,
      D(4) => \bus_equal_gen.fifo_burst_n_57\,
      D(3) => \bus_equal_gen.fifo_burst_n_58\,
      D(2) => \bus_equal_gen.fifo_burst_n_59\,
      D(1) => \bus_equal_gen.fifo_burst_n_60\,
      D(0) => \bus_equal_gen.fifo_burst_n_61\,
      E(0) => \bus_equal_gen.fifo_burst_n_7\,
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_equal_gen.fifo_burst_n_69\,
      ap_rst_n_1(0) => \bus_equal_gen.fifo_burst_n_72\,
      burst_valid => burst_valid,
      \bus_equal_gen.len_cnt_reg[4]\ => \bus_equal_gen.fifo_burst_n_6\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(9) => \sect_len_buf_reg_n_4_[9]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(8) => \sect_len_buf_reg_n_4_[8]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(7) => \sect_len_buf_reg_n_4_[7]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(6) => \sect_len_buf_reg_n_4_[6]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(5) => \sect_len_buf_reg_n_4_[5]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(4) => \sect_len_buf_reg_n_4_[4]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(3) => \sect_len_buf_reg_n_4_[3]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(2) => \sect_len_buf_reg_n_4_[2]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(1) => \sect_len_buf_reg_n_4_[1]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(0) => \sect_len_buf_reg_n_4_[0]\,
      \could_multi_bursts.awlen_buf[3]_i_2_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.last_sect_buf_reg\ => \bus_equal_gen.fifo_burst_n_68\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_4\,
      empty_n_reg_0(0) => p_30_in,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      last_sect_buf => last_sect_buf,
      next_wreq => next_wreq,
      push => push_0,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_cnt_reg[51]\(51) => \start_addr_reg_n_4_[63]\,
      \sect_cnt_reg[51]\(50) => \start_addr_reg_n_4_[62]\,
      \sect_cnt_reg[51]\(49) => \start_addr_reg_n_4_[61]\,
      \sect_cnt_reg[51]\(48) => \start_addr_reg_n_4_[60]\,
      \sect_cnt_reg[51]\(47) => \start_addr_reg_n_4_[59]\,
      \sect_cnt_reg[51]\(46) => \start_addr_reg_n_4_[58]\,
      \sect_cnt_reg[51]\(45) => \start_addr_reg_n_4_[57]\,
      \sect_cnt_reg[51]\(44) => \start_addr_reg_n_4_[56]\,
      \sect_cnt_reg[51]\(43) => \start_addr_reg_n_4_[55]\,
      \sect_cnt_reg[51]\(42) => \start_addr_reg_n_4_[54]\,
      \sect_cnt_reg[51]\(41) => \start_addr_reg_n_4_[53]\,
      \sect_cnt_reg[51]\(40) => \start_addr_reg_n_4_[52]\,
      \sect_cnt_reg[51]\(39) => \start_addr_reg_n_4_[51]\,
      \sect_cnt_reg[51]\(38) => \start_addr_reg_n_4_[50]\,
      \sect_cnt_reg[51]\(37) => \start_addr_reg_n_4_[49]\,
      \sect_cnt_reg[51]\(36) => \start_addr_reg_n_4_[48]\,
      \sect_cnt_reg[51]\(35) => \start_addr_reg_n_4_[47]\,
      \sect_cnt_reg[51]\(34) => \start_addr_reg_n_4_[46]\,
      \sect_cnt_reg[51]\(33) => \start_addr_reg_n_4_[45]\,
      \sect_cnt_reg[51]\(32) => \start_addr_reg_n_4_[44]\,
      \sect_cnt_reg[51]\(31) => \start_addr_reg_n_4_[43]\,
      \sect_cnt_reg[51]\(30) => \start_addr_reg_n_4_[42]\,
      \sect_cnt_reg[51]\(29) => \start_addr_reg_n_4_[41]\,
      \sect_cnt_reg[51]\(28) => \start_addr_reg_n_4_[40]\,
      \sect_cnt_reg[51]\(27) => \start_addr_reg_n_4_[39]\,
      \sect_cnt_reg[51]\(26) => \start_addr_reg_n_4_[38]\,
      \sect_cnt_reg[51]\(25) => \start_addr_reg_n_4_[37]\,
      \sect_cnt_reg[51]\(24) => \start_addr_reg_n_4_[36]\,
      \sect_cnt_reg[51]\(23) => \start_addr_reg_n_4_[35]\,
      \sect_cnt_reg[51]\(22) => \start_addr_reg_n_4_[34]\,
      \sect_cnt_reg[51]\(21) => \start_addr_reg_n_4_[33]\,
      \sect_cnt_reg[51]\(20) => \start_addr_reg_n_4_[32]\,
      \sect_cnt_reg[51]\(19) => \start_addr_reg_n_4_[31]\,
      \sect_cnt_reg[51]\(18) => \start_addr_reg_n_4_[30]\,
      \sect_cnt_reg[51]\(17) => \start_addr_reg_n_4_[29]\,
      \sect_cnt_reg[51]\(16) => \start_addr_reg_n_4_[28]\,
      \sect_cnt_reg[51]\(15) => \start_addr_reg_n_4_[27]\,
      \sect_cnt_reg[51]\(14) => \start_addr_reg_n_4_[26]\,
      \sect_cnt_reg[51]\(13) => \start_addr_reg_n_4_[25]\,
      \sect_cnt_reg[51]\(12) => \start_addr_reg_n_4_[24]\,
      \sect_cnt_reg[51]\(11) => \start_addr_reg_n_4_[23]\,
      \sect_cnt_reg[51]\(10) => \start_addr_reg_n_4_[22]\,
      \sect_cnt_reg[51]\(9) => \start_addr_reg_n_4_[21]\,
      \sect_cnt_reg[51]\(8) => \start_addr_reg_n_4_[20]\,
      \sect_cnt_reg[51]\(7) => \start_addr_reg_n_4_[19]\,
      \sect_cnt_reg[51]\(6) => \start_addr_reg_n_4_[18]\,
      \sect_cnt_reg[51]\(5) => \start_addr_reg_n_4_[17]\,
      \sect_cnt_reg[51]\(4) => \start_addr_reg_n_4_[16]\,
      \sect_cnt_reg[51]\(3) => \start_addr_reg_n_4_[15]\,
      \sect_cnt_reg[51]\(2) => \start_addr_reg_n_4_[14]\,
      \sect_cnt_reg[51]\(1) => \start_addr_reg_n_4_[13]\,
      \sect_cnt_reg[51]\(0) => \start_addr_reg_n_4_[12]\,
      \sect_len_buf_reg[3]\ => \could_multi_bursts.loop_cnt_reg[5]_0\,
      \sect_len_buf_reg[3]_0\ => \^awvalid_dummy\,
      \sect_len_buf_reg[3]_1\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_62\,
      wreq_handling_reg => \bus_equal_gen.fifo_burst_n_67\,
      wreq_handling_reg_0(0) => \bus_equal_gen.fifo_burst_n_70\,
      wreq_handling_reg_1(0) => \bus_equal_gen.fifo_burst_n_71\,
      wreq_handling_reg_2 => wreq_handling_reg_n_4,
      wreq_handling_reg_3 => fifo_wreq_valid_buf_reg_n_4
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(2),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(3),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(4),
      I1 => \bus_equal_gen.len_cnt_reg\(2),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(0),
      I4 => \bus_equal_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(3),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(1),
      I4 => \bus_equal_gen.len_cnt_reg\(2),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_4\,
      O => \p_0_in__0\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_4\,
      I2 => \bus_equal_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(3),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(1),
      I4 => \bus_equal_gen.len_cnt_reg\(2),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_4\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(0),
      Q => \bus_equal_gen.len_cnt_reg\(0),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(1),
      Q => \bus_equal_gen.len_cnt_reg\(1),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(2),
      Q => \bus_equal_gen.len_cnt_reg\(2),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(3),
      Q => \bus_equal_gen.len_cnt_reg\(3),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(4),
      Q => \bus_equal_gen.len_cnt_reg\(4),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(5),
      Q => \bus_equal_gen.len_cnt_reg\(5),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(6),
      Q => \bus_equal_gen.len_cnt_reg\(6),
      R => buff_wdata_n_7
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(7),
      Q => \bus_equal_gen.len_cnt_reg\(7),
      R => buff_wdata_n_7
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_7,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[32]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(32),
      O => awaddr_tmp(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[33]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(33),
      O => awaddr_tmp(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[34]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(34),
      O => awaddr_tmp(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[35]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(35),
      O => awaddr_tmp(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[36]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(36),
      O => awaddr_tmp(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[37]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(37),
      O => awaddr_tmp(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[38]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(38),
      O => awaddr_tmp(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[39]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(39),
      O => awaddr_tmp(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[40]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(40),
      O => awaddr_tmp(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[41]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(41),
      O => awaddr_tmp(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[42]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(42),
      O => awaddr_tmp(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[43]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(43),
      O => awaddr_tmp(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[44]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(44),
      O => awaddr_tmp(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[45]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(45),
      O => awaddr_tmp(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[46]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(46),
      O => awaddr_tmp(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[47]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(47),
      O => awaddr_tmp(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[48]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(48),
      O => awaddr_tmp(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[49]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(49),
      O => awaddr_tmp(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[50]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(50),
      O => awaddr_tmp(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[51]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(51),
      O => awaddr_tmp(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[52]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(52),
      O => awaddr_tmp(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[53]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(53),
      O => awaddr_tmp(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[54]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(54),
      O => awaddr_tmp(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[55]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(55),
      O => awaddr_tmp(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[56]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(56),
      O => awaddr_tmp(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[57]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(57),
      O => awaddr_tmp(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[58]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(58),
      O => awaddr_tmp(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[59]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(59),
      O => awaddr_tmp(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[60]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(60),
      O => awaddr_tmp(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[61]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(61),
      O => awaddr_tmp(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[62]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(62),
      O => awaddr_tmp(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[63]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(63),
      O => awaddr_tmp(63)
    );
\could_multi_bursts.awaddr_buf[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_4\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(32),
      Q => \^m_axi_gmem_awaddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(30 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(33),
      Q => \^m_axi_gmem_awaddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(34),
      Q => \^m_axi_gmem_awaddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(35),
      Q => \^m_axi_gmem_awaddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(36),
      Q => \^m_axi_gmem_awaddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(34 downto 31)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(37),
      Q => \^m_axi_gmem_awaddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(38),
      Q => \^m_axi_gmem_awaddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(39),
      Q => \^m_axi_gmem_awaddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(40),
      Q => \^m_axi_gmem_awaddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(38 downto 35)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(41),
      Q => \^m_axi_gmem_awaddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(42),
      Q => \^m_axi_gmem_awaddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(43),
      Q => \^m_axi_gmem_awaddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(44),
      Q => \^m_axi_gmem_awaddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(42 downto 39)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(45),
      Q => \^m_axi_gmem_awaddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(46),
      Q => \^m_axi_gmem_awaddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(47),
      Q => \^m_axi_gmem_awaddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(48),
      Q => \^m_axi_gmem_awaddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(46 downto 43)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(49),
      Q => \^m_axi_gmem_awaddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(50),
      Q => \^m_axi_gmem_awaddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(51),
      Q => \^m_axi_gmem_awaddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(52),
      Q => \^m_axi_gmem_awaddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(50 downto 47)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(53),
      Q => \^m_axi_gmem_awaddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(54),
      Q => \^m_axi_gmem_awaddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(55),
      Q => \^m_axi_gmem_awaddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(56),
      Q => \^m_axi_gmem_awaddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(54 downto 51)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(57),
      Q => \^m_axi_gmem_awaddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(58),
      Q => \^m_axi_gmem_awaddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(59),
      Q => \^m_axi_gmem_awaddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(60),
      Q => \^m_axi_gmem_awaddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(58 downto 55)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(61),
      Q => \^m_axi_gmem_awaddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(62),
      Q => \^m_axi_gmem_awaddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(63),
      Q => \^m_axi_gmem_awaddr\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_awaddr\(61 downto 59)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_68\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_4\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_equal_gen.fifo_burst_n_69\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_11,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => \^sr\(0)
    );
\end_addr_buf[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[13]\,
      O => \end_addr_buf[13]_i_2_n_4\
    );
\end_addr_buf[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[12]\,
      O => \end_addr_buf[13]_i_3_n_4\
    );
\end_addr_buf[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[11]\,
      O => \end_addr_buf[13]_i_4_n_4\
    );
\end_addr_buf[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[10]\,
      O => \end_addr_buf[13]_i_5_n_4\
    );
\end_addr_buf[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[17]\,
      O => \end_addr_buf[17]_i_2_n_4\
    );
\end_addr_buf[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[16]\,
      O => \end_addr_buf[17]_i_3_n_4\
    );
\end_addr_buf[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[15]\,
      O => \end_addr_buf[17]_i_4_n_4\
    );
\end_addr_buf[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[14]\,
      O => \end_addr_buf[17]_i_5_n_4\
    );
\end_addr_buf[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[21]\,
      O => \end_addr_buf[21]_i_2_n_4\
    );
\end_addr_buf[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[20]\,
      O => \end_addr_buf[21]_i_3_n_4\
    );
\end_addr_buf[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[19]\,
      O => \end_addr_buf[21]_i_4_n_4\
    );
\end_addr_buf[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[18]\,
      O => \end_addr_buf[21]_i_5_n_4\
    );
\end_addr_buf[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[25]\,
      O => \end_addr_buf[25]_i_2_n_4\
    );
\end_addr_buf[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[24]\,
      O => \end_addr_buf[25]_i_3_n_4\
    );
\end_addr_buf[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[23]\,
      O => \end_addr_buf[25]_i_4_n_4\
    );
\end_addr_buf[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[22]\,
      O => \end_addr_buf[25]_i_5_n_4\
    );
\end_addr_buf[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[29]\,
      O => \end_addr_buf[29]_i_2_n_4\
    );
\end_addr_buf[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[28]\,
      O => \end_addr_buf[29]_i_3_n_4\
    );
\end_addr_buf[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[27]\,
      O => \end_addr_buf[29]_i_4_n_4\
    );
\end_addr_buf[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[26]\,
      O => \end_addr_buf[29]_i_5_n_4\
    );
\end_addr_buf[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[31]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_buf[33]_i_2_n_4\
    );
\end_addr_buf[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[30]\,
      O => \end_addr_buf[33]_i_3_n_4\
    );
\end_addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[5]\,
      O => \end_addr_buf[5]_i_2_n_4\
    );
\end_addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[4]\,
      O => \end_addr_buf[5]_i_3_n_4\
    );
\end_addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[3]\,
      O => \end_addr_buf[5]_i_4_n_4\
    );
\end_addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[5]_i_5_n_4\
    );
\end_addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[9]\,
      O => \end_addr_buf[9]_i_2_n_4\
    );
\end_addr_buf[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[8]\,
      O => \end_addr_buf[9]_i_3_n_4\
    );
\end_addr_buf[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[7]\,
      O => \end_addr_buf[9]_i_4_n_4\
    );
\end_addr_buf[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[6]\,
      O => \end_addr_buf[9]_i_5_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[9]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[13]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[13]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[13]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[13]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_buf[13]_i_2_n_4\,
      S(2) => \end_addr_buf[13]_i_3_n_4\,
      S(1) => \end_addr_buf[13]_i_4_n_4\,
      S(0) => \end_addr_buf[13]_i_5_n_4\
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[13]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[17]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[17]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[17]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[17]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_buf[17]_i_2_n_4\,
      S(2) => \end_addr_buf[17]_i_3_n_4\,
      S(1) => \end_addr_buf[17]_i_4_n_4\,
      S(0) => \end_addr_buf[17]_i_5_n_4\
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[17]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[21]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[21]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[21]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[21]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_buf[21]_i_2_n_4\,
      S(2) => \end_addr_buf[21]_i_3_n_4\,
      S(1) => \end_addr_buf[21]_i_4_n_4\,
      S(0) => \end_addr_buf[21]_i_5_n_4\
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[21]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[25]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[25]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[25]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[25]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_buf[25]_i_2_n_4\,
      S(2) => \end_addr_buf[25]_i_3_n_4\,
      S(1) => \end_addr_buf[25]_i_4_n_4\,
      S(0) => \end_addr_buf[25]_i_5_n_4\
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[25]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[29]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[29]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[29]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[29]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_buf[29]_i_2_n_4\,
      S(2) => \end_addr_buf[29]_i_3_n_4\,
      S(1) => \end_addr_buf[29]_i_4_n_4\,
      S(0) => \end_addr_buf[29]_i_5_n_4\
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[29]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[33]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[33]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[33]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[33]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_4_[31]\,
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 0) => end_addr(33 downto 30),
      S(3) => \start_addr_reg_n_4_[33]\,
      S(2) => \start_addr_reg_n_4_[32]\,
      S(1) => \end_addr_buf[33]_i_2_n_4\,
      S(0) => \end_addr_buf[33]_i_3_n_4\
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[33]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[37]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[37]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[37]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[37]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(37 downto 34),
      S(3) => \start_addr_reg_n_4_[37]\,
      S(2) => \start_addr_reg_n_4_[36]\,
      S(1) => \start_addr_reg_n_4_[35]\,
      S(0) => \start_addr_reg_n_4_[34]\
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[37]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[41]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[41]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[41]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[41]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(41 downto 38),
      S(3) => \start_addr_reg_n_4_[41]\,
      S(2) => \start_addr_reg_n_4_[40]\,
      S(1) => \start_addr_reg_n_4_[39]\,
      S(0) => \start_addr_reg_n_4_[38]\
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[41]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[45]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[45]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[45]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[45]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(45 downto 42),
      S(3) => \start_addr_reg_n_4_[45]\,
      S(2) => \start_addr_reg_n_4_[44]\,
      S(1) => \start_addr_reg_n_4_[43]\,
      S(0) => \start_addr_reg_n_4_[42]\
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[45]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[49]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[49]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[49]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[49]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(49 downto 46),
      S(3) => \start_addr_reg_n_4_[49]\,
      S(2) => \start_addr_reg_n_4_[48]\,
      S(1) => \start_addr_reg_n_4_[47]\,
      S(0) => \start_addr_reg_n_4_[46]\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[49]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[53]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[53]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[53]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[53]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(53 downto 50),
      S(3) => \start_addr_reg_n_4_[53]\,
      S(2) => \start_addr_reg_n_4_[52]\,
      S(1) => \start_addr_reg_n_4_[51]\,
      S(0) => \start_addr_reg_n_4_[50]\
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[53]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[57]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[57]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[57]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[57]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(57 downto 54),
      S(3) => \start_addr_reg_n_4_[57]\,
      S(2) => \start_addr_reg_n_4_[56]\,
      S(1) => \start_addr_reg_n_4_[55]\,
      S(0) => \start_addr_reg_n_4_[54]\
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[5]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[5]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[5]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3 downto 0) => end_addr(5 downto 2),
      S(3) => \end_addr_buf[5]_i_2_n_4\,
      S(2) => \end_addr_buf[5]_i_3_n_4\,
      S(1) => \end_addr_buf[5]_i_4_n_4\,
      S(0) => \end_addr_buf[5]_i_5_n_4\
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[57]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[61]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[61]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[61]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(61 downto 58),
      S(3) => \start_addr_reg_n_4_[61]\,
      S(2) => \start_addr_reg_n_4_[60]\,
      S(1) => \start_addr_reg_n_4_[59]\,
      S(0) => \start_addr_reg_n_4_[58]\
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[61]_i_1_n_4\,
      CO(3 downto 1) => \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_buf_reg[63]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(63 downto 62),
      S(3 downto 2) => B"00",
      S(1) => \start_addr_reg_n_4_[63]\,
      S(0) => \start_addr_reg_n_4_[62]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[5]_i_1_n_4\,
      CO(3) => \end_addr_buf_reg[9]_i_1_n_4\,
      CO(2) => \end_addr_buf_reg[9]_i_1_n_5\,
      CO(1) => \end_addr_buf_reg[9]_i_1_n_6\,
      CO(0) => \end_addr_buf_reg[9]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_buf[9]_i_2_n_4\,
      S(2) => \end_addr_buf[9]_i_3_n_4\,
      S(1) => \end_addr_buf[9]_i_4_n_4\,
      S(0) => \end_addr_buf[9]_i_5_n_4\
    );
fifo_resp: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.loop_cnt_reg[5]\ => \could_multi_bursts.loop_cnt_reg[5]_0\,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => \^awvalid_dummy\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_11,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_equal_gen.fifo_burst_n_62\,
      \could_multi_bursts.sect_handling_reg_2\ => wreq_handling_reg_n_4,
      data_vld_reg_0 => fifo_resp_n_5,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^data_vld_reg\,
      \in\(0) => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_resp_n_7,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg\,
      pop0 => pop0,
      push => push_1,
      push_0 => push_0,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_4\
    );
fifo_resp_to_user: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      data_vld_reg_0 => \^data_vld_reg\,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => \^full_n_reg\,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => fifo_resp_n_5,
      gmem_BVALID => gmem_BVALID,
      pop0 => pop0,
      push => push_1
    );
fifo_wreq: entity work.\design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => \bus_equal_gen.fifo_burst_n_71\,
      Q(0) => rs2f_wreq_valid,
      S(3) => fifo_wreq_n_99,
      S(2) => fifo_wreq_n_100,
      S(1) => fifo_wreq_n_101,
      S(0) => fifo_wreq_n_102,
      SR(0) => \^sr\(0),
      \align_len_reg[31]\ => wreq_handling_reg_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0 => fifo_wreq_n_7,
      \end_addr_buf_reg[63]\(1) => fifo_wreq_n_129,
      \end_addr_buf_reg[63]\(0) => fifo_wreq_n_130,
      fifo_wreq_valid => fifo_wreq_valid,
      last_sect_buf => last_sect_buf,
      \last_sect_carry__3\(3 downto 0) => p_0_in0_in(51 downto 48),
      \last_sect_carry__3_0\(3) => \sect_cnt_reg_n_4_[51]\,
      \last_sect_carry__3_0\(2) => \sect_cnt_reg_n_4_[50]\,
      \last_sect_carry__3_0\(1) => \sect_cnt_reg_n_4_[49]\,
      \last_sect_carry__3_0\(0) => \sect_cnt_reg_n_4_[48]\,
      \q_reg[66]_0\(2) => fifo_wreq_n_107,
      \q_reg[66]_0\(1) => fifo_wreq_n_108,
      \q_reg[66]_0\(0) => fifo_wreq_n_109,
      \q_reg[70]_0\(3) => fifo_wreq_n_103,
      \q_reg[70]_0\(2) => fifo_wreq_n_104,
      \q_reg[70]_0\(1) => fifo_wreq_n_105,
      \q_reg[70]_0\(0) => fifo_wreq_n_106,
      \q_reg[78]_0\(3) => fifo_wreq_n_110,
      \q_reg[78]_0\(2) => fifo_wreq_n_111,
      \q_reg[78]_0\(1) => fifo_wreq_n_112,
      \q_reg[78]_0\(0) => fifo_wreq_n_113,
      \q_reg[82]_0\(3) => fifo_wreq_n_114,
      \q_reg[82]_0\(2) => fifo_wreq_n_115,
      \q_reg[82]_0\(1) => fifo_wreq_n_116,
      \q_reg[82]_0\(0) => fifo_wreq_n_117,
      \q_reg[86]_0\(3) => fifo_wreq_n_118,
      \q_reg[86]_0\(2) => fifo_wreq_n_119,
      \q_reg[86]_0\(1) => fifo_wreq_n_120,
      \q_reg[86]_0\(0) => fifo_wreq_n_121,
      \q_reg[90]_0\(3) => fifo_wreq_n_122,
      \q_reg[90]_0\(2) => fifo_wreq_n_123,
      \q_reg[90]_0\(1) => fifo_wreq_n_124,
      \q_reg[90]_0\(0) => fifo_wreq_n_125,
      \q_reg[92]_0\(90 downto 62) => fifo_wreq_data(92 downto 64),
      \q_reg[92]_0\(61) => fifo_wreq_n_37,
      \q_reg[92]_0\(60) => fifo_wreq_n_38,
      \q_reg[92]_0\(59) => fifo_wreq_n_39,
      \q_reg[92]_0\(58) => fifo_wreq_n_40,
      \q_reg[92]_0\(57) => fifo_wreq_n_41,
      \q_reg[92]_0\(56) => fifo_wreq_n_42,
      \q_reg[92]_0\(55) => fifo_wreq_n_43,
      \q_reg[92]_0\(54) => fifo_wreq_n_44,
      \q_reg[92]_0\(53) => fifo_wreq_n_45,
      \q_reg[92]_0\(52) => fifo_wreq_n_46,
      \q_reg[92]_0\(51) => fifo_wreq_n_47,
      \q_reg[92]_0\(50) => fifo_wreq_n_48,
      \q_reg[92]_0\(49) => fifo_wreq_n_49,
      \q_reg[92]_0\(48) => fifo_wreq_n_50,
      \q_reg[92]_0\(47) => fifo_wreq_n_51,
      \q_reg[92]_0\(46) => fifo_wreq_n_52,
      \q_reg[92]_0\(45) => fifo_wreq_n_53,
      \q_reg[92]_0\(44) => fifo_wreq_n_54,
      \q_reg[92]_0\(43) => fifo_wreq_n_55,
      \q_reg[92]_0\(42) => fifo_wreq_n_56,
      \q_reg[92]_0\(41) => fifo_wreq_n_57,
      \q_reg[92]_0\(40) => fifo_wreq_n_58,
      \q_reg[92]_0\(39) => fifo_wreq_n_59,
      \q_reg[92]_0\(38) => fifo_wreq_n_60,
      \q_reg[92]_0\(37) => fifo_wreq_n_61,
      \q_reg[92]_0\(36) => fifo_wreq_n_62,
      \q_reg[92]_0\(35) => fifo_wreq_n_63,
      \q_reg[92]_0\(34) => fifo_wreq_n_64,
      \q_reg[92]_0\(33) => fifo_wreq_n_65,
      \q_reg[92]_0\(32) => fifo_wreq_n_66,
      \q_reg[92]_0\(31) => fifo_wreq_n_67,
      \q_reg[92]_0\(30) => fifo_wreq_n_68,
      \q_reg[92]_0\(29) => fifo_wreq_n_69,
      \q_reg[92]_0\(28) => fifo_wreq_n_70,
      \q_reg[92]_0\(27) => fifo_wreq_n_71,
      \q_reg[92]_0\(26) => fifo_wreq_n_72,
      \q_reg[92]_0\(25) => fifo_wreq_n_73,
      \q_reg[92]_0\(24) => fifo_wreq_n_74,
      \q_reg[92]_0\(23) => fifo_wreq_n_75,
      \q_reg[92]_0\(22) => fifo_wreq_n_76,
      \q_reg[92]_0\(21) => fifo_wreq_n_77,
      \q_reg[92]_0\(20) => fifo_wreq_n_78,
      \q_reg[92]_0\(19) => fifo_wreq_n_79,
      \q_reg[92]_0\(18) => fifo_wreq_n_80,
      \q_reg[92]_0\(17) => fifo_wreq_n_81,
      \q_reg[92]_0\(16) => fifo_wreq_n_82,
      \q_reg[92]_0\(15) => fifo_wreq_n_83,
      \q_reg[92]_0\(14) => fifo_wreq_n_84,
      \q_reg[92]_0\(13) => fifo_wreq_n_85,
      \q_reg[92]_0\(12) => fifo_wreq_n_86,
      \q_reg[92]_0\(11) => fifo_wreq_n_87,
      \q_reg[92]_0\(10) => fifo_wreq_n_88,
      \q_reg[92]_0\(9) => fifo_wreq_n_89,
      \q_reg[92]_0\(8) => fifo_wreq_n_90,
      \q_reg[92]_0\(7) => fifo_wreq_n_91,
      \q_reg[92]_0\(6) => fifo_wreq_n_92,
      \q_reg[92]_0\(5) => fifo_wreq_n_93,
      \q_reg[92]_0\(4) => fifo_wreq_n_94,
      \q_reg[92]_0\(3) => fifo_wreq_n_95,
      \q_reg[92]_0\(2) => fifo_wreq_n_96,
      \q_reg[92]_0\(1) => fifo_wreq_n_97,
      \q_reg[92]_0\(0) => fifo_wreq_n_98,
      \q_reg[93]_0\(2) => fifo_wreq_n_126,
      \q_reg[93]_0\(1) => fifo_wreq_n_127,
      \q_reg[93]_0\(0) => fifo_wreq_n_128,
      \q_reg[94]_0\(64) => rs2f_wreq_data(95),
      \q_reg[94]_0\(63 downto 62) => rs2f_wreq_data(65 downto 64),
      \q_reg[94]_0\(61 downto 0) => rs2f_wreq_data(61 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      wreq_handling_reg(0) => fifo_wreq_n_131
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_4,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_4,
      S(2) => first_sect_carry_i_2_n_4,
      S(1) => first_sect_carry_i_3_n_4,
      S(0) => first_sect_carry_i_4_n_4
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \first_sect_carry__0_n_4\,
      CO(2) => \first_sect_carry__0_n_5\,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_4\,
      S(2) => \first_sect_carry__0_i_2_n_4\,
      S(1) => \first_sect_carry__0_i_3_n_4\,
      S(0) => \first_sect_carry__0_i_4_n_4\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => \sect_cnt_reg_n_4_[23]\,
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in_0(21),
      I4 => \sect_cnt_reg_n_4_[22]\,
      I5 => p_0_in_0(22),
      O => \first_sect_carry__0_i_1_n_4\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => \sect_cnt_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in_0(18),
      I4 => \sect_cnt_reg_n_4_[19]\,
      I5 => p_0_in_0(19),
      O => \first_sect_carry__0_i_2_n_4\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[16]\,
      I3 => p_0_in_0(16),
      I4 => \sect_cnt_reg_n_4_[15]\,
      I5 => p_0_in_0(15),
      O => \first_sect_carry__0_i_3_n_4\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[12]\,
      I1 => p_0_in_0(12),
      I2 => \sect_cnt_reg_n_4_[13]\,
      I3 => p_0_in_0(13),
      I4 => p_0_in_0(14),
      I5 => \sect_cnt_reg_n_4_[14]\,
      O => \first_sect_carry__0_i_4_n_4\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_4\,
      CO(3) => \first_sect_carry__1_n_4\,
      CO(2) => \first_sect_carry__1_n_5\,
      CO(1) => \first_sect_carry__1_n_6\,
      CO(0) => \first_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_4\,
      S(2) => \first_sect_carry__1_i_2_n_4\,
      S(1) => \first_sect_carry__1_i_3_n_4\,
      S(0) => \first_sect_carry__1_i_4_n_4\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => \sect_cnt_reg_n_4_[35]\,
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in_0(33),
      I4 => \sect_cnt_reg_n_4_[34]\,
      I5 => p_0_in_0(34),
      O => \first_sect_carry__1_i_1_n_4\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => \sect_cnt_reg_n_4_[32]\,
      I2 => \sect_cnt_reg_n_4_[30]\,
      I3 => p_0_in_0(30),
      I4 => \sect_cnt_reg_n_4_[31]\,
      I5 => p_0_in_0(31),
      O => \first_sect_carry__1_i_2_n_4\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[27]\,
      I1 => p_0_in_0(27),
      I2 => \sect_cnt_reg_n_4_[28]\,
      I3 => p_0_in_0(28),
      I4 => p_0_in_0(29),
      I5 => \sect_cnt_reg_n_4_[29]\,
      O => \first_sect_carry__1_i_3_n_4\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => \sect_cnt_reg_n_4_[26]\,
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in_0(24),
      I4 => \sect_cnt_reg_n_4_[25]\,
      I5 => p_0_in_0(25),
      O => \first_sect_carry__1_i_4_n_4\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_4\,
      CO(3) => \first_sect_carry__2_n_4\,
      CO(2) => \first_sect_carry__2_n_5\,
      CO(1) => \first_sect_carry__2_n_6\,
      CO(0) => \first_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_4\,
      S(2) => \first_sect_carry__2_i_2_n_4\,
      S(1) => \first_sect_carry__2_i_3_n_4\,
      S(0) => \first_sect_carry__2_i_4_n_4\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[45]\,
      I1 => p_0_in_0(45),
      I2 => \sect_cnt_reg_n_4_[46]\,
      I3 => p_0_in_0(46),
      I4 => p_0_in_0(47),
      I5 => \sect_cnt_reg_n_4_[47]\,
      O => \first_sect_carry__2_i_1_n_4\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[44]\,
      I1 => p_0_in_0(44),
      I2 => \sect_cnt_reg_n_4_[42]\,
      I3 => p_0_in_0(42),
      I4 => p_0_in_0(43),
      I5 => \sect_cnt_reg_n_4_[43]\,
      O => \first_sect_carry__2_i_2_n_4\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[41]\,
      I1 => p_0_in_0(41),
      I2 => \sect_cnt_reg_n_4_[39]\,
      I3 => p_0_in_0(39),
      I4 => p_0_in_0(40),
      I5 => \sect_cnt_reg_n_4_[40]\,
      O => \first_sect_carry__2_i_3_n_4\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[38]\,
      I1 => p_0_in_0(38),
      I2 => \sect_cnt_reg_n_4_[36]\,
      I3 => p_0_in_0(36),
      I4 => p_0_in_0(37),
      I5 => \sect_cnt_reg_n_4_[37]\,
      O => \first_sect_carry__2_i_4_n_4\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_4\,
      S(0) => \first_sect_carry__3_i_2_n_4\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_4_[51]\,
      O => \first_sect_carry__3_i_1_n_4\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => \sect_cnt_reg_n_4_[50]\,
      I2 => \sect_cnt_reg_n_4_[49]\,
      I3 => p_0_in_0(49),
      I4 => \sect_cnt_reg_n_4_[48]\,
      I5 => p_0_in_0(48),
      O => \first_sect_carry__3_i_2_n_4\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[11]\,
      I1 => p_0_in_0(11),
      I2 => \sect_cnt_reg_n_4_[9]\,
      I3 => p_0_in_0(9),
      I4 => p_0_in_0(10),
      I5 => \sect_cnt_reg_n_4_[10]\,
      O => first_sect_carry_i_1_n_4
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => p_0_in_0(8),
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => first_sect_carry_i_2_n_4
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[5]\,
      I1 => p_0_in_0(5),
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(4),
      I5 => \sect_cnt_reg_n_4_[4]\,
      O => first_sect_carry_i_3_n_4
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => p_0_in_0(1),
      O => first_sect_carry_i_4_n_4
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_7,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_4,
      S(2) => last_sect_carry_i_2_n_4,
      S(1) => last_sect_carry_i_3_n_4,
      S(0) => last_sect_carry_i_4_n_4
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \last_sect_carry__0_n_4\,
      CO(2) => \last_sect_carry__0_n_5\,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_4\,
      S(2) => \last_sect_carry__0_i_2_n_4\,
      S(1) => \last_sect_carry__0_i_3_n_4\,
      S(0) => \last_sect_carry__0_i_4_n_4\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \sect_cnt_reg_n_4_[23]\,
      I2 => \sect_cnt_reg_n_4_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_4_[22]\,
      I5 => p_0_in0_in(22),
      O => \last_sect_carry__0_i_1_n_4\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \sect_cnt_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_4_[19]\,
      I5 => p_0_in0_in(19),
      O => \last_sect_carry__0_i_2_n_4\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => p_0_in0_in(15),
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => p_0_in0_in(16),
      O => \last_sect_carry__0_i_3_n_4\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[14]\,
      I1 => p_0_in0_in(14),
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => p_0_in0_in(12),
      I4 => p_0_in0_in(13),
      I5 => \sect_cnt_reg_n_4_[13]\,
      O => \last_sect_carry__0_i_4_n_4\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_4\,
      CO(3) => \last_sect_carry__1_n_4\,
      CO(2) => \last_sect_carry__1_n_5\,
      CO(1) => \last_sect_carry__1_n_6\,
      CO(0) => \last_sect_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_4\,
      S(2) => \last_sect_carry__1_i_2_n_4\,
      S(1) => \last_sect_carry__1_i_3_n_4\,
      S(0) => \last_sect_carry__1_i_4_n_4\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(35),
      I1 => \sect_cnt_reg_n_4_[35]\,
      I2 => \sect_cnt_reg_n_4_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_4_[34]\,
      I5 => p_0_in0_in(34),
      O => \last_sect_carry__1_i_1_n_4\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(32),
      I1 => \sect_cnt_reg_n_4_[32]\,
      I2 => \sect_cnt_reg_n_4_[31]\,
      I3 => p_0_in0_in(31),
      I4 => \sect_cnt_reg_n_4_[30]\,
      I5 => p_0_in0_in(30),
      O => \last_sect_carry__1_i_2_n_4\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[29]\,
      I1 => p_0_in0_in(29),
      I2 => \sect_cnt_reg_n_4_[27]\,
      I3 => p_0_in0_in(27),
      I4 => p_0_in0_in(28),
      I5 => \sect_cnt_reg_n_4_[28]\,
      O => \last_sect_carry__1_i_3_n_4\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(26),
      I1 => \sect_cnt_reg_n_4_[26]\,
      I2 => \sect_cnt_reg_n_4_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_4_[25]\,
      I5 => p_0_in0_in(25),
      O => \last_sect_carry__1_i_4_n_4\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_4\,
      CO(3) => \last_sect_carry__2_n_4\,
      CO(2) => \last_sect_carry__2_n_5\,
      CO(1) => \last_sect_carry__2_n_6\,
      CO(0) => \last_sect_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_4\,
      S(2) => \last_sect_carry__2_i_2_n_4\,
      S(1) => \last_sect_carry__2_i_3_n_4\,
      S(0) => \last_sect_carry__2_i_4_n_4\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[47]\,
      I1 => p_0_in0_in(47),
      I2 => \sect_cnt_reg_n_4_[45]\,
      I3 => p_0_in0_in(45),
      I4 => p_0_in0_in(46),
      I5 => \sect_cnt_reg_n_4_[46]\,
      O => \last_sect_carry__2_i_1_n_4\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[42]\,
      I1 => p_0_in0_in(42),
      I2 => \sect_cnt_reg_n_4_[43]\,
      I3 => p_0_in0_in(43),
      I4 => p_0_in0_in(44),
      I5 => \sect_cnt_reg_n_4_[44]\,
      O => \last_sect_carry__2_i_2_n_4\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[39]\,
      I1 => p_0_in0_in(39),
      I2 => \sect_cnt_reg_n_4_[40]\,
      I3 => p_0_in0_in(40),
      I4 => p_0_in0_in(41),
      I5 => \sect_cnt_reg_n_4_[41]\,
      O => \last_sect_carry__2_i_3_n_4\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[36]\,
      I1 => p_0_in0_in(36),
      I2 => \sect_cnt_reg_n_4_[37]\,
      I3 => p_0_in0_in(37),
      I4 => p_0_in0_in(38),
      I5 => \sect_cnt_reg_n_4_[38]\,
      O => \last_sect_carry__2_i_4_n_4\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_4\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_wreq_n_129,
      S(0) => fifo_wreq_n_130
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[9]\,
      I1 => p_0_in0_in(9),
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => p_0_in0_in(10),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_4_[11]\,
      O => last_sect_carry_i_1_n_4
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[6]\,
      I1 => p_0_in0_in(6),
      I2 => \sect_cnt_reg_n_4_[7]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_4_[8]\,
      O => last_sect_carry_i_2_n_4
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[3]\,
      I1 => p_0_in0_in(3),
      I2 => \sect_cnt_reg_n_4_[4]\,
      I3 => p_0_in0_in(4),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_4_[5]\,
      O => last_sect_carry_i_3_n_4
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => p_0_in0_in(1),
      O => last_sect_carry_i_4_n_4
    );
m_axi_gmem_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => m_axi_gmem_AWVALID_0,
      O => m_axi_gmem_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice
     port map (
      E(0) => E(0),
      Q(0) => rs2f_wreq_valid,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[95]_0\(64) => rs2f_wreq_data(95),
      \data_p1_reg[95]_0\(63 downto 62) => rs2f_wreq_data(65 downto 64),
      \data_p1_reg[95]_0\(61 downto 0) => rs2f_wreq_data(61 downto 0),
      \data_p2_reg[95]_0\(64 downto 0) => \data_p2_reg[95]\(64 downto 0),
      gmem_AWVALID => gmem_AWVALID,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_4_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_4_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_4_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_4_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_4_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_4_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_4_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_4_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_4_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_4_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_4_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_4_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_4_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_4_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_4_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_4_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_4_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_4_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_4_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_4_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_4_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_4_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_4_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_4_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_4_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_4_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_4_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_4_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_4_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_4_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_4_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_4_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => \bus_equal_gen.fifo_burst_n_72\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_4\,
      CO(3) => \sect_cnt0_carry__10_n_4\,
      CO(2) => \sect_cnt0_carry__10_n_5\,
      CO(1) => \sect_cnt0_carry__10_n_6\,
      CO(0) => \sect_cnt0_carry__10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_4_[48]\,
      S(2) => \sect_cnt_reg_n_4_[47]\,
      S(1) => \sect_cnt_reg_n_4_[46]\,
      S(0) => \sect_cnt_reg_n_4_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_6\,
      CO(0) => \sect_cnt0_carry__11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[51]\,
      S(1) => \sect_cnt_reg_n_4_[50]\,
      S(0) => \sect_cnt_reg_n_4_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_4_[20]\,
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_4\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_4_[24]\,
      S(2) => \sect_cnt_reg_n_4_[23]\,
      S(1) => \sect_cnt_reg_n_4_[22]\,
      S(0) => \sect_cnt_reg_n_4_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_4\,
      CO(3) => \sect_cnt0_carry__5_n_4\,
      CO(2) => \sect_cnt0_carry__5_n_5\,
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_4_[28]\,
      S(2) => \sect_cnt_reg_n_4_[27]\,
      S(1) => \sect_cnt_reg_n_4_[26]\,
      S(0) => \sect_cnt_reg_n_4_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_4\,
      CO(3) => \sect_cnt0_carry__6_n_4\,
      CO(2) => \sect_cnt0_carry__6_n_5\,
      CO(1) => \sect_cnt0_carry__6_n_6\,
      CO(0) => \sect_cnt0_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_4_[32]\,
      S(2) => \sect_cnt_reg_n_4_[31]\,
      S(1) => \sect_cnt_reg_n_4_[30]\,
      S(0) => \sect_cnt_reg_n_4_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_4\,
      CO(3) => \sect_cnt0_carry__7_n_4\,
      CO(2) => \sect_cnt0_carry__7_n_5\,
      CO(1) => \sect_cnt0_carry__7_n_6\,
      CO(0) => \sect_cnt0_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_4_[36]\,
      S(2) => \sect_cnt_reg_n_4_[35]\,
      S(1) => \sect_cnt_reg_n_4_[34]\,
      S(0) => \sect_cnt_reg_n_4_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_4\,
      CO(3) => \sect_cnt0_carry__8_n_4\,
      CO(2) => \sect_cnt0_carry__8_n_5\,
      CO(1) => \sect_cnt0_carry__8_n_6\,
      CO(0) => \sect_cnt0_carry__8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_4_[40]\,
      S(2) => \sect_cnt_reg_n_4_[39]\,
      S(1) => \sect_cnt_reg_n_4_[38]\,
      S(0) => \sect_cnt_reg_n_4_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_4\,
      CO(3) => \sect_cnt0_carry__9_n_4\,
      CO(2) => \sect_cnt0_carry__9_n_5\,
      CO(1) => \sect_cnt0_carry__9_n_6\,
      CO(0) => \sect_cnt0_carry__9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_4_[44]\,
      S(2) => \sect_cnt_reg_n_4_[43]\,
      S(1) => \sect_cnt_reg_n_4_[42]\,
      S(0) => \sect_cnt_reg_n_4_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_61\,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_51\,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_50\,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_49\,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_48\,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_47\,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_46\,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_45\,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_44\,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_43\,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_42\,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_60\,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_41\,
      Q => \sect_cnt_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_40\,
      Q => \sect_cnt_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_39\,
      Q => \sect_cnt_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_38\,
      Q => \sect_cnt_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_37\,
      Q => \sect_cnt_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_36\,
      Q => \sect_cnt_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_35\,
      Q => \sect_cnt_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_34\,
      Q => \sect_cnt_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_33\,
      Q => \sect_cnt_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_32\,
      Q => \sect_cnt_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_59\,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_31\,
      Q => \sect_cnt_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_30\,
      Q => \sect_cnt_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_29\,
      Q => \sect_cnt_reg_n_4_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_28\,
      Q => \sect_cnt_reg_n_4_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_27\,
      Q => \sect_cnt_reg_n_4_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_4_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_4_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_4_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_23\,
      Q => \sect_cnt_reg_n_4_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_4_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_58\,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_4_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_4_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_4_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_4_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_4_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_4_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_4_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_4_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_13\,
      Q => \sect_cnt_reg_n_4_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_12\,
      Q => \sect_cnt_reg_n_4_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_57\,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_11\,
      Q => \sect_cnt_reg_n_4_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_10\,
      Q => \sect_cnt_reg_n_4_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_56\,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_55\,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_54\,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_53\,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_7\,
      D => \bus_equal_gen.fifo_burst_n_52\,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[2]\,
      I1 => \end_addr_buf_reg_n_4_[2]\,
      I2 => beat_len_buf(0),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_4\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_4_[3]\,
      I1 => beat_len_buf(1),
      I2 => \start_addr_buf_reg_n_4_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_4\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[4]\,
      I1 => \end_addr_buf_reg_n_4_[4]\,
      I2 => beat_len_buf(2),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_4\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F033AAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_4_[5]\,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_4\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_4_[6]\,
      I1 => beat_len_buf(4),
      I2 => \start_addr_buf_reg_n_4_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_4\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[7]\,
      I1 => \end_addr_buf_reg_n_4_[7]\,
      I2 => beat_len_buf(5),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_4\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F033AAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_4_[8]\,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      I2 => beat_len_buf(6),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_4\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[9]\,
      I1 => \end_addr_buf_reg_n_4_[9]\,
      I2 => beat_len_buf(7),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_4\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[10]\,
      I1 => \end_addr_buf_reg_n_4_[10]\,
      I2 => beat_len_buf(8),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_4\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_4_[11]\,
      I1 => beat_len_buf(9),
      I2 => \start_addr_buf_reg_n_4_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_4\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[0]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[1]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[2]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[3]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[4]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[5]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[6]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[7]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[8]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[9]_i_2_n_4\,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[32]\,
      Q => p_0_in_0(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[33]\,
      Q => p_0_in_0(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[34]\,
      Q => p_0_in_0(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[35]\,
      Q => p_0_in_0(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[36]\,
      Q => p_0_in_0(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[37]\,
      Q => p_0_in_0(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[38]\,
      Q => p_0_in_0(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[39]\,
      Q => p_0_in_0(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[40]\,
      Q => p_0_in_0(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[41]\,
      Q => p_0_in_0(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[42]\,
      Q => p_0_in_0(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[43]\,
      Q => p_0_in_0(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[44]\,
      Q => p_0_in_0(32),
      R => \^sr\(0)
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[45]\,
      Q => p_0_in_0(33),
      R => \^sr\(0)
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[46]\,
      Q => p_0_in_0(34),
      R => \^sr\(0)
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[47]\,
      Q => p_0_in_0(35),
      R => \^sr\(0)
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[48]\,
      Q => p_0_in_0(36),
      R => \^sr\(0)
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[49]\,
      Q => p_0_in_0(37),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[50]\,
      Q => p_0_in_0(38),
      R => \^sr\(0)
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[51]\,
      Q => p_0_in_0(39),
      R => \^sr\(0)
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[52]\,
      Q => p_0_in_0(40),
      R => \^sr\(0)
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[53]\,
      Q => p_0_in_0(41),
      R => \^sr\(0)
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[54]\,
      Q => p_0_in_0(42),
      R => \^sr\(0)
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[55]\,
      Q => p_0_in_0(43),
      R => \^sr\(0)
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[56]\,
      Q => p_0_in_0(44),
      R => \^sr\(0)
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[57]\,
      Q => p_0_in_0(45),
      R => \^sr\(0)
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[58]\,
      Q => p_0_in_0(46),
      R => \^sr\(0)
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[59]\,
      Q => p_0_in_0(47),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[60]\,
      Q => p_0_in_0(48),
      R => \^sr\(0)
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[61]\,
      Q => p_0_in_0(49),
      R => \^sr\(0)
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[62]\,
      Q => p_0_in_0(50),
      R => \^sr\(0)
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[63]\,
      Q => p_0_in_0(51),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_90,
      Q => \start_addr_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_89,
      Q => \start_addr_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_88,
      Q => \start_addr_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_87,
      Q => \start_addr_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_86,
      Q => \start_addr_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_85,
      Q => \start_addr_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_84,
      Q => \start_addr_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_83,
      Q => \start_addr_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_82,
      Q => \start_addr_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_81,
      Q => \start_addr_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_80,
      Q => \start_addr_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_79,
      Q => \start_addr_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_78,
      Q => \start_addr_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_77,
      Q => \start_addr_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_76,
      Q => \start_addr_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_75,
      Q => \start_addr_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_74,
      Q => \start_addr_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_73,
      Q => \start_addr_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_72,
      Q => \start_addr_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_71,
      Q => \start_addr_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_98,
      Q => \start_addr_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_70,
      Q => \start_addr_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_69,
      Q => \start_addr_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_68,
      Q => \start_addr_reg_n_4_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_67,
      Q => \start_addr_reg_n_4_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_66,
      Q => \start_addr_reg_n_4_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_4_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_4_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_4_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_4_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_4_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_97,
      Q => \start_addr_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_4_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_4_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_4_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_4_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_4_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_4_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_4_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_4_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_4_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_4_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_96,
      Q => \start_addr_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_4_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_4_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_4_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_4_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_4_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_4_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_4_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_43,
      Q => \start_addr_reg_n_4_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_42,
      Q => \start_addr_reg_n_4_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_4_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_95,
      Q => \start_addr_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_4_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_4_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_4_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_4_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_94,
      Q => \start_addr_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_93,
      Q => \start_addr_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_92,
      Q => \start_addr_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_70\,
      D => fifo_wreq_n_91,
      Q => \start_addr_reg_n_4_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_67\,
      Q => wreq_handling_reg_n_4,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1072_6_reg_1434_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1072_6_reg_1434_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    \select_ln1072_6_reg_1434_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \select_ln1072_6_reg_1434_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \select_ln1072_6_reg_1434_reg[11]_i_9\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1 : entity is "im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1 is
begin
im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8
     port map (
      A(1 downto 0) => A(1 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      \out\(25 downto 0) => \out\(25 downto 0),
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      \select_ln1072_6_reg_1434_reg[11]\(2 downto 0) => \select_ln1072_6_reg_1434_reg[11]\(2 downto 0),
      \select_ln1072_6_reg_1434_reg[11]_i_9_0\(10 downto 0) => \select_ln1072_6_reg_1434_reg[11]_i_9\(10 downto 0),
      \select_ln1072_6_reg_1434_reg[25]\(25 downto 0) => \select_ln1072_6_reg_1434_reg[25]\(25 downto 0),
      \select_ln1072_6_reg_1434_reg[25]_0\(25 downto 0) => \select_ln1072_6_reg_1434_reg[25]_0\(25 downto 0),
      \select_ln1072_6_reg_1434_reg[7]\(3 downto 0) => \select_ln1072_6_reg_1434_reg[7]\(3 downto 0),
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln1072_reg_1315 : in STD_LOGIC;
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \p_mid111_reg_1429_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2 : entity is "im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2 is
begin
im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2
     port map (
      A(1 downto 0) => A(1 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      empty_n_reg => E(0),
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      or_ln1072_reg_1315 => or_ln1072_reg_1315,
      \p_mid111_reg_1429_reg[11]\(10 downto 0) => \p_mid111_reg_1429_reg[11]\(10 downto 0),
      p_reg_reg_0(25 downto 0) => p_reg_reg(25 downto 0),
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    inchannels : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1 : entity is "im2col_mat_mul_mul_12s_6s_16_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1 is
begin
im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3
     port map (
      A(11 downto 0) => A(11 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      inchannels(5 downto 0) => inchannels(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten141_fu_172 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    \indvar_flatten141_fu_172_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    gmem_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    icmp_ln1072_3_reg_1394_pp0_iter12_reg : in STD_LOGIC;
    gmem_AWREADY : in STD_LOGIC;
    first_itr_mid2_reg_1328_pp0_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    indvar_flatten141_fu_172_reg : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \icmp_ln43_reg_1270_reg[0]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_10\ : in STD_LOGIC;
    \icmp_ln1072_reg_1279_reg[0]\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    first_itr_reg_3040 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1 : entity is "im2col_mat_mul_mul_15ns_12ns_26_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1 is
begin
im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7
     port map (
      CO(0) => CO(0),
      D(14 downto 0) => D(14 downto 0),
      E(0) => E(0),
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      first_itr_mid2_reg_1328_pp0_iter6_reg => first_itr_mid2_reg_1328_pp0_iter6_reg,
      first_itr_reg_3040 => first_itr_reg_3040,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      icmp_ln1072_3_reg_1394_pp0_iter12_reg => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      \icmp_ln1072_reg_1279_reg[0]\(40 downto 0) => \icmp_ln1072_reg_1279_reg[0]\(40 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_0\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_0\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_1\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_1\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_10_0\ => \icmp_ln1072_reg_1279_reg[0]_i_10\,
      \icmp_ln1072_reg_1279_reg[0]_i_10_1\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_10_0\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_2_0\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_2\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_2_1\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_2_0\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_2_2\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_2_1\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_5_0\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_5\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_5_1\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_5_0\(3 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_i_5_2\(3 downto 0) => \icmp_ln1072_reg_1279_reg[0]_i_5_1\(3 downto 0),
      \icmp_ln43_reg_1270_reg[0]\(58 downto 0) => \icmp_ln43_reg_1270_reg[0]\(58 downto 0),
      indvar_flatten141_fu_172 => indvar_flatten141_fu_172,
      indvar_flatten141_fu_172_reg(58 downto 0) => indvar_flatten141_fu_172_reg(58 downto 0),
      \indvar_flatten141_fu_172_reg[57]\(0) => \indvar_flatten141_fu_172_reg[57]\(0),
      p_reg_reg_0(11 downto 0) => p_reg_reg(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \m_fu_168_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4 : entity is "im2col_mat_mul_mul_15ns_12ns_26_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4 is
begin
im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      \m_fu_168_reg[14]\(14 downto 0) => \m_fu_168_reg[14]\(14 downto 0),
      \out\(14 downto 0) => \out\(14 downto 0),
      p_reg_reg_0(11 downto 0) => p_reg_reg(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    B : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_fu_152 : out STD_LOGIC;
    \zext_ln43_5_cast_reg_1203_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg__2\ : out STD_LOGIC;
    \p_reg_reg__1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]\ : out STD_LOGIC;
    \dout__29_carry__0_i_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \zext_ln43_5_cast_reg_1203_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    first_itr_reg_3040 : in STD_LOGIC;
    \p_mid129_reg_1373_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \p_reg_reg__4\ : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    icmp_ln1072_reg_1279 : in STD_LOGIC;
    select_ln43_8_reg_1305 : in STD_LOGIC;
    \p_mid129_reg_1373_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout__29_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_mid129_reg_1373_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC;
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    \add_ln587_1_reg_1439_reg[10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln587_1_reg_1439_reg[10]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln587_1_reg_1439_reg[10]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln587_1_reg_1439_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln587_1_reg_1439_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1072_2_fu_944_p3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1 : entity is "im2col_mat_mul_mul_5ns_11s_11_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1 is
begin
im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(4 downto 0) => B(4 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => E(0),
      O(0) => O(0),
      P(10 downto 0) => P(10 downto 0),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      \add_ln587_1_reg_1439_reg[10]\(8 downto 0) => \add_ln587_1_reg_1439_reg[10]\(8 downto 0),
      \add_ln587_1_reg_1439_reg[10]_0\(9 downto 0) => \add_ln587_1_reg_1439_reg[10]_0\(9 downto 0),
      \add_ln587_1_reg_1439_reg[10]_1\(9 downto 0) => \add_ln587_1_reg_1439_reg[10]_1\(9 downto 0),
      \add_ln587_1_reg_1439_reg[10]_2\(0) => \add_ln587_1_reg_1439_reg[10]_2\(0),
      \add_ln587_1_reg_1439_reg[3]\(0) => \add_ln587_1_reg_1439_reg[3]\(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => i_fu_152,
      \dout__29_carry__0_i_4_0\(0) => \dout__29_carry__0_i_4\(0),
      \dout__29_carry__0_i_8_0\(1 downto 0) => \dout__29_carry__0_i_8\(1 downto 0),
      first_itr_reg_3040 => first_itr_reg_3040,
      icmp_ln1072_reg_1279 => icmp_ln1072_reg_1279,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(10 downto 0) => \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(10 downto 0),
      \icmp_ln1072_reg_1279_reg[0]\(2 downto 0) => \icmp_ln1072_reg_1279_reg[0]\(2 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_0\(2 downto 0) => \icmp_ln1072_reg_1279_reg[0]_0\(2 downto 0),
      \p_mid129_reg_1373_reg[10]\(1 downto 0) => \p_mid129_reg_1373_reg[10]\(1 downto 0),
      \p_mid129_reg_1373_reg[10]_0\(0) => \p_mid129_reg_1373_reg[10]_0\(0),
      \p_mid129_reg_1373_reg[2]\(4 downto 0) => \p_mid129_reg_1373_reg[2]\(4 downto 0),
      \p_reg_reg__1_0\ => \p_reg_reg__1\,
      \p_reg_reg__2_0\ => \p_reg_reg__2\,
      \p_reg_reg__4_0\ => \p_reg_reg__4\,
      select_ln1072_2_fu_944_p3(8 downto 0) => select_ln1072_2_fu_944_p3(8 downto 0),
      select_ln43_8_reg_1305 => select_ln43_8_reg_1305,
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg,
      \zext_ln43_5_cast_reg_1203_reg[2]\ => \zext_ln43_5_cast_reg_1203_reg[2]\,
      \zext_ln43_5_cast_reg_1203_reg[2]_0\(0) => \zext_ln43_5_cast_reg_1203_reg[2]_0\(0),
      \zext_ln43_5_cast_reg_1203_reg[4]\(3 downto 0) => \zext_ln43_5_cast_reg_1203_reg[4]\(3 downto 0),
      \zext_ln43_5_cast_reg_1203_reg[5]\(3 downto 0) => \zext_ln43_5_cast_reg_1203_reg[5]\(3 downto 0),
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(2 downto 0) => \zext_ln43_5_cast_reg_1203_reg[5]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5 is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ret_4_reg_1403_pp0_iter4_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1072_2_fu_944_p3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ret_4_reg_1403_pp0_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 4 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln587_1_reg_1439[10]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln587_1_reg_1439[10]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln43_8_reg_1305_pp0_iter4_reg : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1072_reg_1279_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5 : entity is "im2col_mat_mul_mul_5ns_11s_11_4_1";
end design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5 is
begin
im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(4 downto 0) => B(4 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      Q(0) => Q(0),
      \add_ln587_1_reg_1439[10]_i_5_0\(2 downto 0) => \add_ln587_1_reg_1439[10]_i_5\(2 downto 0),
      \add_ln587_1_reg_1439[10]_i_5_1\(2 downto 0) => \add_ln587_1_reg_1439[10]_i_5_0\(2 downto 0),
      ap_clk => ap_clk,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      p_reg_reg_0(8 downto 0) => p_reg_reg(8 downto 0),
      \ret_4_reg_1403_pp0_iter4_reg_reg[0]\(0) => \ret_4_reg_1403_pp0_iter4_reg_reg[0]\(0),
      \ret_4_reg_1403_pp0_iter4_reg_reg[9]\(0) => \ret_4_reg_1403_pp0_iter4_reg_reg[9]\(0),
      select_ln1072_2_fu_944_p3(8 downto 0) => select_ln1072_2_fu_944_p3(8 downto 0),
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1 is
  port (
    \remd_tmp_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend_tmp_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \quot_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \remd_tmp_reg[4]\ : in STD_LOGIC;
    \remd_tmp_reg[5]\ : in STD_LOGIC;
    \remd_tmp_reg[1]\ : in STD_LOGIC;
    \remd_tmp_reg[0]\ : in STD_LOGIC;
    \remd_tmp_reg[5]_0\ : in STD_LOGIC;
    \remd_tmp_reg[5]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dividend0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_tmp_reg[3]\ : in STD_LOGIC;
    \remd_tmp_reg[2]_0\ : in STD_LOGIC;
    \quot_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1 : entity is "im2col_mat_sdiv_8s_3s_8_12_seq_1";
end design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1 is
  signal \dividend0[3]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_3__0_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_4__0_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_5__0_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_6_n_4\ : STD_LOGIC;
  signal \dividend0[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0[7]_i_3__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[5]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_10 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_11 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_12 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_13 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_9 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal sub_ln1558_fu_306_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_dividend0_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[7]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  p_1_in <= \^p_1_in\;
\dividend0[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \dividend0[3]_i_2_n_4\
    );
\dividend0[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \dividend0_reg[7]_0\(3),
      O => \dividend0[3]_i_3__0_n_4\
    );
\dividend0[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \dividend0_reg[7]_0\(2),
      O => \dividend0[3]_i_4__0_n_4\
    );
\dividend0[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(1),
      I1 => Q(1),
      O => \dividend0[3]_i_5__0_n_4\
    );
\dividend0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(0),
      I1 => Q(0),
      O => \dividend0[3]_i_6_n_4\
    );
\dividend0[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(4),
      I1 => \dividend0_reg[7]_0\(5),
      O => \dividend0[7]_i_2__0_n_4\
    );
\dividend0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(3),
      I1 => \dividend0_reg[7]_0\(4),
      O => \dividend0[7]_i_3__0_n_4\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(0),
      Q => \dividend0_reg_n_4_[0]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(1),
      Q => \dividend0_reg_n_4_[1]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(2),
      Q => \dividend0_reg_n_4_[2]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(3),
      Q => \dividend0_reg_n_4_[3]\,
      R => '0'
    );
\dividend0_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__0_n_4\,
      CO(2) => \dividend0_reg[3]_i_1__0_n_5\,
      CO(1) => \dividend0_reg[3]_i_1__0_n_6\,
      CO(0) => \dividend0_reg[3]_i_1__0_n_7\,
      CYINIT => '1',
      DI(3) => Q(2),
      DI(2) => \dividend0[3]_i_2_n_4\,
      DI(1 downto 0) => \dividend0_reg[7]_0\(1 downto 0),
      O(3 downto 0) => sub_ln1558_fu_306_p2(3 downto 0),
      S(3) => \dividend0[3]_i_3__0_n_4\,
      S(2) => \dividend0[3]_i_4__0_n_4\,
      S(1) => \dividend0[3]_i_5__0_n_4\,
      S(0) => \dividend0[3]_i_6_n_4\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(4),
      Q => \dividend0_reg_n_4_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(5),
      Q => \dividend0_reg_n_4_[5]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_fu_306_p2(6),
      Q => \^p_1_in\,
      R => '0'
    );
\dividend0_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__0_n_4\,
      CO(3 downto 2) => \NLW_dividend0_reg[7]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[7]_i_1__0_n_6\,
      CO(0) => \dividend0_reg[7]_i_1__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \dividend0_reg[7]_0\(4 downto 3),
      O(3) => \NLW_dividend0_reg[7]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1558_fu_306_p2(6 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \dividend0[7]_i_2__0_n_4\,
      S(0) => \dividend0[7]_i_3__0_n_4\
    );
im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u: entity work.design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1
     port map (
      D(7) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_9,
      D(6) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_10,
      D(5) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_11,
      D(4) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_12,
      D(3) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_13,
      D(2) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14,
      D(1) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15,
      D(0) => dividend_tmp(0),
      E(0) => E(0),
      ap_clk => ap_clk,
      \dividend0_reg[0]_0\ => \dividend0_reg_n_4_[0]\,
      \dividend0_reg[1]_0\ => \^p_1_in\,
      \dividend0_reg[2]_0\ => \dividend0_reg_n_4_[1]\,
      \dividend0_reg[2]_1\ => \dividend0_reg_n_4_[2]\,
      \dividend0_reg[3]_0\ => \dividend0_reg_n_4_[3]\,
      \dividend0_reg[4]_0\ => \dividend0_reg_n_4_[4]\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_4_[5]\,
      \dividend_tmp_reg[7]_0\ => \dividend_tmp_reg[7]\(0),
      \remd_tmp_reg[0]_0\ => \remd_tmp_reg[0]\,
      \remd_tmp_reg[1]_0\ => \remd_tmp_reg[1]\,
      \remd_tmp_reg[2]_0\(2 downto 0) => \remd_tmp_reg[2]\(2 downto 0),
      \remd_tmp_reg[2]_1\ => \remd_tmp_reg[2]_0\,
      \remd_tmp_reg[3]_0\ => \remd_tmp_reg[3]\,
      \remd_tmp_reg[4]_0\ => \remd_tmp_reg[4]\,
      \remd_tmp_reg[5]_0\ => p_2_out(0),
      \remd_tmp_reg[5]_1\ => \remd_tmp_reg[5]\,
      \remd_tmp_reg[5]_2\ => \remd_tmp_reg[5]_0\,
      \remd_tmp_reg[5]_3\ => \remd_tmp_reg[5]_1\,
      sign_i(0) => sign_i(0)
    );
\quot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => dividend_tmp(0),
      Q => \quot_reg[7]_0\(0),
      R => '0'
    );
\quot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15,
      Q => \quot_reg[7]_0\(1),
      R => '0'
    );
\quot_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14,
      Q => \quot_reg[7]_0\(2),
      R => '0'
    );
\quot_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_13,
      Q => \quot_reg[7]_0\(3),
      R => '0'
    );
\quot_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_12,
      Q => \quot_reg[7]_0\(4),
      R => '0'
    );
\quot_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_11,
      Q => \quot_reg[7]_0\(5),
      R => '0'
    );
\quot_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_10,
      Q => \quot_reg[7]_0\(6),
      R => '0'
    );
\quot_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \quot_reg[0]_0\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_9,
      Q => \quot_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0 is
  port (
    \divisor0_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \divisor0_reg[2]_0\ : out STD_LOGIC;
    \divisor0_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[0]\ : out STD_LOGIC;
    \r_stage_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[2]\ : out STD_LOGIC;
    \remd_tmp_reg[1]\ : out STD_LOGIC;
    \divisor0_reg[0]_1\ : out STD_LOGIC;
    \divisor0_reg[2]_1\ : out STD_LOGIC;
    sign_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    start0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dividend0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dividend0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0 : entity is "im2col_mat_sdiv_8s_3s_8_12_seq_1";
end design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[15]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_9_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \dividend0[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_3_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_4_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_5_n_4\ : STD_LOGIC;
  signal \dividend0[3]_i_6__0_n_4\ : STD_LOGIC;
  signal \dividend0[7]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0[7]_i_3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[5]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \divisor0_reg_n_4_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[1]\ : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_16 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_17 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_18 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_19 : STD_LOGIC;
  signal im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_20 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \^r_stage_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln1558_1_fu_325_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ap_CS_fsm_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend0_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  CO(0) <= \^co\(0);
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  \r_stage_reg[8]\(0) <= \^r_stage_reg[8]\(0);
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => start0_reg_0(0),
      O => \^d\(0)
    );
\ap_CS_fsm[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(15),
      O => \ap_CS_fsm[15]_i_4_n_4\
    );
\ap_CS_fsm[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(14),
      I1 => \ap_CS_fsm_reg[15]_i_2_0\(13),
      I2 => \ap_CS_fsm_reg[15]_i_2_0\(12),
      O => \ap_CS_fsm[15]_i_5_n_4\
    );
\ap_CS_fsm[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(11),
      I1 => \ap_CS_fsm_reg[15]_i_2_0\(10),
      I2 => \ap_CS_fsm_reg[15]_i_3_0\(10),
      I3 => \ap_CS_fsm_reg[15]_i_3_0\(9),
      I4 => \ap_CS_fsm_reg[15]_i_2_0\(9),
      O => \ap_CS_fsm[15]_i_6_n_4\
    );
\ap_CS_fsm[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(8),
      I1 => \ap_CS_fsm_reg[15]_i_3_0\(8),
      I2 => \ap_CS_fsm_reg[15]_i_2_0\(7),
      I3 => \ap_CS_fsm_reg[15]_i_3_0\(7),
      I4 => \ap_CS_fsm_reg[15]_i_3_0\(6),
      I5 => \ap_CS_fsm_reg[15]_i_2_0\(6),
      O => \ap_CS_fsm[15]_i_7_n_4\
    );
\ap_CS_fsm[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(5),
      I1 => \ap_CS_fsm_reg[15]_i_3_0\(5),
      I2 => \ap_CS_fsm_reg[15]_i_2_0\(4),
      I3 => \ap_CS_fsm_reg[15]_i_3_0\(4),
      I4 => \ap_CS_fsm_reg[15]_i_3_0\(3),
      I5 => \ap_CS_fsm_reg[15]_i_2_0\(3),
      O => \ap_CS_fsm[15]_i_8_n_4\
    );
\ap_CS_fsm[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_i_2_0\(2),
      I1 => \ap_CS_fsm_reg[15]_i_3_0\(2),
      I2 => \ap_CS_fsm_reg[15]_i_2_0\(1),
      I3 => \ap_CS_fsm_reg[15]_i_3_0\(1),
      I4 => \ap_CS_fsm_reg[15]_i_3_0\(0),
      I5 => \ap_CS_fsm_reg[15]_i_2_0\(0),
      O => \ap_CS_fsm[15]_i_9_n_4\
    );
\ap_CS_fsm_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[15]_i_3_n_4\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \ap_CS_fsm_reg[15]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[15]_i_4_n_4\,
      S(0) => \ap_CS_fsm[15]_i_5_n_4\
    );
\ap_CS_fsm_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[15]_i_3_n_4\,
      CO(2) => \ap_CS_fsm_reg[15]_i_3_n_5\,
      CO(1) => \ap_CS_fsm_reg[15]_i_3_n_6\,
      CO(0) => \ap_CS_fsm_reg[15]_i_3_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[15]_i_6_n_4\,
      S(2) => \ap_CS_fsm[15]_i_7_n_4\,
      S(1) => \ap_CS_fsm[15]_i_8_n_4\,
      S(0) => \ap_CS_fsm[15]_i_9_n_4\
    );
\dividend0[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[3]_0\(2),
      O => \dividend0[3]_i_2__0_n_4\
    );
\dividend0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[3]_0\(2),
      I1 => \dividend0_reg[7]_0\(3),
      O => \dividend0[3]_i_3_n_4\
    );
\dividend0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[3]_0\(2),
      I1 => \dividend0_reg[7]_0\(2),
      O => \dividend0[3]_i_4_n_4\
    );
\dividend0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(1),
      I1 => \dividend0_reg[3]_0\(1),
      O => \dividend0[3]_i_5_n_4\
    );
\dividend0[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(0),
      I1 => \dividend0_reg[3]_0\(0),
      O => \dividend0[3]_i_6__0_n_4\
    );
\dividend0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(4),
      I1 => \dividend0_reg[7]_0\(5),
      O => \dividend0[7]_i_2_n_4\
    );
\dividend0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[7]_0\(3),
      I1 => \dividend0_reg[7]_0\(4),
      O => \dividend0[7]_i_3_n_4\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(0),
      Q => \dividend0_reg_n_4_[0]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(1),
      Q => \dividend0_reg_n_4_[1]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(2),
      Q => \dividend0_reg_n_4_[2]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(3),
      Q => \dividend0_reg_n_4_[3]\,
      R => '0'
    );
\dividend0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1_n_4\,
      CO(2) => \dividend0_reg[3]_i_1_n_5\,
      CO(1) => \dividend0_reg[3]_i_1_n_6\,
      CO(0) => \dividend0_reg[3]_i_1_n_7\,
      CYINIT => '1',
      DI(3) => \dividend0_reg[3]_0\(2),
      DI(2) => \dividend0[3]_i_2__0_n_4\,
      DI(1 downto 0) => \dividend0_reg[7]_0\(1 downto 0),
      O(3 downto 0) => sub_ln1558_1_fu_325_p2(3 downto 0),
      S(3) => \dividend0[3]_i_3_n_4\,
      S(2) => \dividend0[3]_i_4_n_4\,
      S(1) => \dividend0[3]_i_5_n_4\,
      S(0) => \dividend0[3]_i_6__0_n_4\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(4),
      Q => \dividend0_reg_n_4_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(5),
      Q => \dividend0_reg_n_4_[5]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1558_1_fu_325_p2(6),
      Q => p_1_in_0,
      R => '0'
    );
\dividend0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1_n_4\,
      CO(3 downto 2) => \NLW_dividend0_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[7]_i_1_n_6\,
      CO(0) => \dividend0_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \dividend0_reg[7]_0\(4 downto 3),
      O(3) => \NLW_dividend0_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1558_1_fu_325_p2(6 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \dividend0[7]_i_2_n_4\,
      S(0) => \dividend0[7]_i_3_n_4\
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \divisor0_reg_n_4_[0]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \divisor0_reg_n_4_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => p_0_in,
      R => '0'
    );
im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u: entity work.design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq
     port map (
      D(7) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14,
      D(6) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15,
      D(5) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_16,
      D(4) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_17,
      D(3) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_18,
      D(2) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_19,
      D(1) => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_20,
      D(0) => dividend_tmp(0),
      E(0) => \^e\(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dividend0_reg[0]_0\ => \dividend0_reg_n_4_[0]\,
      \dividend0_reg[2]_0\ => \dividend0_reg_n_4_[1]\,
      \dividend0_reg[2]_1\ => \dividend0_reg_n_4_[2]\,
      \dividend0_reg[3]_0\ => \dividend0_reg_n_4_[3]\,
      \dividend0_reg[4]_0\ => \dividend0_reg_n_4_[4]\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_4_[5]\,
      \divisor0_reg[0]_0\ => \divisor0_reg[0]_0\,
      \divisor0_reg[0]_1\ => \divisor0_reg[0]_1\,
      \divisor0_reg[0]_2\ => \divisor0_reg_n_4_[0]\,
      \divisor0_reg[1]_0\ => \divisor0_reg[1]_0\,
      \divisor0_reg[1]_1\ => \divisor0_reg_n_4_[1]\,
      \divisor0_reg[2]_0\ => \divisor0_reg[2]_0\,
      \divisor0_reg[2]_1\ => \divisor0_reg[2]_1\,
      p_0_in => p_0_in,
      p_1_in => p_1_in,
      p_1_in_0 => p_1_in_0,
      p_2_out(0) => p_2_out(0),
      \r_stage_reg[0]_0\ => \r_stage_reg[0]\,
      \r_stage_reg[8]_0\(0) => \^r_stage_reg[8]\(0),
      \remd_tmp_reg[1]_0\ => \remd_tmp_reg[1]\,
      \remd_tmp_reg[2]_0\ => \remd_tmp_reg[2]\,
      \remd_tmp_reg[2]_1\(0) => \remd_tmp_reg[2]_0\(0),
      \remd_tmp_reg[3]_0\(2 downto 0) => \remd_tmp_reg[3]\(2 downto 0),
      sign_i(0) => sign_i(0)
    );
\quot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => dividend_tmp(0),
      Q => dout(0),
      R => '0'
    );
\quot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_20,
      Q => dout(1),
      R => '0'
    );
\quot_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_19,
      Q => dout(2),
      R => '0'
    );
\quot_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_18,
      Q => dout(3),
      R => '0'
    );
\quot_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_17,
      Q => dout(4),
      R => '0'
    );
\quot_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_16,
      Q => dout(5),
      R => '0'
    );
\quot_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_15,
      Q => dout(6),
      R => '0'
    );
\quot_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[8]\(0),
      D => im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u_n_14,
      Q => dout(7),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi is
  port (
    gmem_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    gmem_AWREADY : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    gmem_BVALID : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    gmem_AWVALID : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_p2_reg[95]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \data_p2_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi : entity is "im2col_mat_gmem_m_axi";
end design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_throttle_n_4 : STD_LOGIC;
  signal wreq_throttle_n_5 : STD_LOGIC;
  signal wreq_throttle_n_7 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0);
bus_read: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read
     port map (
      CO(0) => CO(0),
      D(32 downto 0) => D(32 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[31]\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p2_reg[61]\(61 downto 0) => \data_p2_reg[61]\(61 downto 0),
      full_n_reg => full_n_reg,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      \state_reg[0]\(3 downto 0) => \state_reg[0]\(3 downto 0)
    );
bus_write: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(5 downto 4),
      SR(0) => \^sr\(0),
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => WVALID_Dummy,
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.WLAST_Dummy_reg_0\ => wreq_throttle_n_7,
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttle_n_4,
      \data_p2_reg[95]\(64 downto 0) => \data_p2_reg[95]\(64 downto 0),
      data_vld_reg => data_vld_reg,
      empty_n_reg => empty_n_reg,
      full_n_reg => full_n_reg_0,
      full_n_reg_0 => full_n_reg_1,
      gmem_AWVALID => gmem_AWVALID,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      m_axi_gmem_AWADDR(61 downto 0) => m_axi_gmem_AWADDR(61 downto 0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_AWVALID_0 => wreq_throttle_n_5,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      pop0 => pop0,
      push => push,
      s_ready_t_reg => gmem_AWREADY
    );
wreq_throttle: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      \bus_equal_gen.WVALID_Dummy_reg\ => wreq_throttle_n_5,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => wreq_throttle_n_7,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => wreq_throttle_n_4,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      \throttl_cnt_reg[4]_0\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    gmem_AWVALID : out STD_LOGIC;
    mat_in_pad_V_ce0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \conv_i_i208_cast_reg_1190_reg[2]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_clk : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    gmem_BVALID : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gmem_AWREADY : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln43_5_cast_reg_1203_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sext_ln56_cast_reg_1185_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sext_ln885_cast_reg_1209_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \select_ln43_8_reg_1305_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln43_reg_1270_reg[0]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \icmp_ln1072_reg_1279_reg[0]_0\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \select_ln43_8_reg_1305_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \select_ln1072_4_reg_1320_reg[0]_0\ : in STD_LOGIC;
    \sext_ln56_mid2_v_reg_1444_reg[61]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 : entity is "im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7";
end design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7 is
  signal add_ln1072_fu_580_p2 : STD_LOGIC_VECTOR ( 40 downto 1 );
  signal add_ln587_1_fu_978_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln587_1_reg_14390 : STD_LOGIC;
  signal add_ln885_1_fu_810_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_V_10_reg_1241 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_V_11_fu_448_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_V_11_reg_1261 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \addr_V_11_reg_1261[3]_i_3_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[3]_i_4_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[3]_i_5_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[3]_i_6_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_10_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_11_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_12_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_13_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_14_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_15_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_16_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_17_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_18_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_19_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_20_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_21_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_22_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_4_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_5_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_6_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_8_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261[5]_i_9_n_4\ : STD_LOGIC;
  signal addr_V_11_reg_1261_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \addr_V_11_reg_1261_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_7_n_4\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_7_n_5\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_7_n_6\ : STD_LOGIC;
  signal \addr_V_11_reg_1261_reg[5]_i_7_n_7\ : STD_LOGIC;
  signal addr_V_12_reg_1337 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_V_1_fu_164 : STD_LOGIC;
  signal addr_V_1_fu_1641 : STD_LOGIC;
  signal \addr_V_1_fu_164[0]_i_1_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[1]_i_1_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[2]_i_1_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[3]_i_1_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[3]_i_3_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[3]_i_4_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[3]_i_5_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[3]_i_6_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[5]_i_2_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[5]_i_4_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[5]_i_5_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164[5]_i_6_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[0]\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[1]\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[2]\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[3]\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[4]\ : STD_LOGIC;
  signal \addr_V_1_fu_164_reg_n_4_[5]\ : STD_LOGIC;
  signal addr_V_4_fu_435_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_V_fu_623_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
  signal ap_sig_allocacmp_rhs_1_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^conv_i_i208_cast_reg_1190_reg[2]_0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal dout : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal empty_reg_1351_pp0_iter3_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_reg_1351_pp0_iter3_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_pp0_iter3_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal empty_reg_1351_pp0_iter4_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_reg_1351_reg[0]__0_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_reg[1]__0_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_reg[2]__0_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_reg[3]__0_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_reg[4]__0_n_4\ : STD_LOGIC;
  signal \empty_reg_1351_reg_n_4_[0]\ : STD_LOGIC;
  signal \empty_reg_1351_reg_n_4_[2]\ : STD_LOGIC;
  signal \empty_reg_1351_reg_n_4_[3]\ : STD_LOGIC;
  signal \empty_reg_1351_reg_n_4_[4]\ : STD_LOGIC;
  signal \empty_reg_1351_reg_n_4_[5]\ : STD_LOGIC;
  signal exitcond_flatten165_fu_515_p2 : STD_LOGIC;
  signal first_itr_mid2_fu_554_p2 : STD_LOGIC;
  signal first_itr_mid2_reg_1328 : STD_LOGIC;
  signal first_itr_mid2_reg_13280 : STD_LOGIC;
  signal \first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4_n_4\ : STD_LOGIC;
  signal first_itr_mid2_reg_1328_pp0_iter6_reg : STD_LOGIC;
  signal first_itr_reg_304 : STD_LOGIC;
  signal first_itr_reg_3040 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_fu_1075_p2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_ready : STD_LOGIC;
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_fu_152 : STD_LOGIC;
  signal icmp_ln1072_2_fu_503_p2 : STD_LOGIC;
  signal icmp_ln1072_3_fu_764_p2 : STD_LOGIC;
  signal icmp_ln1072_3_reg_1394 : STD_LOGIC;
  signal icmp_ln1072_3_reg_13940 : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9_n_4\ : STD_LOGIC;
  signal icmp_ln1072_3_reg_1394_pp0_iter12_reg : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_7\ : STD_LOGIC;
  signal icmp_ln1072_reg_1279 : STD_LOGIC;
  signal icmp_ln1072_reg_1279_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1072_reg_1279_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1072_reg_1279_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln1080_1_fu_675_p2 : STD_LOGIC;
  signal icmp_ln1080_1_reg_1362 : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln1080_fu_430_p2 : STD_LOGIC;
  signal icmp_ln1080_reg_1256 : STD_LOGIC;
  signal icmp_ln43_fu_456_p25_in : STD_LOGIC;
  signal icmp_ln43_reg_1270_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln43_reg_1270_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln43_reg_1270_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln43_reg_1270_reg_n_4_[0]\ : STD_LOGIC;
  signal icmp_ln45_1_fu_497_p2 : STD_LOGIC;
  signal icmp_ln45_1_reg_1299 : STD_LOGIC;
  signal \icmp_ln45_1_reg_1299[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln45_1_reg_1299[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln45_1_reg_1299[0]_i_4_n_4\ : STD_LOGIC;
  signal icmp_ln45_1_reg_1299_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln45_fu_410_p2 : STD_LOGIC;
  signal icmp_ln45_reg_1251 : STD_LOGIC;
  signal \icmp_ln45_reg_1251[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln45_reg_1251[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln45_reg_1251[0]_i_4_n_4\ : STD_LOGIC;
  signal indvar3_mid2_fu_747_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal indvar_flatten141_fu_172 : STD_LOGIC;
  signal \indvar_flatten141_fu_172[0]_i_2_n_4\ : STD_LOGIC;
  signal indvar_flatten141_fu_172_reg : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[36]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[44]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[52]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten141_fu_172_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal indvar_flatten68_fu_156 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \indvar_flatten68_fu_156_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[40]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[40]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[40]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[0]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[10]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[11]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[12]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[13]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[14]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[15]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[16]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[17]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[18]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[19]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[1]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[20]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[21]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[22]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[23]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[24]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[25]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[26]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[27]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[28]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[29]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[2]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[30]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[31]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[32]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[33]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[34]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[35]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[36]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[37]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[38]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[39]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[3]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[40]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[4]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[5]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[6]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[7]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[8]\ : STD_LOGIC;
  signal \indvar_flatten68_fu_156_reg_n_4_[9]\ : STD_LOGIC;
  signal indvar_flatten_fu_148 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \indvar_flatten_fu_148_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[12]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[13]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[14]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[15]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[16]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[17]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[18]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[19]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[20]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[21]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[22]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[23]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[24]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[25]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[26]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[27]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[28]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[29]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[30]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[31]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[32]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[33]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[34]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_148_reg_n_4_[9]\ : STD_LOGIC;
  signal indvar_flatten_op_fu_566_p2 : STD_LOGIC_VECTOR ( 34 downto 1 );
  signal j_3_reg_1332 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal j_4_reg_1379 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal j_fu_144 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal k_fu_758_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal k_mid2_fu_736_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \k_mid2_fu_736_p3__0\ : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal lhs_fu_160 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \m_fu_168[0]_i_2_n_4\ : STD_LOGIC;
  signal m_fu_168_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \m_fu_168_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \m_fu_168_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \m_fu_168_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \m_fu_168_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \m_fu_168_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \m_fu_168_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \m_fu_168_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \m_fu_168_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \m_fu_168_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_10 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_11 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_12 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_13 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_14 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_15 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_16 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_17 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_18 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_19 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_20 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_21 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_22 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_23 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_24 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_25 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_26 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_27 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_28 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_29 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_4 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_5 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_6 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_7 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_8 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_9 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_5 : STD_LOGIC;
  signal mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_6 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_10 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_11 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_12 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_13 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_14 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_15 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_16 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_17 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_18 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_4 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_5 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_6 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_7 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_8 : STD_LOGIC;
  signal mul_5ns_6ns_11_1_1_U2_n_9 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_10 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_11 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_12 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_13 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_14 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_4 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_5 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_6 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_7 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_8 : STD_LOGIC;
  signal mul_7s_6s_11_1_1_U3_n_9 : STD_LOGIC;
  signal mul_ln45_1_reg_1413 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mul_ln45_1_reg_14130 : STD_LOGIC;
  signal mul_ln56_mid2_reg_1424 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mul_ln56_mid2_v_fu_886_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln56_mid2_v_reg_1398 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln56_mid2_v_reg_13980 : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[0]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[1]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[1]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[1]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[2]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[2]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_6_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_7_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[3]_i_8_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[4]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[4]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[4]_i_4_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[6]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[6]_i_5_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[6]_i_6_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[6]_i_7_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398[6]_i_8_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln56_mid2_v_reg_1398_reg[6]_i_4_n_7\ : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_10 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_11 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_12 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_13 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_14 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_15 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_16 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_17 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_18 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_19 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_20 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_21 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_22 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_23 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_24 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_25 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_26 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_27 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_28 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_29 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_30 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_31 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_32 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_33 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_34 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_35 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_36 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_37 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_38 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_39 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_4 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_40 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_41 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_42 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_43 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_44 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_45 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_46 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_47 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_48 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_49 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_5 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_50 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_51 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_52 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_53 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_54 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_55 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_56 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_57 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_58 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_59 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_6 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_60 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_61 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_62 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_63 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_64 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_65 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_66 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_67 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_68 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_69 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_7 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_70 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_71 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_72 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_73 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_74 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_75 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_76 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_77 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_78 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_8 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U4_n_9 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_10 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_11 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_12 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_13 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_14 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_15 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_16 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_17 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_18 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_19 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_20 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_21 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_22 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_23 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_24 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_25 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_26 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_27 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_28 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_29 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_30 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_31 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_32 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_33 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_34 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_35 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_36 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_37 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_38 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_39 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_4 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_40 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_41 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_42 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_43 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_44 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_5 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_6 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_7 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_8 : STD_LOGIC;
  signal mul_mul_15ns_12ns_26_4_1_U5_n_9 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_10 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_11 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_12 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_13 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_14 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_15 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_16 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_17 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_18 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_19 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_21 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_22 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_23 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_24 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_25 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_26 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_27 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_28 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_29 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_30 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_31 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_32 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_33 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_34 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_35 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_36 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_37 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_38 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_39 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_4 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_40 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_41 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_42 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_43 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_44 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_45 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_46 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_47 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_48 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_49 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_5 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_50 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_51 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_52 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_53 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_6 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_7 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_8 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U6_n_9 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_10 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_11 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_12 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_13 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_23 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_4 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_5 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_6 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_7 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_8 : STD_LOGIC;
  signal mul_mul_5ns_11s_11_4_1_U8_n_9 : STD_LOGIC;
  signal or_ln1072_reg_1315 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_0_in1_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_mid111_fu_955_p2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_mid111_reg_1429 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_mid111_reg_14290 : STD_LOGIC;
  signal p_mid129_reg_1373 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_mid129_reg_1373_pp0_iter3_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_mid129_reg_1373_pp0_iter4_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_4_fu_893_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_4_reg_1403 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ret_4_reg_1403[10]_i_2_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[10]_i_3_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[10]_i_4_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_10_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_2_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_3_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_4_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_5_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_7_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_8_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[3]_i_9_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_10_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_2_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_3_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_4_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_5_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_6_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_8_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403[7]_i_9_n_4\ : STD_LOGIC;
  signal ret_4_reg_1403_pp0_iter4_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ret_4_reg_1403_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_6_n_6\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[3]_i_6_n_7\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ret_4_reg_1403_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal rhs_1_fu_140 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rhs_1_fu_140_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \rhs_1_fu_140_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal rhs_1_load_reg_1274 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln1072_2_fu_944_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal select_ln1072_4_fu_547_p3 : STD_LOGIC;
  signal select_ln1072_4_reg_1320 : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_10_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_11_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_14_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_15_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_16_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_17_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_18_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_19_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_20_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_21_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_22_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_23_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_24_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_25_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_8_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320[0]_i_9_n_4\ : STD_LOGIC;
  signal select_ln1072_4_reg_1320_pp0_iter2_reg : STD_LOGIC;
  signal select_ln1072_4_reg_1320_pp0_iter3_reg : STD_LOGIC;
  signal select_ln1072_4_reg_1320_pp0_iter4_reg : STD_LOGIC;
  signal select_ln1072_4_reg_1320_pp0_iter5_reg : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \select_ln1072_4_reg_1320_reg[0]_i_7_n_7\ : STD_LOGIC;
  signal select_ln1072_6_reg_1434 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal select_ln1072_6_reg_14340 : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[11]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[3]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1072_6_reg_1434[7]_i_5_n_4\ : STD_LOGIC;
  signal select_ln43_1_reg_1418 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal select_ln43_8_reg_1305 : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_10_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_11_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_14_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_15_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_16_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_17_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_6_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305[0]_i_8_n_4\ : STD_LOGIC;
  signal select_ln43_8_reg_1305_pp0_iter2_reg : STD_LOGIC;
  signal select_ln43_8_reg_1305_pp0_iter3_reg : STD_LOGIC;
  signal select_ln43_8_reg_1305_pp0_iter4_reg : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \select_ln43_8_reg_1305_reg[0]_i_9_n_7\ : STD_LOGIC;
  signal sext_ln232_fu_416_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln43_1_fu_845_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sext_ln43_2_fu_859_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln56_cast_reg_1185 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sext_ln56_mid2_v_reg_1444[10]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[10]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[10]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[10]_i_5_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[14]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[14]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[14]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[14]_i_5_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[18]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[18]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[18]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[18]_i_5_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[22]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[22]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[22]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[22]_i_5_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[26]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[26]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[26]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[2]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[2]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[2]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[6]_i_2_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[6]_i_3_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[6]_i_4_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444[6]_i_5_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal sext_ln56_mid2_v_v_v_fu_1000_p2 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sext_ln885_cast_reg_1209 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln1540_reg_1389 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \trunc_ln1540_reg_1389[10]_i_1_n_4\ : STD_LOGIC;
  signal zext_ln43_5_cast_reg_1203_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_addr_V_11_reg_1261_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_V_11_reg_1261_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_V_11_reg_1261_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addr_V_11_reg_1261_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_V_11_reg_1261_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_V_1_fu_164_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_V_1_fu_164_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten141_fu_172_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten141_fu_172_reg[56]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten68_fu_156_reg[40]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_fu_148_reg[34]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten_fu_148_reg[34]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_fu_168_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_fu_168_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln56_mid2_v_reg_1398_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln56_mid2_v_reg_1398_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ret_4_reg_1403_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ret_4_reg_1403_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ret_4_reg_1403_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_4_reg_1403_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rhs_1_fu_140_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rhs_1_fu_140_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln1072_4_reg_1320_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln1072_4_reg_1320_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1072_4_reg_1320_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1072_4_reg_1320_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln43_8_reg_1305_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln43_8_reg_1305_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln43_8_reg_1305_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sext_ln56_mid2_v_reg_1444_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sext_ln56_mid2_v_reg_1444_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sext_ln56_mid2_v_reg_1444_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_16\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_17\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_18\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_20\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \addr_V_11_reg_1261[5]_i_21\ : label is "soft_lutpair357";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \addr_V_11_reg_1261_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr_V_11_reg_1261_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr_V_1_fu_164_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr_V_1_fu_164_reg[5]_i_3\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter11_reg_reg_srl10 : label is "inst/\grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/ap_loop_exit_ready_pp0_iter11_reg_reg_srl10 ";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_i_1 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \empty_reg_1351_pp0_iter3_reg[0]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \empty_reg_1351_pp0_iter3_reg[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \first_itr_mid2_reg_1328[0]_i_1\ : label is "soft_lutpair344";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/first_itr_mid2_reg_1328_pp0_iter5_reg_reg ";
  attribute srl_name of \first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4 ";
  attribute SOFT_HLUTNM of grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg_i_1 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \icmp_ln1072_3_reg_1394[0]_i_16\ : label is "soft_lutpair355";
  attribute srl_bus_name of \icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9\ : label is "inst/\grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg ";
  attribute srl_name of \icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9\ : label is "inst/\grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178/icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \icmp_ln1080_1_reg_1362[0]_i_12\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \icmp_ln1080_1_reg_1362[0]_i_15\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \icmp_ln1080_1_reg_1362[0]_i_16\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \icmp_ln1080_reg_1256[0]_i_1\ : label is "soft_lutpair353";
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten141_fu_172_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[40]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten68_fu_156_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[34]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_148_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \j_fu_144[0]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \j_fu_144[1]_i_1\ : label is "soft_lutpair356";
  attribute ADDER_THRESHOLD of \m_fu_168_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \m_fu_168_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \m_fu_168_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \m_fu_168_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[1]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[1]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[2]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[2]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[4]_i_4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[6]_i_10\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[6]_i_11\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[6]_i_12\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \mul_ln56_mid2_v_reg_1398[6]_i_9\ : label is "soft_lutpair358";
  attribute ADDER_THRESHOLD of \mul_ln56_mid2_v_reg_1398_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln56_mid2_v_reg_1398_reg[6]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \or_ln1072_reg_1315[0]_i_1\ : label is "soft_lutpair344";
  attribute ADDER_THRESHOLD of \ret_4_reg_1403_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_4_reg_1403_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_4_reg_1403_reg[3]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_4_reg_1403_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_4_reg_1403_reg[7]_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \rhs_1_fu_140[0]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \rhs_1_fu_140[2]_i_1\ : label is "soft_lutpair352";
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rhs_1_fu_140_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln1072_4_reg_1320[0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \select_ln1072_4_reg_1320[0]_i_26\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \select_ln43_8_reg_1305[0]_i_2\ : label is "soft_lutpair351";
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sext_ln56_mid2_v_reg_1444_reg[6]_i_1\ : label is 35;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  \conv_i_i208_cast_reg_1190_reg[2]_0\(64 downto 0) <= \^conv_i_i208_cast_reg_1190_reg[2]_0\(64 downto 0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_11001,
      I3 => first_itr_mid2_reg_1328_pp0_iter6_reg,
      I4 => ap_enable_reg_pp0_iter7,
      O => gmem_AWVALID
    );
\add_ln587_1_reg_1439[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln43_reg_1270_pp0_iter4_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => add_ln587_1_reg_14390
    );
\add_ln587_1_reg_1439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(0),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(0),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(10),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(10),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(1),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(1),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(2),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(2),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(3),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(3),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(4),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(4),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(5),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(5),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(6),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(6),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(7),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(7),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(8),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(8),
      R => '0'
    );
\add_ln587_1_reg_1439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln587_1_reg_14390,
      D => add_ln587_1_fu_978_p2(9),
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(9),
      R => '0'
    );
\addr_V_10_reg_1241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(0),
      Q => addr_V_10_reg_1241(0),
      R => '0'
    );
\addr_V_10_reg_1241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(1),
      Q => addr_V_10_reg_1241(1),
      R => '0'
    );
\addr_V_10_reg_1241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(2),
      Q => addr_V_10_reg_1241(2),
      R => '0'
    );
\addr_V_10_reg_1241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(3),
      Q => addr_V_10_reg_1241(3),
      R => '0'
    );
\addr_V_10_reg_1241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(4),
      Q => addr_V_10_reg_1241(4),
      R => '0'
    );
\addr_V_10_reg_1241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(5),
      Q => addr_V_10_reg_1241(5),
      R => '0'
    );
\addr_V_11_reg_1261[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(0),
      I1 => addr_V_4_fu_435_p2(0),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(0)
    );
\addr_V_11_reg_1261[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(1),
      I1 => addr_V_4_fu_435_p2(1),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(1)
    );
\addr_V_11_reg_1261[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(2),
      I1 => addr_V_4_fu_435_p2(2),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(2)
    );
\addr_V_11_reg_1261[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(3),
      I1 => addr_V_4_fu_435_p2(3),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(3)
    );
\addr_V_11_reg_1261[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595599966A66AAA"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => addr_V_1_fu_1641,
      I2 => icmp_ln1072_reg_1279,
      I3 => addr_V_11_reg_1261(3),
      I4 => addr_V_10_reg_1241(3),
      I5 => lhs_fu_160(3),
      O => \addr_V_11_reg_1261[3]_i_3_n_4\
    );
\addr_V_11_reg_1261[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082A5D7FF7D5A280"
    )
        port map (
      I0 => addr_V_1_fu_1641,
      I1 => icmp_ln1072_reg_1279,
      I2 => addr_V_11_reg_1261(2),
      I3 => addr_V_10_reg_1241(2),
      I4 => lhs_fu_160(2),
      I5 => sext_ln885_cast_reg_1209(2),
      O => \addr_V_11_reg_1261[3]_i_4_n_4\
    );
\addr_V_11_reg_1261[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082A5D7FF7D5A280"
    )
        port map (
      I0 => addr_V_1_fu_1641,
      I1 => icmp_ln1072_reg_1279,
      I2 => addr_V_11_reg_1261(1),
      I3 => addr_V_10_reg_1241(1),
      I4 => lhs_fu_160(1),
      I5 => sext_ln885_cast_reg_1209(1),
      O => \addr_V_11_reg_1261[3]_i_5_n_4\
    );
\addr_V_11_reg_1261[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082A5D7FF7D5A280"
    )
        port map (
      I0 => addr_V_1_fu_1641,
      I1 => icmp_ln1072_reg_1279,
      I2 => addr_V_11_reg_1261(0),
      I3 => addr_V_10_reg_1241(0),
      I4 => lhs_fu_160(0),
      I5 => sext_ln885_cast_reg_1209(0),
      O => \addr_V_11_reg_1261[3]_i_6_n_4\
    );
\addr_V_11_reg_1261[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(4),
      I1 => addr_V_4_fu_435_p2(4),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(4)
    );
\addr_V_11_reg_1261[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(5),
      I1 => addr_V_4_fu_435_p2(5),
      I2 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      I3 => icmp_ln45_fu_410_p2,
      O => addr_V_11_fu_448_p3(5)
    );
\addr_V_11_reg_1261[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => sext_ln232_fu_416_p1(4),
      I2 => \addr_V_11_reg_1261[5]_i_17_n_4\,
      I3 => \addr_V_11_reg_1261[5]_i_16_n_4\,
      I4 => sext_ln232_fu_416_p1(5),
      O => \addr_V_11_reg_1261[5]_i_10_n_4\
    );
\addr_V_11_reg_1261[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(4),
      I1 => sext_ln232_fu_416_p1(3),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => sext_ln885_cast_reg_1209(2),
      I4 => \addr_V_11_reg_1261[5]_i_17_n_4\,
      I5 => sext_ln232_fu_416_p1(4),
      O => \addr_V_11_reg_1261[5]_i_11_n_4\
    );
\addr_V_11_reg_1261[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(3),
      I1 => sext_ln232_fu_416_p1(2),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => sext_ln885_cast_reg_1209(2),
      I4 => sext_ln232_fu_416_p1(3),
      I5 => \addr_V_11_reg_1261[5]_i_18_n_4\,
      O => \addr_V_11_reg_1261[5]_i_12_n_4\
    );
\addr_V_11_reg_1261[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(2),
      I1 => \addr_V_11_reg_1261[5]_i_19_n_4\,
      I2 => sext_ln885_cast_reg_1209(1),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I4 => sext_ln232_fu_416_p1(1),
      I5 => \addr_V_11_reg_1261[5]_i_20_n_4\,
      O => \addr_V_11_reg_1261[5]_i_13_n_4\
    );
\addr_V_11_reg_1261[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(1),
      I1 => sext_ln232_fu_416_p1(1),
      I2 => sext_ln885_cast_reg_1209(1),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I4 => \addr_V_11_reg_1261[5]_i_21_n_4\,
      O => \addr_V_11_reg_1261[5]_i_14_n_4\
    );
\addr_V_11_reg_1261[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(0),
      I1 => sext_ln232_fu_416_p1(0),
      I2 => sext_ln885_cast_reg_1209(0),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      O => \addr_V_11_reg_1261[5]_i_15_n_4\
    );
\addr_V_11_reg_1261[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(3),
      I1 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I2 => sext_ln885_cast_reg_1209(2),
      O => \addr_V_11_reg_1261[5]_i_16_n_4\
    );
\addr_V_11_reg_1261[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBB8E228"
    )
        port map (
      I0 => \addr_V_11_reg_1261[5]_i_18_n_4\,
      I1 => sext_ln232_fu_416_p1(3),
      I2 => sext_ln885_cast_reg_1209(2),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => sext_ln232_fu_416_p1(2),
      O => \addr_V_11_reg_1261[5]_i_17_n_4\
    );
\addr_V_11_reg_1261[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I1 => sext_ln885_cast_reg_1209(2),
      I2 => sext_ln232_fu_416_p1(2),
      I3 => \addr_V_11_reg_1261[5]_i_19_n_4\,
      I4 => \addr_V_11_reg_1261[5]_i_22_n_4\,
      O => \addr_V_11_reg_1261[5]_i_18_n_4\
    );
\addr_V_11_reg_1261[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696969FF69FFFFFF"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(1),
      I1 => sext_ln885_cast_reg_1209(1),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I3 => sext_ln885_cast_reg_1209(0),
      I4 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      I5 => sext_ln232_fu_416_p1(0),
      O => \addr_V_11_reg_1261[5]_i_19_n_4\
    );
\addr_V_11_reg_1261[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(2),
      I1 => sext_ln885_cast_reg_1209(2),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      O => \addr_V_11_reg_1261[5]_i_20_n_4\
    );
\addr_V_11_reg_1261[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(0),
      I1 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      I2 => sext_ln885_cast_reg_1209(0),
      O => \addr_V_11_reg_1261[5]_i_21_n_4\
    );
\addr_V_11_reg_1261[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(1),
      I1 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I2 => sext_ln885_cast_reg_1209(1),
      O => \addr_V_11_reg_1261[5]_i_22_n_4\
    );
\addr_V_11_reg_1261[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      O => \addr_V_11_reg_1261[5]_i_4_n_4\
    );
\addr_V_11_reg_1261[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA66699599555"
    )
        port map (
      I0 => sext_ln232_fu_416_p1(4),
      I1 => addr_V_1_fu_1641,
      I2 => icmp_ln1072_reg_1279,
      I3 => addr_V_11_reg_1261(5),
      I4 => addr_V_10_reg_1241(5),
      I5 => lhs_fu_160(5),
      O => \addr_V_11_reg_1261[5]_i_5_n_4\
    );
\addr_V_11_reg_1261[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595599966A66AAA"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => addr_V_1_fu_1641,
      I2 => icmp_ln1072_reg_1279,
      I3 => addr_V_11_reg_1261(4),
      I4 => addr_V_10_reg_1241(4),
      I5 => lhs_fu_160(4),
      O => \addr_V_11_reg_1261[5]_i_6_n_4\
    );
\addr_V_11_reg_1261[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      O => \addr_V_11_reg_1261[5]_i_8_n_4\
    );
\addr_V_11_reg_1261[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA5556"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => \addr_V_11_reg_1261[5]_i_16_n_4\,
      I2 => \addr_V_11_reg_1261[5]_i_17_n_4\,
      I3 => sext_ln232_fu_416_p1(4),
      I4 => sext_ln232_fu_416_p1(5),
      O => \addr_V_11_reg_1261[5]_i_9_n_4\
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(0),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(0),
      R => '0'
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(1),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(1),
      R => '0'
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(2),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(2),
      R => '0'
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(3),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(3),
      R => '0'
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(4),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(4),
      R => '0'
    );
\addr_V_11_reg_1261_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_reg_1261(5),
      Q => addr_V_11_reg_1261_pp0_iter2_reg(5),
      R => '0'
    );
\addr_V_11_reg_1261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(0),
      Q => addr_V_11_reg_1261(0),
      R => '0'
    );
\addr_V_11_reg_1261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(1),
      Q => addr_V_11_reg_1261(1),
      R => '0'
    );
\addr_V_11_reg_1261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(2),
      Q => addr_V_11_reg_1261(2),
      R => '0'
    );
\addr_V_11_reg_1261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(3),
      Q => addr_V_11_reg_1261(3),
      R => '0'
    );
\addr_V_11_reg_1261_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_V_11_reg_1261_reg[3]_i_2_n_4\,
      CO(2) => \addr_V_11_reg_1261_reg[3]_i_2_n_5\,
      CO(1) => \addr_V_11_reg_1261_reg[3]_i_2_n_6\,
      CO(0) => \addr_V_11_reg_1261_reg[3]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => sext_ln885_cast_reg_1209(2),
      DI(2 downto 0) => sext_ln232_fu_416_p1(2 downto 0),
      O(3 downto 0) => addr_V_4_fu_435_p2(3 downto 0),
      S(3) => \addr_V_11_reg_1261[3]_i_3_n_4\,
      S(2) => \addr_V_11_reg_1261[3]_i_4_n_4\,
      S(1) => \addr_V_11_reg_1261[3]_i_5_n_4\,
      S(0) => \addr_V_11_reg_1261[3]_i_6_n_4\
    );
\addr_V_11_reg_1261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(4),
      Q => addr_V_11_reg_1261(4),
      R => '0'
    );
\addr_V_11_reg_1261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => addr_V_11_fu_448_p3(5),
      Q => addr_V_11_reg_1261(5),
      R => '0'
    );
\addr_V_11_reg_1261_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_V_11_reg_1261_reg[3]_i_2_n_4\,
      CO(3 downto 1) => \NLW_addr_V_11_reg_1261_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_V_11_reg_1261_reg[5]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_V_11_reg_1261[5]_i_4_n_4\,
      O(3 downto 2) => \NLW_addr_V_11_reg_1261_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => addr_V_4_fu_435_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_V_11_reg_1261[5]_i_5_n_4\,
      S(0) => \addr_V_11_reg_1261[5]_i_6_n_4\
    );
\addr_V_11_reg_1261_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_V_11_reg_1261_reg[5]_i_7_n_4\,
      CO(3) => \NLW_addr_V_11_reg_1261_reg[5]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      CO(1) => \addr_V_11_reg_1261_reg[5]_i_3_n_6\,
      CO(0) => \addr_V_11_reg_1261_reg[5]_i_3_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \addr_V_11_reg_1261[5]_i_8_n_4\,
      DI(1 downto 0) => sext_ln56_cast_reg_1185(5 downto 4),
      O(3 downto 0) => \NLW_addr_V_11_reg_1261_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \addr_V_11_reg_1261[5]_i_9_n_4\,
      S(1) => \addr_V_11_reg_1261[5]_i_10_n_4\,
      S(0) => \addr_V_11_reg_1261[5]_i_11_n_4\
    );
\addr_V_11_reg_1261_reg[5]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_V_11_reg_1261_reg[5]_i_7_n_4\,
      CO(2) => \addr_V_11_reg_1261_reg[5]_i_7_n_5\,
      CO(1) => \addr_V_11_reg_1261_reg[5]_i_7_n_6\,
      CO(0) => \addr_V_11_reg_1261_reg[5]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln56_cast_reg_1185(3 downto 0),
      O(3 downto 0) => \NLW_addr_V_11_reg_1261_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_V_11_reg_1261[5]_i_12_n_4\,
      S(2) => \addr_V_11_reg_1261[5]_i_13_n_4\,
      S(1) => \addr_V_11_reg_1261[5]_i_14_n_4\,
      S(0) => \addr_V_11_reg_1261[5]_i_15_n_4\
    );
\addr_V_12_reg_1337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[0]_i_1_n_4\,
      Q => addr_V_12_reg_1337(0),
      R => '0'
    );
\addr_V_12_reg_1337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[1]_i_1_n_4\,
      Q => addr_V_12_reg_1337(1),
      R => '0'
    );
\addr_V_12_reg_1337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[2]_i_1_n_4\,
      Q => addr_V_12_reg_1337(2),
      R => '0'
    );
\addr_V_12_reg_1337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[3]_i_1_n_4\,
      Q => addr_V_12_reg_1337(3),
      R => '0'
    );
\addr_V_12_reg_1337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[4]_i_1_n_4\,
      Q => addr_V_12_reg_1337(4),
      R => '0'
    );
\addr_V_12_reg_1337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \addr_V_1_fu_164[5]_i_2_n_4\,
      Q => addr_V_12_reg_1337(5),
      R => '0'
    );
\addr_V_1_fu_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[0]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(0),
      O => \addr_V_1_fu_164[0]_i_1_n_4\
    );
\addr_V_1_fu_164[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[1]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(1),
      O => \addr_V_1_fu_164[1]_i_1_n_4\
    );
\addr_V_1_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[2]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(2),
      O => \addr_V_1_fu_164[2]_i_1_n_4\
    );
\addr_V_1_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[3]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(3),
      O => \addr_V_1_fu_164[3]_i_1_n_4\
    );
\addr_V_1_fu_164[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => \addr_V_1_fu_164_reg_n_4_[3]\,
      O => \addr_V_1_fu_164[3]_i_3_n_4\
    );
\addr_V_1_fu_164[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[2]\,
      I1 => sext_ln885_cast_reg_1209(2),
      O => \addr_V_1_fu_164[3]_i_4_n_4\
    );
\addr_V_1_fu_164[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[1]\,
      I1 => sext_ln885_cast_reg_1209(1),
      O => \addr_V_1_fu_164[3]_i_5_n_4\
    );
\addr_V_1_fu_164[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[0]\,
      I1 => sext_ln885_cast_reg_1209(0),
      O => \addr_V_1_fu_164[3]_i_6_n_4\
    );
\addr_V_1_fu_164[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[4]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(4),
      O => \addr_V_1_fu_164[4]_i_1_n_4\
    );
\addr_V_1_fu_164[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I2 => icmp_ln1072_reg_1279,
      I3 => ap_block_pp0_stage0_11001,
      O => addr_V_1_fu_164
    );
\addr_V_1_fu_164[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[5]\,
      I1 => icmp_ln45_reg_1251,
      I2 => icmp_ln1080_reg_1256,
      I3 => addr_V_fu_623_p2(5),
      O => \addr_V_1_fu_164[5]_i_2_n_4\
    );
\addr_V_1_fu_164[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      O => \addr_V_1_fu_164[5]_i_4_n_4\
    );
\addr_V_1_fu_164[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \addr_V_1_fu_164_reg_n_4_[4]\,
      I1 => \addr_V_1_fu_164_reg_n_4_[5]\,
      O => \addr_V_1_fu_164[5]_i_5_n_4\
    );
\addr_V_1_fu_164[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => \addr_V_1_fu_164_reg_n_4_[4]\,
      O => \addr_V_1_fu_164[5]_i_6_n_4\
    );
\addr_V_1_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[0]_i_1_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[0]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[1]_i_1_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[1]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[2]_i_1_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[2]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[3]_i_1_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[3]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_V_1_fu_164_reg[3]_i_2_n_4\,
      CO(2) => \addr_V_1_fu_164_reg[3]_i_2_n_5\,
      CO(1) => \addr_V_1_fu_164_reg[3]_i_2_n_6\,
      CO(0) => \addr_V_1_fu_164_reg[3]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => sext_ln885_cast_reg_1209(2),
      DI(2) => \addr_V_1_fu_164_reg_n_4_[2]\,
      DI(1) => \addr_V_1_fu_164_reg_n_4_[1]\,
      DI(0) => \addr_V_1_fu_164_reg_n_4_[0]\,
      O(3 downto 0) => addr_V_fu_623_p2(3 downto 0),
      S(3) => \addr_V_1_fu_164[3]_i_3_n_4\,
      S(2) => \addr_V_1_fu_164[3]_i_4_n_4\,
      S(1) => \addr_V_1_fu_164[3]_i_5_n_4\,
      S(0) => \addr_V_1_fu_164[3]_i_6_n_4\
    );
\addr_V_1_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[4]_i_1_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[4]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => addr_V_1_fu_164,
      D => \addr_V_1_fu_164[5]_i_2_n_4\,
      Q => \addr_V_1_fu_164_reg_n_4_[5]\,
      R => first_itr_reg_3040
    );
\addr_V_1_fu_164_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_V_1_fu_164_reg[3]_i_2_n_4\,
      CO(3 downto 1) => \NLW_addr_V_1_fu_164_reg[5]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_V_1_fu_164_reg[5]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_V_1_fu_164[5]_i_4_n_4\,
      O(3 downto 2) => \NLW_addr_V_1_fu_164_reg[5]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => addr_V_fu_623_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_V_1_fu_164[5]_i_5_n_4\,
      S(0) => \addr_V_1_fu_164[5]_i_6_n_4\
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter12_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => SR(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SR(0)
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => SR(0)
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => SR(0)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080088"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      I2 => icmp_ln43_fu_456_p25_in,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_i_1_n_4
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => ap_block_pp0_stage0_11001,
      I4 => icmp_ln43_reg_1270_pp0_iter4_reg,
      O => ap_enable_reg_pp0_iter6_i_1_n_4
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6_i_1_n_4,
      Q => ap_enable_reg_pp0_iter6,
      R => '0'
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SR(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter11_reg_reg_srl10: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_4
    );
ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln43_fu_456_p25_in,
      I1 => ap_enable_reg_pp0_iter1,
      O => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_ready
    );
\ap_loop_exit_ready_pp0_iter12_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_4,
      Q => ap_loop_exit_ready_pp0_iter12_reg,
      R => '0'
    );
\conv_i_i208_cast_reg_1190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_reg_reg_0(0),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      R => '0'
    );
\conv_i_i208_cast_reg_1190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_reg_reg_0(1),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      R => '0'
    );
\conv_i_i208_cast_reg_1190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_reg_reg_0(2),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      R => '0'
    );
\data_p2[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000800000"
    )
        port map (
      I0 => gmem_AWREADY,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => first_itr_mid2_reg_1328_pp0_iter6_reg,
      I3 => ap_block_pp0_stage0_11001,
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFAAAAAAAA"
    )
        port map (
      I0 => empty_n_reg,
      I1 => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => ap_block_pp0_stage0_11001,
      I4 => empty_n_reg_0,
      I5 => gmem_BVALID,
      O => data_vld_reg_0
    );
\empty_reg_1351_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_1351_reg_n_4_[0]\,
      I1 => \empty_reg_1351_reg[0]__0_n_4\,
      O => \empty_reg_1351_pp0_iter3_reg[0]_i_1_n_4\
    );
\empty_reg_1351_pp0_iter3_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_1351_reg_n_4_[0]\,
      I1 => \empty_reg_1351_reg[1]__0_n_4\,
      O => \empty_reg_1351_pp0_iter3_reg[1]_i_1_n_4\
    );
\empty_reg_1351_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \empty_reg_1351_pp0_iter3_reg[0]_i_1_n_4\,
      Q => empty_reg_1351_pp0_iter3_reg(0),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(10),
      Q => empty_reg_1351_pp0_iter3_reg(10),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \empty_reg_1351_pp0_iter3_reg[1]_i_1_n_4\,
      Q => empty_reg_1351_pp0_iter3_reg(1),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(2),
      Q => empty_reg_1351_pp0_iter3_reg(2),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(3),
      Q => empty_reg_1351_pp0_iter3_reg(3),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(4),
      Q => empty_reg_1351_pp0_iter3_reg(4),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(5),
      Q => empty_reg_1351_pp0_iter3_reg(5),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(6),
      Q => empty_reg_1351_pp0_iter3_reg(6),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(7),
      Q => empty_reg_1351_pp0_iter3_reg(7),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(8),
      Q => empty_reg_1351_pp0_iter3_reg(8),
      R => '0'
    );
\empty_reg_1351_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dout(9),
      Q => empty_reg_1351_pp0_iter3_reg(9),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(0),
      Q => empty_reg_1351_pp0_iter4_reg(0),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(10),
      Q => empty_reg_1351_pp0_iter4_reg(10),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(1),
      Q => empty_reg_1351_pp0_iter4_reg(1),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(2),
      Q => empty_reg_1351_pp0_iter4_reg(2),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(3),
      Q => empty_reg_1351_pp0_iter4_reg(3),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(4),
      Q => empty_reg_1351_pp0_iter4_reg(4),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(5),
      Q => empty_reg_1351_pp0_iter4_reg(5),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(6),
      Q => empty_reg_1351_pp0_iter4_reg(6),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(7),
      Q => empty_reg_1351_pp0_iter4_reg(7),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(8),
      Q => empty_reg_1351_pp0_iter4_reg(8),
      R => '0'
    );
\empty_reg_1351_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => empty_reg_1351_pp0_iter3_reg(9),
      Q => empty_reg_1351_pp0_iter4_reg(9),
      R => '0'
    );
\empty_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => zext_ln43_5_cast_reg_1203_reg(0),
      Q => \empty_reg_1351_reg_n_4_[0]\,
      R => '0'
    );
\empty_reg_1351_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mul_mul_5ns_11s_11_4_1_U6_n_19,
      Q => \empty_reg_1351_reg[0]__0_n_4\,
      R => '0'
    );
\empty_reg_1351_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mul_mul_5ns_11s_11_4_1_U6_n_18,
      Q => \empty_reg_1351_reg[1]__0_n_4\,
      R => '0'
    );
\empty_reg_1351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => zext_ln43_5_cast_reg_1203_reg(2),
      Q => \empty_reg_1351_reg_n_4_[2]\,
      R => '0'
    );
\empty_reg_1351_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mul_mul_5ns_11s_11_4_1_U6_n_17,
      Q => \empty_reg_1351_reg[2]__0_n_4\,
      R => '0'
    );
\empty_reg_1351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => zext_ln43_5_cast_reg_1203_reg(3),
      Q => \empty_reg_1351_reg_n_4_[3]\,
      R => '0'
    );
\empty_reg_1351_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mul_mul_5ns_11s_11_4_1_U6_n_16,
      Q => \empty_reg_1351_reg[3]__0_n_4\,
      R => '0'
    );
\empty_reg_1351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => zext_ln43_5_cast_reg_1203_reg(4),
      Q => \empty_reg_1351_reg_n_4_[4]\,
      R => '0'
    );
\empty_reg_1351_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mul_mul_5ns_11s_11_4_1_U6_n_15,
      Q => \empty_reg_1351_reg[4]__0_n_4\,
      R => '0'
    );
\empty_reg_1351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => zext_ln43_5_cast_reg_1203_reg(5),
      Q => \empty_reg_1351_reg_n_4_[5]\,
      R => '0'
    );
\first_itr_mid2_reg_1328[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => icmp_ln1072_2_fu_503_p2,
      I1 => exitcond_flatten165_fu_515_p2,
      I2 => p_0_in,
      I3 => addr_V_1_fu_1641,
      I4 => first_itr_reg_304,
      O => first_itr_mid2_fu_554_p2
    );
\first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => first_itr_mid2_reg_1328,
      Q => \first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4_n_4\
    );
\first_itr_mid2_reg_1328_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \first_itr_mid2_reg_1328_pp0_iter5_reg_reg[0]_srl4_n_4\,
      Q => first_itr_mid2_reg_1328_pp0_iter6_reg,
      R => '0'
    );
\first_itr_mid2_reg_1328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => first_itr_mid2_fu_554_p2,
      Q => first_itr_mid2_reg_1328,
      R => '0'
    );
\first_itr_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => first_itr_reg_304,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => p_0_in,
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 1) => Q(3 downto 2),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_exit_ready_pp0_iter12_reg => ap_loop_exit_ready_pp0_iter12_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      first_itr_reg_304 => first_itr_reg_304,
      first_itr_reg_3040 => first_itr_reg_3040,
      \first_itr_reg_304_reg[0]\ => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      indvar_flatten141_fu_172 => indvar_flatten141_fu_172,
      indvar_flatten68_fu_156(0) => indvar_flatten68_fu_156(2),
      \indvar_flatten68_fu_156_reg[0]\ => \indvar_flatten68_fu_156_reg_n_4_[0]\,
      indvar_flatten_fu_148(0) => indvar_flatten_fu_148(2),
      \indvar_flatten_fu_148_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \indvar_flatten_fu_148_reg[0]_0\ => \indvar_flatten_fu_148_reg_n_4_[0]\,
      \indvar_flatten_fu_148_reg[33]\(0) => exitcond_flatten165_fu_515_p2
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2222222222222"
    )
        port map (
      I0 => empty_n_reg,
      I1 => gmem_BVALID,
      I2 => empty_n_reg_0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_enable_reg_pp0_iter13,
      I5 => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      O => data_vld_reg
    );
grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln43_fu_456_p25_in,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      O => \ap_CS_fsm_reg[29]\
    );
\icmp_ln1072_3_reg_1394[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      O => icmp_ln1072_3_reg_13940
    );
\icmp_ln1072_3_reg_1394[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(16),
      I1 => k_fu_758_p2(17),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(15),
      O => \icmp_ln1072_3_reg_1394[0]_i_10_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(13),
      I1 => k_fu_758_p2(14),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(12),
      O => \icmp_ln1072_3_reg_1394[0]_i_11_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(10),
      I1 => k_fu_758_p2(11),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(9),
      O => \icmp_ln1072_3_reg_1394[0]_i_12_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(7),
      I1 => k_fu_758_p2(8),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(6),
      O => \icmp_ln1072_3_reg_1394[0]_i_13_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(4),
      I1 => k_fu_758_p2(5),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(3),
      O => \icmp_ln1072_3_reg_1394[0]_i_14_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I1 => k_fu_758_p2(1),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(2),
      I4 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      I5 => \icmp_ln1072_3_reg_1394[0]_i_16_n_4\,
      O => \icmp_ln1072_3_reg_1394[0]_i_15_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => select_ln1072_4_reg_1320,
      I1 => icmp_ln1072_reg_1279,
      I2 => select_ln43_8_reg_1305,
      I3 => rhs_1_load_reg_1274(0),
      O => \icmp_ln1072_3_reg_1394[0]_i_16_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I1 => k_fu_758_p2(30),
      I2 => k_fu_758_p2(31),
      O => \icmp_ln1072_3_reg_1394[0]_i_4_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(28),
      I1 => k_fu_758_p2(29),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(27),
      O => \icmp_ln1072_3_reg_1394[0]_i_5_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(25),
      I1 => k_fu_758_p2(26),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(24),
      O => \icmp_ln1072_3_reg_1394[0]_i_6_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(22),
      I1 => k_fu_758_p2(23),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(21),
      O => \icmp_ln1072_3_reg_1394[0]_i_8_n_4\
    );
\icmp_ln1072_3_reg_1394[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => k_fu_758_p2(19),
      I1 => k_fu_758_p2(20),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => k_fu_758_p2(18),
      O => \icmp_ln1072_3_reg_1394[0]_i_9_n_4\
    );
\icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => icmp_ln1072_3_reg_1394,
      Q => \icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9_n_4\
    );
\icmp_ln1072_3_reg_1394_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln1072_3_reg_1394_pp0_iter11_reg_reg[0]_srl9_n_4\,
      Q => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln1072_3_reg_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => icmp_ln1072_3_fu_764_p2,
      Q => icmp_ln1072_3_reg_1394,
      R => '0'
    );
\icmp_ln1072_3_reg_1394_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_4\,
      CO(3) => \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln1072_3_fu_764_p2,
      CO(1) => \icmp_ln1072_3_reg_1394_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln1072_3_reg_1394_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln1072_3_reg_1394[0]_i_4_n_4\,
      S(1) => \icmp_ln1072_3_reg_1394[0]_i_5_n_4\,
      S(0) => \icmp_ln1072_3_reg_1394[0]_i_6_n_4\
    );
\icmp_ln1072_3_reg_1394_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_4\,
      CO(3) => \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_4\,
      CO(2) => \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_5\,
      CO(1) => \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_6\,
      CO(0) => \icmp_ln1072_3_reg_1394_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1072_3_reg_1394[0]_i_8_n_4\,
      S(2) => \icmp_ln1072_3_reg_1394[0]_i_9_n_4\,
      S(1) => \icmp_ln1072_3_reg_1394[0]_i_10_n_4\,
      S(0) => \icmp_ln1072_3_reg_1394[0]_i_11_n_4\
    );
\icmp_ln1072_3_reg_1394_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_4\,
      CO(2) => \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_5\,
      CO(1) => \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_6\,
      CO(0) => \icmp_ln1072_3_reg_1394_reg[0]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1072_3_reg_1394_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1072_3_reg_1394[0]_i_12_n_4\,
      S(2) => \icmp_ln1072_3_reg_1394[0]_i_13_n_4\,
      S(1) => \icmp_ln1072_3_reg_1394[0]_i_14_n_4\,
      S(0) => \icmp_ln1072_3_reg_1394[0]_i_15_n_4\
    );
\icmp_ln1072_reg_1279_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1072_reg_1279,
      Q => icmp_ln1072_reg_1279_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1072_reg_1279_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1072_reg_1279_pp0_iter2_reg,
      Q => icmp_ln1072_reg_1279_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1072_reg_1279_pp0_iter3_reg,
      Q => icmp_ln1072_reg_1279_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1072_reg_1279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => p_0_in,
      Q => icmp_ln1072_reg_1279,
      R => '0'
    );
\icmp_ln1080_1_reg_1362[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(0),
      I1 => addr_V_11_reg_1261(0),
      I2 => sext_ln885_cast_reg_1209(0),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      O => \icmp_ln1080_1_reg_1362[0]_i_10_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54D5D5D5545454D5"
    )
        port map (
      I0 => addr_V_11_reg_1261(4),
      I1 => \icmp_ln1080_1_reg_1362[0]_i_13_n_4\,
      I2 => addr_V_11_reg_1261(3),
      I3 => sext_ln885_cast_reg_1209(2),
      I4 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I5 => addr_V_11_reg_1261(2),
      O => \icmp_ln1080_1_reg_1362[0]_i_11_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBB8E228"
    )
        port map (
      I0 => \icmp_ln1080_1_reg_1362[0]_i_13_n_4\,
      I1 => addr_V_11_reg_1261(3),
      I2 => sext_ln885_cast_reg_1209(2),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_11_reg_1261(2),
      O => \icmp_ln1080_1_reg_1362[0]_i_12_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F066F060606"
    )
        port map (
      I0 => \icmp_ln1080_1_reg_1362[0]_i_17_n_4\,
      I1 => addr_V_11_reg_1261(2),
      I2 => \icmp_ln1080_1_reg_1362[0]_i_14_n_4\,
      I3 => addr_V_11_reg_1261(1),
      I4 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I5 => sext_ln885_cast_reg_1209(1),
      O => \icmp_ln1080_1_reg_1362[0]_i_13_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696969FF69FFFFFF"
    )
        port map (
      I0 => addr_V_11_reg_1261(1),
      I1 => sext_ln885_cast_reg_1209(1),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I3 => sext_ln885_cast_reg_1209(0),
      I4 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      I5 => addr_V_11_reg_1261(0),
      O => \icmp_ln1080_1_reg_1362[0]_i_14_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => addr_V_11_reg_1261(2),
      I1 => sext_ln885_cast_reg_1209(2),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      O => \icmp_ln1080_1_reg_1362[0]_i_15_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => addr_V_11_reg_1261(0),
      I1 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      I2 => sext_ln885_cast_reg_1209(0),
      O => \icmp_ln1080_1_reg_1362[0]_i_16_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I1 => sext_ln885_cast_reg_1209(2),
      O => \icmp_ln1080_1_reg_1362[0]_i_17_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      O => \icmp_ln1080_1_reg_1362[0]_i_3_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A56"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => addr_V_11_reg_1261(4),
      I2 => \icmp_ln1080_1_reg_1362[0]_i_11_n_4\,
      I3 => addr_V_11_reg_1261(5),
      O => \icmp_ln1080_1_reg_1362[0]_i_4_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(5),
      I1 => \icmp_ln1080_1_reg_1362[0]_i_11_n_4\,
      I2 => addr_V_11_reg_1261(4),
      I3 => addr_V_11_reg_1261(5),
      O => \icmp_ln1080_1_reg_1362[0]_i_5_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(4),
      I1 => addr_V_11_reg_1261(3),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => sext_ln885_cast_reg_1209(2),
      I4 => \icmp_ln1080_1_reg_1362[0]_i_12_n_4\,
      I5 => addr_V_11_reg_1261(4),
      O => \icmp_ln1080_1_reg_1362[0]_i_6_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(3),
      I1 => addr_V_11_reg_1261(2),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => sext_ln885_cast_reg_1209(2),
      I4 => addr_V_11_reg_1261(3),
      I5 => \icmp_ln1080_1_reg_1362[0]_i_13_n_4\,
      O => \icmp_ln1080_1_reg_1362[0]_i_7_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(2),
      I1 => \icmp_ln1080_1_reg_1362[0]_i_14_n_4\,
      I2 => sext_ln885_cast_reg_1209(1),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I4 => addr_V_11_reg_1261(1),
      I5 => \icmp_ln1080_1_reg_1362[0]_i_15_n_4\,
      O => \icmp_ln1080_1_reg_1362[0]_i_8_n_4\
    );
\icmp_ln1080_1_reg_1362[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => sext_ln56_cast_reg_1185(1),
      I1 => addr_V_11_reg_1261(1),
      I2 => sext_ln885_cast_reg_1209(1),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I4 => \icmp_ln1080_1_reg_1362[0]_i_16_n_4\,
      O => \icmp_ln1080_1_reg_1362[0]_i_9_n_4\
    );
\icmp_ln1080_1_reg_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => icmp_ln1080_1_fu_675_p2,
      Q => icmp_ln1080_1_reg_1362,
      R => '0'
    );
\icmp_ln1080_1_reg_1362_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_4\,
      CO(3) => \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln1080_1_reg_1362_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln1080_1_reg_1362[0]_i_3_n_4\,
      DI(1 downto 0) => sext_ln56_cast_reg_1185(5 downto 4),
      O(3) => icmp_ln1080_1_fu_675_p2,
      O(2 downto 0) => \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => \icmp_ln1080_1_reg_1362[0]_i_4_n_4\,
      S(1) => \icmp_ln1080_1_reg_1362[0]_i_5_n_4\,
      S(0) => \icmp_ln1080_1_reg_1362[0]_i_6_n_4\
    );
\icmp_ln1080_1_reg_1362_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln1080_1_reg_1362_reg[0]_i_2_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln56_cast_reg_1185(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1080_1_reg_1362_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1080_1_reg_1362[0]_i_7_n_4\,
      S(2) => \icmp_ln1080_1_reg_1362[0]_i_8_n_4\,
      S(1) => \icmp_ln1080_1_reg_1362[0]_i_9_n_4\,
      S(0) => \icmp_ln1080_1_reg_1362[0]_i_10_n_4\
    );
\icmp_ln1080_reg_1256[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_V_11_reg_1261_reg[5]_i_3_n_5\,
      O => icmp_ln1080_fu_430_p2
    );
\icmp_ln1080_reg_1256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1080_fu_430_p2,
      Q => icmp_ln1080_reg_1256,
      R => '0'
    );
\icmp_ln43_reg_1270_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      Q => icmp_ln43_reg_1270_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln43_reg_1270_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln43_reg_1270_pp0_iter2_reg,
      Q => icmp_ln43_reg_1270_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln43_reg_1270_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln43_reg_1270_pp0_iter3_reg,
      Q => icmp_ln43_reg_1270_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln43_reg_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln43_fu_456_p25_in,
      Q => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      R => '0'
    );
\icmp_ln45_1_reg_1299[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \icmp_ln45_1_reg_1299[0]_i_2_n_4\,
      I1 => mul_mul_15ns_12ns_26_4_1_U5_n_41,
      I2 => mul_mul_15ns_12ns_26_4_1_U5_n_42,
      I3 => mul_mul_15ns_12ns_26_4_1_U5_n_43,
      I4 => \icmp_ln45_1_reg_1299[0]_i_3_n_4\,
      I5 => \icmp_ln45_1_reg_1299[0]_i_4_n_4\,
      O => icmp_ln45_1_fu_497_p2
    );
\icmp_ln45_1_reg_1299[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_37,
      I1 => mul_mul_15ns_12ns_26_4_1_U5_n_38,
      I2 => mul_mul_15ns_12ns_26_4_1_U5_n_39,
      I3 => mul_mul_15ns_12ns_26_4_1_U5_n_40,
      O => \icmp_ln45_1_reg_1299[0]_i_2_n_4\
    );
\icmp_ln45_1_reg_1299[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_33,
      I1 => mul_mul_15ns_12ns_26_4_1_U5_n_34,
      I2 => mul_mul_15ns_12ns_26_4_1_U5_n_35,
      I3 => mul_mul_15ns_12ns_26_4_1_U5_n_36,
      O => \icmp_ln45_1_reg_1299[0]_i_3_n_4\
    );
\icmp_ln45_1_reg_1299[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_30,
      I1 => m_fu_168_reg(0),
      I2 => mul_mul_15ns_12ns_26_4_1_U5_n_31,
      I3 => mul_mul_15ns_12ns_26_4_1_U5_n_32,
      O => \icmp_ln45_1_reg_1299[0]_i_4_n_4\
    );
\icmp_ln45_1_reg_1299_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln45_1_reg_1299,
      Q => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln45_1_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => icmp_ln45_1_fu_497_p2,
      Q => icmp_ln45_1_reg_1299,
      R => '0'
    );
\icmp_ln45_reg_1251[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \icmp_ln45_reg_1251[0]_i_2_n_4\,
      I1 => m_fu_168_reg(2),
      I2 => m_fu_168_reg(1),
      I3 => m_fu_168_reg(0),
      I4 => \icmp_ln45_reg_1251[0]_i_3_n_4\,
      I5 => \icmp_ln45_reg_1251[0]_i_4_n_4\,
      O => icmp_ln45_fu_410_p2
    );
\icmp_ln45_reg_1251[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => m_fu_168_reg(6),
      I1 => m_fu_168_reg(5),
      I2 => m_fu_168_reg(4),
      I3 => m_fu_168_reg(3),
      O => \icmp_ln45_reg_1251[0]_i_2_n_4\
    );
\icmp_ln45_reg_1251[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => m_fu_168_reg(10),
      I1 => m_fu_168_reg(9),
      I2 => m_fu_168_reg(8),
      I3 => m_fu_168_reg(7),
      O => \icmp_ln45_reg_1251[0]_i_3_n_4\
    );
\icmp_ln45_reg_1251[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => m_fu_168_reg(14),
      I1 => m_fu_168_reg(13),
      I2 => m_fu_168_reg(12),
      I3 => m_fu_168_reg(11),
      O => \icmp_ln45_reg_1251[0]_i_4_n_4\
    );
\icmp_ln45_reg_1251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln45_fu_410_p2,
      Q => icmp_ln45_reg_1251,
      R => '0'
    );
\indvar_flatten141_fu_172[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten141_fu_172_reg(0),
      O => \indvar_flatten141_fu_172[0]_i_2_n_4\
    );
\indvar_flatten141_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[0]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(0),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten141_fu_172_reg[0]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[0]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[0]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten141_fu_172_reg[0]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[0]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[0]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[0]_i_1_n_11\,
      S(3 downto 1) => indvar_flatten141_fu_172_reg(3 downto 1),
      S(0) => \indvar_flatten141_fu_172[0]_i_2_n_4\
    );
\indvar_flatten141_fu_172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[8]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(10),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[8]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(11),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[12]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(12),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[8]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[12]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[12]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[12]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[12]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[12]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[12]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[12]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(15 downto 12)
    );
\indvar_flatten141_fu_172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[12]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(13),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[12]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(14),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[12]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(15),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[16]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(16),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[12]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[16]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[16]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[16]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[16]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[16]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[16]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[16]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(19 downto 16)
    );
\indvar_flatten141_fu_172_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[16]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(17),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[16]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(18),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[16]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(19),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[0]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(1),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[20]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(20),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[16]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[20]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[20]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[20]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[20]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[20]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[20]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[20]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(23 downto 20)
    );
\indvar_flatten141_fu_172_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[20]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(21),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[20]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(22),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[20]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(23),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[24]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(24),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[20]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[24]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[24]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[24]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[24]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[24]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[24]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[24]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(27 downto 24)
    );
\indvar_flatten141_fu_172_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[24]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(25),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[24]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(26),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[24]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(27),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[28]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(28),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[24]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[28]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[28]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[28]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[28]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[28]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[28]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[28]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(31 downto 28)
    );
\indvar_flatten141_fu_172_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[28]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(29),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[0]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(2),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[28]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(30),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[28]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(31),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[32]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(32),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[28]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[32]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[32]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[32]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[32]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[32]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[32]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[32]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[32]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(35 downto 32)
    );
\indvar_flatten141_fu_172_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[32]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(33),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[32]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(34),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[32]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(35),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[36]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(36),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[32]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[36]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[36]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[36]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[36]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[36]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[36]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[36]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[36]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(39 downto 36)
    );
\indvar_flatten141_fu_172_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[36]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(37),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[36]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(38),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[36]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(39),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[0]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(3),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[40]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(40),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[36]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[40]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[40]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[40]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[40]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[40]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[40]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[40]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[40]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(43 downto 40)
    );
\indvar_flatten141_fu_172_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[40]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(41),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[40]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(42),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[40]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(43),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[44]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(44),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[40]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[44]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[44]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[44]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[44]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[44]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[44]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[44]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[44]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(47 downto 44)
    );
\indvar_flatten141_fu_172_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[44]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(45),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[44]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(46),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[44]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(47),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[48]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(48),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[44]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[48]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[48]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[48]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[48]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[48]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[48]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[48]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[48]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(51 downto 48)
    );
\indvar_flatten141_fu_172_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[48]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(49),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[4]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(4),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[0]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[4]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[4]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[4]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[4]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[4]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[4]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[4]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(7 downto 4)
    );
\indvar_flatten141_fu_172_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[48]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(50),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[48]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(51),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[52]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(52),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[48]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[52]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[52]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[52]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[52]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[52]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[52]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[52]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[52]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(55 downto 52)
    );
\indvar_flatten141_fu_172_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[52]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(53),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[52]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(54),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[52]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(55),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[56]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(56),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[52]_i_1_n_4\,
      CO(3 downto 2) => \NLW_indvar_flatten141_fu_172_reg[56]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten141_fu_172_reg[56]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[56]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten141_fu_172_reg[56]_i_1_O_UNCONNECTED\(3),
      O(2) => \indvar_flatten141_fu_172_reg[56]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[56]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[56]_i_1_n_11\,
      S(3) => '0',
      S(2 downto 0) => indvar_flatten141_fu_172_reg(58 downto 56)
    );
\indvar_flatten141_fu_172_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[56]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(57),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[56]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(58),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[4]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(5),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[4]_i_1_n_9\,
      Q => indvar_flatten141_fu_172_reg(6),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[4]_i_1_n_8\,
      Q => indvar_flatten141_fu_172_reg(7),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[8]_i_1_n_11\,
      Q => indvar_flatten141_fu_172_reg(8),
      R => first_itr_reg_3040
    );
\indvar_flatten141_fu_172_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten141_fu_172_reg[4]_i_1_n_4\,
      CO(3) => \indvar_flatten141_fu_172_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten141_fu_172_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten141_fu_172_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten141_fu_172_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten141_fu_172_reg[8]_i_1_n_8\,
      O(2) => \indvar_flatten141_fu_172_reg[8]_i_1_n_9\,
      O(1) => \indvar_flatten141_fu_172_reg[8]_i_1_n_10\,
      O(0) => \indvar_flatten141_fu_172_reg[8]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten141_fu_172_reg(11 downto 8)
    );
\indvar_flatten141_fu_172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => \indvar_flatten141_fu_172_reg[8]_i_1_n_10\,
      Q => indvar_flatten141_fu_172_reg(9),
      R => first_itr_reg_3040
    );
\indvar_flatten68_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \indvar_flatten68_fu_156_reg_n_4_[0]\,
      R => '0'
    );
\indvar_flatten68_fu_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(10),
      Q => \indvar_flatten68_fu_156_reg_n_4_[10]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(11),
      Q => \indvar_flatten68_fu_156_reg_n_4_[11]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(12),
      Q => \indvar_flatten68_fu_156_reg_n_4_[12]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[8]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[12]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[12]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[12]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(12 downto 9),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[12]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[11]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[10]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[9]\
    );
\indvar_flatten68_fu_156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(13),
      Q => \indvar_flatten68_fu_156_reg_n_4_[13]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(14),
      Q => \indvar_flatten68_fu_156_reg_n_4_[14]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(15),
      Q => \indvar_flatten68_fu_156_reg_n_4_[15]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(16),
      Q => \indvar_flatten68_fu_156_reg_n_4_[16]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[12]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[16]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[16]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[16]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(16 downto 13),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[16]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[15]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[14]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[13]\
    );
\indvar_flatten68_fu_156_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(17),
      Q => \indvar_flatten68_fu_156_reg_n_4_[17]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(18),
      Q => \indvar_flatten68_fu_156_reg_n_4_[18]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(19),
      Q => \indvar_flatten68_fu_156_reg_n_4_[19]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(1),
      Q => \indvar_flatten68_fu_156_reg_n_4_[1]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(20),
      Q => \indvar_flatten68_fu_156_reg_n_4_[20]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[16]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[20]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[20]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[20]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(20 downto 17),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[20]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[19]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[18]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[17]\
    );
\indvar_flatten68_fu_156_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(21),
      Q => \indvar_flatten68_fu_156_reg_n_4_[21]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(22),
      Q => \indvar_flatten68_fu_156_reg_n_4_[22]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(23),
      Q => \indvar_flatten68_fu_156_reg_n_4_[23]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(24),
      Q => \indvar_flatten68_fu_156_reg_n_4_[24]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[20]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[24]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[24]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[24]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(24 downto 21),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[24]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[23]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[22]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[21]\
    );
\indvar_flatten68_fu_156_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(25),
      Q => \indvar_flatten68_fu_156_reg_n_4_[25]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(26),
      Q => \indvar_flatten68_fu_156_reg_n_4_[26]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(27),
      Q => \indvar_flatten68_fu_156_reg_n_4_[27]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(28),
      Q => \indvar_flatten68_fu_156_reg_n_4_[28]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[24]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[28]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[28]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[28]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(28 downto 25),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[28]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[27]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[26]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[25]\
    );
\indvar_flatten68_fu_156_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(29),
      Q => \indvar_flatten68_fu_156_reg_n_4_[29]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(2),
      Q => \indvar_flatten68_fu_156_reg_n_4_[2]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(30),
      Q => \indvar_flatten68_fu_156_reg_n_4_[30]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(31),
      Q => \indvar_flatten68_fu_156_reg_n_4_[31]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(32),
      Q => \indvar_flatten68_fu_156_reg_n_4_[32]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[28]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[32]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[32]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[32]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[32]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(32 downto 29),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[32]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[31]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[30]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[29]\
    );
\indvar_flatten68_fu_156_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(33),
      Q => \indvar_flatten68_fu_156_reg_n_4_[33]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(34),
      Q => \indvar_flatten68_fu_156_reg_n_4_[34]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(35),
      Q => \indvar_flatten68_fu_156_reg_n_4_[35]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(36),
      Q => \indvar_flatten68_fu_156_reg_n_4_[36]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[32]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[36]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[36]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[36]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[36]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(36 downto 33),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[36]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[35]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[34]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[33]\
    );
\indvar_flatten68_fu_156_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(37),
      Q => \indvar_flatten68_fu_156_reg_n_4_[37]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(38),
      Q => \indvar_flatten68_fu_156_reg_n_4_[38]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(39),
      Q => \indvar_flatten68_fu_156_reg_n_4_[39]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(3),
      Q => \indvar_flatten68_fu_156_reg_n_4_[3]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(40),
      Q => \indvar_flatten68_fu_156_reg_n_4_[40]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[40]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[36]_i_1_n_4\,
      CO(3) => \NLW_indvar_flatten68_fu_156_reg[40]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten68_fu_156_reg[40]_i_3_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[40]_i_3_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[40]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(40 downto 37),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[40]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[39]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[38]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[37]\
    );
\indvar_flatten68_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(4),
      Q => \indvar_flatten68_fu_156_reg_n_4_[4]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten68_fu_156_reg[4]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[4]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[4]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[4]_i_1_n_7\,
      CYINIT => \indvar_flatten68_fu_156_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(4 downto 1),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[4]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[3]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[2]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[1]\
    );
\indvar_flatten68_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(5),
      Q => \indvar_flatten68_fu_156_reg_n_4_[5]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(6),
      Q => \indvar_flatten68_fu_156_reg_n_4_[6]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(7),
      Q => \indvar_flatten68_fu_156_reg_n_4_[7]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(8),
      Q => \indvar_flatten68_fu_156_reg_n_4_[8]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten68_fu_156_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten68_fu_156_reg[4]_i_1_n_4\,
      CO(3) => \indvar_flatten68_fu_156_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten68_fu_156_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten68_fu_156_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten68_fu_156_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1072_fu_580_p2(8 downto 5),
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[8]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[7]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[6]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[5]\
    );
\indvar_flatten68_fu_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => add_ln1072_fu_580_p2(9),
      Q => \indvar_flatten68_fu_156_reg_n_4_[9]\,
      R => indvar_flatten68_fu_156(2)
    );
\indvar_flatten_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \indvar_flatten_fu_148_reg_n_4_[0]\,
      R => '0'
    );
\indvar_flatten_fu_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(10),
      Q => \indvar_flatten_fu_148_reg_n_4_[10]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(11),
      Q => \indvar_flatten_fu_148_reg_n_4_[11]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(12),
      Q => \indvar_flatten_fu_148_reg_n_4_[12]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[8]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[12]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[12]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[12]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(12 downto 9),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[12]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[11]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[10]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[9]\
    );
\indvar_flatten_fu_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(13),
      Q => \indvar_flatten_fu_148_reg_n_4_[13]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(14),
      Q => \indvar_flatten_fu_148_reg_n_4_[14]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(15),
      Q => \indvar_flatten_fu_148_reg_n_4_[15]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(16),
      Q => \indvar_flatten_fu_148_reg_n_4_[16]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[12]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[16]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[16]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[16]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(16 downto 13),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[16]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[15]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[14]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[13]\
    );
\indvar_flatten_fu_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(17),
      Q => \indvar_flatten_fu_148_reg_n_4_[17]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(18),
      Q => \indvar_flatten_fu_148_reg_n_4_[18]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(19),
      Q => \indvar_flatten_fu_148_reg_n_4_[19]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(1),
      Q => \indvar_flatten_fu_148_reg_n_4_[1]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(20),
      Q => \indvar_flatten_fu_148_reg_n_4_[20]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[16]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[20]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[20]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[20]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(20 downto 17),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[20]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[19]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[18]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[17]\
    );
\indvar_flatten_fu_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(21),
      Q => \indvar_flatten_fu_148_reg_n_4_[21]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(22),
      Q => \indvar_flatten_fu_148_reg_n_4_[22]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(23),
      Q => \indvar_flatten_fu_148_reg_n_4_[23]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(24),
      Q => \indvar_flatten_fu_148_reg_n_4_[24]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[20]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[24]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[24]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[24]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(24 downto 21),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[24]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[23]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[22]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[21]\
    );
\indvar_flatten_fu_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(25),
      Q => \indvar_flatten_fu_148_reg_n_4_[25]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(26),
      Q => \indvar_flatten_fu_148_reg_n_4_[26]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(27),
      Q => \indvar_flatten_fu_148_reg_n_4_[27]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(28),
      Q => \indvar_flatten_fu_148_reg_n_4_[28]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[24]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[28]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[28]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[28]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(28 downto 25),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[28]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[27]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[26]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[25]\
    );
\indvar_flatten_fu_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(29),
      Q => \indvar_flatten_fu_148_reg_n_4_[29]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(2),
      Q => \indvar_flatten_fu_148_reg_n_4_[2]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(30),
      Q => \indvar_flatten_fu_148_reg_n_4_[30]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(31),
      Q => \indvar_flatten_fu_148_reg_n_4_[31]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(32),
      Q => \indvar_flatten_fu_148_reg_n_4_[32]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[28]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[32]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[32]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[32]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[32]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(32 downto 29),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[32]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[31]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[30]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[29]\
    );
\indvar_flatten_fu_148_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(33),
      Q => \indvar_flatten_fu_148_reg_n_4_[33]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(34),
      Q => \indvar_flatten_fu_148_reg_n_4_[34]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[32]_i_1_n_4\,
      CO(3 downto 1) => \NLW_indvar_flatten_fu_148_reg[34]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten_fu_148_reg[34]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten_fu_148_reg[34]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => indvar_flatten_op_fu_566_p2(34 downto 33),
      S(3 downto 2) => B"00",
      S(1) => \indvar_flatten_fu_148_reg_n_4_[34]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[33]\
    );
\indvar_flatten_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(3),
      Q => \indvar_flatten_fu_148_reg_n_4_[3]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(4),
      Q => \indvar_flatten_fu_148_reg_n_4_[4]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_148_reg[4]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[4]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[4]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[4]_i_1_n_7\,
      CYINIT => \indvar_flatten_fu_148_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(4 downto 1),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[4]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[3]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[2]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[1]\
    );
\indvar_flatten_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(5),
      Q => \indvar_flatten_fu_148_reg_n_4_[5]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(6),
      Q => \indvar_flatten_fu_148_reg_n_4_[6]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(7),
      Q => \indvar_flatten_fu_148_reg_n_4_[7]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(8),
      Q => \indvar_flatten_fu_148_reg_n_4_[8]\,
      R => indvar_flatten_fu_148(2)
    );
\indvar_flatten_fu_148_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_148_reg[4]_i_1_n_4\,
      CO(3) => \indvar_flatten_fu_148_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten_fu_148_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten_fu_148_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten_fu_148_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => indvar_flatten_op_fu_566_p2(8 downto 5),
      S(3) => \indvar_flatten_fu_148_reg_n_4_[8]\,
      S(2) => \indvar_flatten_fu_148_reg_n_4_[7]\,
      S(1) => \indvar_flatten_fu_148_reg_n_4_[6]\,
      S(0) => \indvar_flatten_fu_148_reg_n_4_[5]\
    );
\indvar_flatten_fu_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten141_fu_172,
      D => indvar_flatten_op_fu_566_p2(9),
      Q => \indvar_flatten_fu_148_reg_n_4_[9]\,
      R => indvar_flatten_fu_148(2)
    );
\j_3_reg_1332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => j_fu_144(0),
      Q => j_3_reg_1332(0),
      R => '0'
    );
\j_3_reg_1332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => j_fu_144(1),
      Q => j_3_reg_1332(1),
      R => '0'
    );
\j_4_reg_1379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_6,
      Q => j_4_reg_1379(0),
      R => '0'
    );
\j_4_reg_1379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_5,
      Q => j_4_reg_1379(1),
      R => '0'
    );
\j_fu_144[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => j_fu_144(0),
      I1 => or_ln1072_reg_1315,
      I2 => select_ln1072_4_reg_1320,
      O => indvar3_mid2_fu_747_p3(0)
    );
\j_fu_144[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => or_ln1072_reg_1315,
      I1 => j_fu_144(0),
      I2 => select_ln1072_4_reg_1320,
      I3 => j_fu_144(1),
      O => indvar3_mid2_fu_747_p3(1)
    );
\j_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_152,
      D => indvar3_mid2_fu_747_p3(0),
      Q => j_fu_144(0),
      R => first_itr_reg_3040
    );
\j_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_152,
      D => indvar3_mid2_fu_747_p3(1),
      Q => j_fu_144(1),
      R => first_itr_reg_3040
    );
\lhs_fu_160[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(0),
      I1 => addr_V_10_reg_1241(0),
      I2 => addr_V_11_reg_1261(0),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(0)
    );
\lhs_fu_160[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(1),
      I1 => addr_V_10_reg_1241(1),
      I2 => addr_V_11_reg_1261(1),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(1)
    );
\lhs_fu_160[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(2),
      I1 => addr_V_10_reg_1241(2),
      I2 => addr_V_11_reg_1261(2),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(2)
    );
\lhs_fu_160[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(3),
      I1 => addr_V_10_reg_1241(3),
      I2 => addr_V_11_reg_1261(3),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(3)
    );
\lhs_fu_160[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(4),
      I1 => addr_V_10_reg_1241(4),
      I2 => addr_V_11_reg_1261(4),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(4)
    );
\lhs_fu_160[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0CCAAAAAAAA"
    )
        port map (
      I0 => lhs_fu_160(5),
      I1 => addr_V_10_reg_1241(5),
      I2 => addr_V_11_reg_1261(5),
      I3 => icmp_ln1072_reg_1279,
      I4 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I5 => ap_enable_reg_pp0_iter2,
      O => sext_ln232_fu_416_p1(5)
    );
\lhs_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(0),
      Q => lhs_fu_160(0),
      R => first_itr_reg_3040
    );
\lhs_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(1),
      Q => lhs_fu_160(1),
      R => first_itr_reg_3040
    );
\lhs_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(2),
      Q => lhs_fu_160(2),
      R => first_itr_reg_3040
    );
\lhs_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(3),
      Q => lhs_fu_160(3),
      R => first_itr_reg_3040
    );
\lhs_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(4),
      Q => lhs_fu_160(4),
      R => first_itr_reg_3040
    );
\lhs_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln232_fu_416_p1(5),
      Q => lhs_fu_160(5),
      R => first_itr_reg_3040
    );
\m_fu_168[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_fu_168_reg(0),
      O => \m_fu_168[0]_i_2_n_4\
    );
\m_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[0]_i_1_n_11\,
      Q => m_fu_168_reg(0),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_fu_168_reg[0]_i_1_n_4\,
      CO(2) => \m_fu_168_reg[0]_i_1_n_5\,
      CO(1) => \m_fu_168_reg[0]_i_1_n_6\,
      CO(0) => \m_fu_168_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \m_fu_168_reg[0]_i_1_n_8\,
      O(2) => \m_fu_168_reg[0]_i_1_n_9\,
      O(1) => \m_fu_168_reg[0]_i_1_n_10\,
      O(0) => \m_fu_168_reg[0]_i_1_n_11\,
      S(3 downto 1) => m_fu_168_reg(3 downto 1),
      S(0) => \m_fu_168[0]_i_2_n_4\
    );
\m_fu_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[8]_i_1_n_9\,
      Q => m_fu_168_reg(10),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[8]_i_1_n_8\,
      Q => m_fu_168_reg(11),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[12]_i_1_n_11\,
      Q => m_fu_168_reg(12),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_fu_168_reg[8]_i_1_n_4\,
      CO(3 downto 2) => \NLW_m_fu_168_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_fu_168_reg[12]_i_1_n_6\,
      CO(0) => \m_fu_168_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_m_fu_168_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \m_fu_168_reg[12]_i_1_n_9\,
      O(1) => \m_fu_168_reg[12]_i_1_n_10\,
      O(0) => \m_fu_168_reg[12]_i_1_n_11\,
      S(3) => '0',
      S(2 downto 0) => m_fu_168_reg(14 downto 12)
    );
\m_fu_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[12]_i_1_n_10\,
      Q => m_fu_168_reg(13),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[12]_i_1_n_9\,
      Q => m_fu_168_reg(14),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[0]_i_1_n_10\,
      Q => m_fu_168_reg(1),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[0]_i_1_n_9\,
      Q => m_fu_168_reg(2),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[0]_i_1_n_8\,
      Q => m_fu_168_reg(3),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[4]_i_1_n_11\,
      Q => m_fu_168_reg(4),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_fu_168_reg[0]_i_1_n_4\,
      CO(3) => \m_fu_168_reg[4]_i_1_n_4\,
      CO(2) => \m_fu_168_reg[4]_i_1_n_5\,
      CO(1) => \m_fu_168_reg[4]_i_1_n_6\,
      CO(0) => \m_fu_168_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \m_fu_168_reg[4]_i_1_n_8\,
      O(2) => \m_fu_168_reg[4]_i_1_n_9\,
      O(1) => \m_fu_168_reg[4]_i_1_n_10\,
      O(0) => \m_fu_168_reg[4]_i_1_n_11\,
      S(3 downto 0) => m_fu_168_reg(7 downto 4)
    );
\m_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[4]_i_1_n_10\,
      Q => m_fu_168_reg(5),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[4]_i_1_n_9\,
      Q => m_fu_168_reg(6),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[4]_i_1_n_8\,
      Q => m_fu_168_reg(7),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[8]_i_1_n_11\,
      Q => m_fu_168_reg(8),
      R => first_itr_reg_3040
    );
\m_fu_168_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_fu_168_reg[4]_i_1_n_4\,
      CO(3) => \m_fu_168_reg[8]_i_1_n_4\,
      CO(2) => \m_fu_168_reg[8]_i_1_n_5\,
      CO(1) => \m_fu_168_reg[8]_i_1_n_6\,
      CO(0) => \m_fu_168_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \m_fu_168_reg[8]_i_1_n_8\,
      O(2) => \m_fu_168_reg[8]_i_1_n_9\,
      O(1) => \m_fu_168_reg[8]_i_1_n_10\,
      O(0) => \m_fu_168_reg[8]_i_1_n_11\,
      S(3 downto 0) => m_fu_168_reg(11 downto 8)
    );
\m_fu_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      D => \m_fu_168_reg[8]_i_1_n_10\,
      Q => m_fu_168_reg(9),
      R => first_itr_reg_3040
    );
mac_muladd_2ns_3ns_26ns_26_4_1_U7: entity work.design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1
     port map (
      A(1 downto 0) => j_fu_144(1 downto 0),
      DI(3) => \select_ln1072_6_reg_1434[3]_i_2_n_4\,
      DI(2) => \select_ln1072_6_reg_1434[3]_i_3_n_4\,
      DI(1) => \select_ln1072_6_reg_1434[3]_i_4_n_4\,
      DI(0) => \select_ln1072_6_reg_1434[3]_i_5_n_4\,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      PCOUT(47) => mul_mul_15ns_12ns_26_4_1_U4_n_30,
      PCOUT(46) => mul_mul_15ns_12ns_26_4_1_U4_n_31,
      PCOUT(45) => mul_mul_15ns_12ns_26_4_1_U4_n_32,
      PCOUT(44) => mul_mul_15ns_12ns_26_4_1_U4_n_33,
      PCOUT(43) => mul_mul_15ns_12ns_26_4_1_U4_n_34,
      PCOUT(42) => mul_mul_15ns_12ns_26_4_1_U4_n_35,
      PCOUT(41) => mul_mul_15ns_12ns_26_4_1_U4_n_36,
      PCOUT(40) => mul_mul_15ns_12ns_26_4_1_U4_n_37,
      PCOUT(39) => mul_mul_15ns_12ns_26_4_1_U4_n_38,
      PCOUT(38) => mul_mul_15ns_12ns_26_4_1_U4_n_39,
      PCOUT(37) => mul_mul_15ns_12ns_26_4_1_U4_n_40,
      PCOUT(36) => mul_mul_15ns_12ns_26_4_1_U4_n_41,
      PCOUT(35) => mul_mul_15ns_12ns_26_4_1_U4_n_42,
      PCOUT(34) => mul_mul_15ns_12ns_26_4_1_U4_n_43,
      PCOUT(33) => mul_mul_15ns_12ns_26_4_1_U4_n_44,
      PCOUT(32) => mul_mul_15ns_12ns_26_4_1_U4_n_45,
      PCOUT(31) => mul_mul_15ns_12ns_26_4_1_U4_n_46,
      PCOUT(30) => mul_mul_15ns_12ns_26_4_1_U4_n_47,
      PCOUT(29) => mul_mul_15ns_12ns_26_4_1_U4_n_48,
      PCOUT(28) => mul_mul_15ns_12ns_26_4_1_U4_n_49,
      PCOUT(27) => mul_mul_15ns_12ns_26_4_1_U4_n_50,
      PCOUT(26) => mul_mul_15ns_12ns_26_4_1_U4_n_51,
      PCOUT(25) => mul_mul_15ns_12ns_26_4_1_U4_n_52,
      PCOUT(24) => mul_mul_15ns_12ns_26_4_1_U4_n_53,
      PCOUT(23) => mul_mul_15ns_12ns_26_4_1_U4_n_54,
      PCOUT(22) => mul_mul_15ns_12ns_26_4_1_U4_n_55,
      PCOUT(21) => mul_mul_15ns_12ns_26_4_1_U4_n_56,
      PCOUT(20) => mul_mul_15ns_12ns_26_4_1_U4_n_57,
      PCOUT(19) => mul_mul_15ns_12ns_26_4_1_U4_n_58,
      PCOUT(18) => mul_mul_15ns_12ns_26_4_1_U4_n_59,
      PCOUT(17) => mul_mul_15ns_12ns_26_4_1_U4_n_60,
      PCOUT(16) => mul_mul_15ns_12ns_26_4_1_U4_n_61,
      PCOUT(15) => mul_mul_15ns_12ns_26_4_1_U4_n_62,
      PCOUT(14) => mul_mul_15ns_12ns_26_4_1_U4_n_63,
      PCOUT(13) => mul_mul_15ns_12ns_26_4_1_U4_n_64,
      PCOUT(12) => mul_mul_15ns_12ns_26_4_1_U4_n_65,
      PCOUT(11) => mul_mul_15ns_12ns_26_4_1_U4_n_66,
      PCOUT(10) => mul_mul_15ns_12ns_26_4_1_U4_n_67,
      PCOUT(9) => mul_mul_15ns_12ns_26_4_1_U4_n_68,
      PCOUT(8) => mul_mul_15ns_12ns_26_4_1_U4_n_69,
      PCOUT(7) => mul_mul_15ns_12ns_26_4_1_U4_n_70,
      PCOUT(6) => mul_mul_15ns_12ns_26_4_1_U4_n_71,
      PCOUT(5) => mul_mul_15ns_12ns_26_4_1_U4_n_72,
      PCOUT(4) => mul_mul_15ns_12ns_26_4_1_U4_n_73,
      PCOUT(3) => mul_mul_15ns_12ns_26_4_1_U4_n_74,
      PCOUT(2) => mul_mul_15ns_12ns_26_4_1_U4_n_75,
      PCOUT(1) => mul_mul_15ns_12ns_26_4_1_U4_n_76,
      PCOUT(0) => mul_mul_15ns_12ns_26_4_1_U4_n_77,
      Q(10 downto 0) => p_mid129_reg_1373_pp0_iter4_reg(10 downto 0),
      ap_clk => ap_clk,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      \out\(25) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_4,
      \out\(24) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_5,
      \out\(23) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_6,
      \out\(22) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_7,
      \out\(21) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_8,
      \out\(20) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_9,
      \out\(19) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_10,
      \out\(18) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_11,
      \out\(17) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_12,
      \out\(16) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_13,
      \out\(15) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_14,
      \out\(14) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_15,
      \out\(13) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_16,
      \out\(12) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_17,
      \out\(11) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_18,
      \out\(10) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_19,
      \out\(9) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_20,
      \out\(8) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_21,
      \out\(7) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_22,
      \out\(6) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_23,
      \out\(5) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_24,
      \out\(4) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_25,
      \out\(3) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_26,
      \out\(2) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_27,
      \out\(1) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_28,
      \out\(0) => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_29,
      p_reg_reg(2 downto 0) => p_reg_reg_0(2 downto 0),
      \select_ln1072_6_reg_1434_reg[11]\(2) => \select_ln1072_6_reg_1434[11]_i_2_n_4\,
      \select_ln1072_6_reg_1434_reg[11]\(1) => \select_ln1072_6_reg_1434[11]_i_3_n_4\,
      \select_ln1072_6_reg_1434_reg[11]\(0) => \select_ln1072_6_reg_1434[11]_i_4_n_4\,
      \select_ln1072_6_reg_1434_reg[11]_i_9\(10 downto 0) => empty_reg_1351_pp0_iter4_reg(10 downto 0),
      \select_ln1072_6_reg_1434_reg[25]\(25 downto 0) => mul_ln45_1_reg_1413(25 downto 0),
      \select_ln1072_6_reg_1434_reg[25]_0\(25 downto 0) => select_ln43_1_reg_1418(25 downto 0),
      \select_ln1072_6_reg_1434_reg[7]\(3) => \select_ln1072_6_reg_1434[7]_i_2_n_4\,
      \select_ln1072_6_reg_1434_reg[7]\(2) => \select_ln1072_6_reg_1434[7]_i_3_n_4\,
      \select_ln1072_6_reg_1434_reg[7]\(1) => \select_ln1072_6_reg_1434[7]_i_4_n_4\,
      \select_ln1072_6_reg_1434_reg[7]\(0) => \select_ln1072_6_reg_1434[7]_i_5_n_4\,
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
mac_muladd_2ns_3ns_26ns_26_4_1_U9: entity work.design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2
     port map (
      A(1 downto 0) => j_fu_144(1 downto 0),
      D(1) => mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_5,
      D(0) => mac_muladd_2ns_3ns_26ns_26_4_1_U9_n_6,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(10 downto 0) => empty_reg_1351_pp0_iter4_reg(10 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      or_ln1072_reg_1315 => or_ln1072_reg_1315,
      \p_mid111_reg_1429_reg[11]\(10 downto 0) => p_mid129_reg_1373_pp0_iter4_reg(10 downto 0),
      p_reg_reg(25 downto 0) => p_mid111_fu_955_p2(25 downto 0),
      p_reg_reg_0(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_1(25 downto 0) => grp_fu_1075_p2(25 downto 0),
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter8,
      O => WEBWE(0)
    );
mul_5ns_6ns_11_1_1_U1: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1
     port map (
      Q(4) => \empty_reg_1351_reg[4]__0_n_4\,
      Q(3) => \empty_reg_1351_reg[3]__0_n_4\,
      Q(2) => \empty_reg_1351_reg[2]__0_n_4\,
      Q(1) => \empty_reg_1351_reg[1]__0_n_4\,
      Q(0) => \empty_reg_1351_reg[0]__0_n_4\,
      dout(8 downto 0) => dout(10 downto 2),
      \empty_reg_1351_pp0_iter3_reg_reg[2]\(4) => \empty_reg_1351_reg_n_4_[5]\,
      \empty_reg_1351_pp0_iter3_reg_reg[2]\(3) => \empty_reg_1351_reg_n_4_[4]\,
      \empty_reg_1351_pp0_iter3_reg_reg[2]\(2) => \empty_reg_1351_reg_n_4_[3]\,
      \empty_reg_1351_pp0_iter3_reg_reg[2]\(1) => \empty_reg_1351_reg_n_4_[2]\,
      \empty_reg_1351_pp0_iter3_reg_reg[2]\(0) => \empty_reg_1351_reg_n_4_[0]\
    );
mul_5ns_6ns_11_1_1_U2: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3
     port map (
      CO(0) => mul_5ns_6ns_11_1_1_U2_n_6,
      D(7) => mul_5ns_6ns_11_1_1_U2_n_11,
      D(6) => mul_5ns_6ns_11_1_1_U2_n_12,
      D(5) => mul_5ns_6ns_11_1_1_U2_n_13,
      D(4) => mul_5ns_6ns_11_1_1_U2_n_14,
      D(3) => mul_5ns_6ns_11_1_1_U2_n_15,
      D(2) => mul_5ns_6ns_11_1_1_U2_n_16,
      D(1) => mul_5ns_6ns_11_1_1_U2_n_17,
      D(0) => mul_5ns_6ns_11_1_1_U2_n_18,
      DI(3) => mul_mul_5ns_11s_11_4_1_U6_n_35,
      DI(2) => mul_mul_5ns_11s_11_4_1_U6_n_36,
      DI(1) => mul_mul_5ns_11s_11_4_1_U6_n_37,
      DI(0) => mul_mul_5ns_11s_11_4_1_U6_n_38,
      O(1) => mul_5ns_6ns_11_1_1_U2_n_4,
      O(0) => mul_5ns_6ns_11_1_1_U2_n_5,
      Q(1) => zext_ln43_5_cast_reg_1203_reg(2),
      Q(0) => zext_ln43_5_cast_reg_1203_reg(0),
      S(3) => mul_mul_5ns_11s_11_4_1_U6_n_46,
      S(2) => mul_mul_5ns_11s_11_4_1_U6_n_47,
      S(1) => mul_mul_5ns_11s_11_4_1_U6_n_48,
      S(0) => mul_mul_5ns_11s_11_4_1_U6_n_49,
      \dout__29_carry__0_i_7_0\(2) => mul_mul_5ns_11s_11_4_1_U6_n_29,
      \dout__29_carry__0_i_7_0\(1) => mul_mul_5ns_11s_11_4_1_U6_n_30,
      \dout__29_carry__0_i_7_0\(0) => mul_mul_5ns_11s_11_4_1_U6_n_31,
      \dout__29_carry__0_i_7_1\(2) => mul_mul_5ns_11s_11_4_1_U6_n_50,
      \dout__29_carry__0_i_7_1\(1) => mul_mul_5ns_11s_11_4_1_U6_n_51,
      \dout__29_carry__0_i_7_1\(0) => mul_mul_5ns_11s_11_4_1_U6_n_52,
      \dout__29_carry__0_i_7_2\ => mul_mul_5ns_11s_11_4_1_U6_n_43,
      \dout__29_carry__0_i_7_3\(3) => mul_mul_5ns_11s_11_4_1_U6_n_39,
      \dout__29_carry__0_i_7_3\(2) => mul_mul_5ns_11s_11_4_1_U6_n_40,
      \dout__29_carry__0_i_7_3\(1) => mul_mul_5ns_11s_11_4_1_U6_n_41,
      \dout__29_carry__0_i_7_3\(0) => mul_mul_5ns_11s_11_4_1_U6_n_42,
      \dout__29_carry__0_i_7_4\(3) => mul_mul_5ns_11s_11_4_1_U6_n_21,
      \dout__29_carry__0_i_7_4\(2) => mul_mul_5ns_11s_11_4_1_U6_n_22,
      \dout__29_carry__0_i_7_4\(1) => mul_mul_5ns_11s_11_4_1_U6_n_23,
      \dout__29_carry__0_i_7_4\(0) => mul_mul_5ns_11s_11_4_1_U6_n_24,
      \icmp_ln1072_reg_1279_reg[0]\(0) => mul_5ns_6ns_11_1_1_U2_n_7,
      \p_mid129_reg_1373_reg[10]\(1) => mul_mul_5ns_11s_11_4_1_U6_n_44,
      \p_mid129_reg_1373_reg[10]\(0) => mul_mul_5ns_11s_11_4_1_U6_n_45,
      \p_mid129_reg_1373_reg[6]\(0) => mul_mul_5ns_11s_11_4_1_U6_n_53,
      \p_mid129_reg_1373_reg[6]_0\ => mul_mul_5ns_11s_11_4_1_U6_n_26,
      \p_mid129_reg_1373_reg[6]_1\ => mul_mul_5ns_11s_11_4_1_U6_n_25,
      \zext_ln43_5_cast_reg_1203_reg[2]\(0) => mul_5ns_6ns_11_1_1_U2_n_8,
      \zext_ln43_5_cast_reg_1203_reg[2]_0\(1) => mul_5ns_6ns_11_1_1_U2_n_9,
      \zext_ln43_5_cast_reg_1203_reg[2]_0\(0) => mul_5ns_6ns_11_1_1_U2_n_10
    );
mul_7s_6s_11_1_1_U3: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1
     port map (
      D(10) => mul_7s_6s_11_1_1_U3_n_4,
      D(9) => mul_7s_6s_11_1_1_U3_n_5,
      D(8) => mul_7s_6s_11_1_1_U3_n_6,
      D(7) => mul_7s_6s_11_1_1_U3_n_7,
      D(6) => mul_7s_6s_11_1_1_U3_n_8,
      D(5) => mul_7s_6s_11_1_1_U3_n_9,
      D(4) => mul_7s_6s_11_1_1_U3_n_10,
      D(3) => mul_7s_6s_11_1_1_U3_n_11,
      D(2) => mul_7s_6s_11_1_1_U3_n_12,
      D(1) => mul_7s_6s_11_1_1_U3_n_13,
      D(0) => mul_7s_6s_11_1_1_U3_n_14,
      Q(6 downto 0) => mul_ln56_mid2_v_reg_1398(6 downto 0),
      sext_ln56_cast_reg_1185(5 downto 0) => sext_ln56_cast_reg_1185(5 downto 0)
    );
\mul_ln45_1_reg_1413[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln43_reg_1270_pp0_iter3_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => mul_ln45_1_reg_14130
    );
\mul_ln45_1_reg_1413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_29,
      Q => mul_ln45_1_reg_1413(0),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_19,
      Q => mul_ln45_1_reg_1413(10),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_18,
      Q => mul_ln45_1_reg_1413(11),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_17,
      Q => mul_ln45_1_reg_1413(12),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_16,
      Q => mul_ln45_1_reg_1413(13),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_15,
      Q => mul_ln45_1_reg_1413(14),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_14,
      Q => mul_ln45_1_reg_1413(15),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_13,
      Q => mul_ln45_1_reg_1413(16),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_12,
      Q => mul_ln45_1_reg_1413(17),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_11,
      Q => mul_ln45_1_reg_1413(18),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_10,
      Q => mul_ln45_1_reg_1413(19),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_28,
      Q => mul_ln45_1_reg_1413(1),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_9,
      Q => mul_ln45_1_reg_1413(20),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_8,
      Q => mul_ln45_1_reg_1413(21),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_7,
      Q => mul_ln45_1_reg_1413(22),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_6,
      Q => mul_ln45_1_reg_1413(23),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_5,
      Q => mul_ln45_1_reg_1413(24),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_4,
      Q => mul_ln45_1_reg_1413(25),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_27,
      Q => mul_ln45_1_reg_1413(2),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_26,
      Q => mul_ln45_1_reg_1413(3),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_25,
      Q => mul_ln45_1_reg_1413(4),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_24,
      Q => mul_ln45_1_reg_1413(5),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_23,
      Q => mul_ln45_1_reg_1413(6),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_22,
      Q => mul_ln45_1_reg_1413(7),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_21,
      Q => mul_ln45_1_reg_1413(8),
      R => '0'
    );
\mul_ln45_1_reg_1413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_mul_15ns_12ns_26_4_1_U5_n_20,
      Q => mul_ln45_1_reg_1413(9),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_14,
      Q => mul_ln56_mid2_reg_1424(0),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_4,
      Q => mul_ln56_mid2_reg_1424(10),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_13,
      Q => mul_ln56_mid2_reg_1424(1),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_12,
      Q => mul_ln56_mid2_reg_1424(2),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_11,
      Q => mul_ln56_mid2_reg_1424(3),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_10,
      Q => mul_ln56_mid2_reg_1424(4),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_9,
      Q => mul_ln56_mid2_reg_1424(5),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_8,
      Q => mul_ln56_mid2_reg_1424(6),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_7,
      Q => mul_ln56_mid2_reg_1424(7),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_6,
      Q => mul_ln56_mid2_reg_1424(8),
      R => '0'
    );
\mul_ln56_mid2_reg_1424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => mul_7s_6s_11_1_1_U3_n_5,
      Q => mul_ln56_mid2_reg_1424(9),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66CC5AF066CC5A0F"
    )
        port map (
      I0 => j_4_reg_1379(0),
      I1 => sext_ln43_2_fu_859_p1(0),
      I2 => addr_V_12_reg_1337(0),
      I3 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I4 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I5 => \mul_ln56_mid2_v_reg_1398[0]_i_2_n_4\,
      O => mul_ln56_mid2_v_fu_886_p3(0)
    );
\mul_ln56_mid2_v_reg_1398[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => select_ln43_8_reg_1305_pp0_iter2_reg,
      I1 => j_3_reg_1332(0),
      O => \mul_ln56_mid2_v_reg_1398[0]_i_2_n_4\
    );
\mul_ln56_mid2_v_reg_1398[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFEEEFEEEBAAA"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[1]_i_2_n_4\,
      I1 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => sext_ln43_2_fu_859_p1(1),
      I4 => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\,
      I5 => \mul_ln56_mid2_v_reg_1398[1]_i_4_n_4\,
      O => mul_ln56_mid2_v_fu_886_p3(1)
    );
\mul_ln56_mid2_v_reg_1398[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0000087780000"
    )
        port map (
      I0 => j_3_reg_1332(0),
      I1 => addr_V_12_reg_1337(0),
      I2 => addr_V_12_reg_1337(1),
      I3 => j_3_reg_1332(1),
      I4 => \mul_ln56_mid2_v_reg_1398[1]_i_5_n_4\,
      I5 => select_ln43_8_reg_1305_pp0_iter2_reg,
      O => \mul_ln56_mid2_v_reg_1398[1]_i_2_n_4\
    );
\mul_ln56_mid2_v_reg_1398[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => addr_V_12_reg_1337(0),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => sext_ln43_2_fu_859_p1(0),
      I3 => j_4_reg_1379(0),
      O => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\
    );
\mul_ln56_mid2_v_reg_1398[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => j_4_reg_1379(1),
      I1 => addr_V_12_reg_1337(1),
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => sext_ln43_2_fu_859_p1(1),
      O => \mul_ln56_mid2_v_reg_1398[1]_i_4_n_4\
    );
\mul_ln56_mid2_v_reg_1398[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      O => \mul_ln56_mid2_v_reg_1398[1]_i_5_n_4\
    );
\mul_ln56_mid2_v_reg_1398[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787748478887B8B"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[2]_i_2_n_4\,
      I1 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => sext_ln43_2_fu_859_p1(2),
      I4 => \mul_ln56_mid2_v_reg_1398[2]_i_3_n_4\,
      I5 => addr_V_12_reg_1337(2),
      O => mul_ln56_mid2_v_fu_886_p3(2)
    );
\mul_ln56_mid2_v_reg_1398[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FF00E2"
    )
        port map (
      I0 => addr_V_12_reg_1337(1),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => sext_ln43_2_fu_859_p1(1),
      I3 => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\,
      I4 => j_4_reg_1379(1),
      O => \mul_ln56_mid2_v_reg_1398[2]_i_2_n_4\
    );
\mul_ln56_mid2_v_reg_1398[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBBFFF"
    )
        port map (
      I0 => select_ln43_8_reg_1305_pp0_iter2_reg,
      I1 => j_3_reg_1332(1),
      I2 => j_3_reg_1332(0),
      I3 => addr_V_12_reg_1337(0),
      I4 => addr_V_12_reg_1337(1),
      O => \mul_ln56_mid2_v_reg_1398[2]_i_3_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EF10132C23DCD"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[3]_i_2_n_4\,
      I1 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => sext_ln43_2_fu_859_p1(3),
      I4 => addr_V_12_reg_1337(3),
      I5 => \mul_ln56_mid2_v_reg_1398[3]_i_4_n_4\,
      O => mul_ln56_mid2_v_fu_886_p3(3)
    );
\mul_ln56_mid2_v_reg_1398[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF157FFFFFFFFF"
    )
        port map (
      I0 => addr_V_12_reg_1337(1),
      I1 => addr_V_12_reg_1337(0),
      I2 => j_3_reg_1332(0),
      I3 => j_3_reg_1332(1),
      I4 => select_ln43_8_reg_1305_pp0_iter2_reg,
      I5 => addr_V_12_reg_1337(2),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_2_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF1D1DFFFF1DFF"
    )
        port map (
      I0 => addr_V_12_reg_1337(2),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => sext_ln43_2_fu_859_p1(2),
      I3 => j_4_reg_1379(1),
      I4 => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\,
      I5 => sext_ln43_1_fu_845_p1(1),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_4_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I1 => icmp_ln1080_1_reg_1362,
      I2 => sext_ln885_cast_reg_1209(2),
      I3 => addr_V_12_reg_1337(3),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_5_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I1 => icmp_ln1080_1_reg_1362,
      I2 => sext_ln885_cast_reg_1209(2),
      I3 => addr_V_12_reg_1337(2),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_6_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I1 => icmp_ln1080_1_reg_1362,
      I2 => sext_ln885_cast_reg_1209(1),
      I3 => addr_V_12_reg_1337(1),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_7_n_4\
    );
\mul_ln56_mid2_v_reg_1398[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I1 => icmp_ln1080_1_reg_1362,
      I2 => sext_ln885_cast_reg_1209(0),
      I3 => addr_V_12_reg_1337(0),
      O => \mul_ln56_mid2_v_reg_1398[3]_i_8_n_4\
    );
\mul_ln56_mid2_v_reg_1398[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32C23DCDFE0EF101"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[4]_i_2_n_4\,
      I1 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => sext_ln43_2_fu_859_p1(4),
      I4 => addr_V_12_reg_1337(4),
      I5 => \mul_ln56_mid2_v_reg_1398[4]_i_3_n_4\,
      O => mul_ln56_mid2_v_fu_886_p3(4)
    );
\mul_ln56_mid2_v_reg_1398[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFBFFFFFFFFFFFF"
    )
        port map (
      I0 => select_ln43_8_reg_1305_pp0_iter2_reg,
      I1 => addr_V_12_reg_1337(1),
      I2 => \mul_ln56_mid2_v_reg_1398[4]_i_4_n_4\,
      I3 => j_3_reg_1332(1),
      I4 => addr_V_12_reg_1337(2),
      I5 => addr_V_12_reg_1337(3),
      O => \mul_ln56_mid2_v_reg_1398[4]_i_2_n_4\
    );
\mul_ln56_mid2_v_reg_1398[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A080000"
    )
        port map (
      I0 => sext_ln43_1_fu_845_p1(3),
      I1 => sext_ln43_1_fu_845_p1(1),
      I2 => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\,
      I3 => j_4_reg_1379(1),
      I4 => sext_ln43_1_fu_845_p1(2),
      O => \mul_ln56_mid2_v_reg_1398[4]_i_3_n_4\
    );
\mul_ln56_mid2_v_reg_1398[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => addr_V_12_reg_1337(0),
      I1 => j_3_reg_1332(0),
      O => \mul_ln56_mid2_v_reg_1398[4]_i_4_n_4\
    );
\mul_ln56_mid2_v_reg_1398[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCA353030CA35"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[6]_i_3_n_4\,
      I1 => \mul_ln56_mid2_v_reg_1398[6]_i_5_n_4\,
      I2 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I3 => addr_V_12_reg_1337(5),
      I4 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I5 => sext_ln43_2_fu_859_p1(5),
      O => mul_ln56_mid2_v_fu_886_p3(5)
    );
\mul_ln56_mid2_v_reg_1398[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln43_reg_1270_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => mul_ln56_mid2_v_reg_13980
    );
\mul_ln56_mid2_v_reg_1398[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln43_2_fu_859_p1(2),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => addr_V_12_reg_1337(2),
      O => sext_ln43_1_fu_845_p1(2)
    );
\mul_ln56_mid2_v_reg_1398[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln43_2_fu_859_p1(1),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => addr_V_12_reg_1337(1),
      O => sext_ln43_1_fu_845_p1(1)
    );
\mul_ln56_mid2_v_reg_1398[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln43_2_fu_859_p1(3),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => addr_V_12_reg_1337(3),
      O => sext_ln43_1_fu_845_p1(3)
    );
\mul_ln56_mid2_v_reg_1398[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF80A0832300200"
    )
        port map (
      I0 => addr_V_12_reg_1337(5),
      I1 => select_ln1072_4_reg_1320_pp0_iter2_reg,
      I2 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I3 => \mul_ln56_mid2_v_reg_1398[6]_i_3_n_4\,
      I4 => sext_ln43_2_fu_859_p1(5),
      I5 => \mul_ln56_mid2_v_reg_1398[6]_i_5_n_4\,
      O => mul_ln56_mid2_v_fu_886_p3(6)
    );
\mul_ln56_mid2_v_reg_1398[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mul_ln56_mid2_v_reg_1398[4]_i_2_n_4\,
      I1 => addr_V_12_reg_1337(4),
      O => \mul_ln56_mid2_v_reg_1398[6]_i_3_n_4\
    );
\mul_ln56_mid2_v_reg_1398[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FF7FFFFFFFFF"
    )
        port map (
      I0 => sext_ln43_1_fu_845_p1(4),
      I1 => sext_ln43_1_fu_845_p1(2),
      I2 => j_4_reg_1379(1),
      I3 => \mul_ln56_mid2_v_reg_1398[1]_i_3_n_4\,
      I4 => sext_ln43_1_fu_845_p1(1),
      I5 => sext_ln43_1_fu_845_p1(3),
      O => \mul_ln56_mid2_v_reg_1398[6]_i_5_n_4\
    );
\mul_ln56_mid2_v_reg_1398[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_V_12_reg_1337(4),
      O => \mul_ln56_mid2_v_reg_1398[6]_i_6_n_4\
    );
\mul_ln56_mid2_v_reg_1398[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addr_V_12_reg_1337(4),
      I1 => addr_V_12_reg_1337(5),
      O => \mul_ln56_mid2_v_reg_1398[6]_i_7_n_4\
    );
\mul_ln56_mid2_v_reg_1398[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => addr_V_12_reg_1337(4),
      I1 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I2 => icmp_ln1080_1_reg_1362,
      I3 => sext_ln885_cast_reg_1209(2),
      O => \mul_ln56_mid2_v_reg_1398[6]_i_8_n_4\
    );
\mul_ln56_mid2_v_reg_1398[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln43_2_fu_859_p1(4),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => addr_V_12_reg_1337(4),
      O => sext_ln43_1_fu_845_p1(4)
    );
\mul_ln56_mid2_v_reg_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(0),
      Q => mul_ln56_mid2_v_reg_1398(0),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(1),
      Q => mul_ln56_mid2_v_reg_1398(1),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(2),
      Q => mul_ln56_mid2_v_reg_1398(2),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(3),
      Q => mul_ln56_mid2_v_reg_1398(3),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_4\,
      CO(2) => \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_5\,
      CO(1) => \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_6\,
      CO(0) => \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => addr_V_12_reg_1337(3 downto 0),
      O(3 downto 0) => sext_ln43_2_fu_859_p1(3 downto 0),
      S(3) => \mul_ln56_mid2_v_reg_1398[3]_i_5_n_4\,
      S(2) => \mul_ln56_mid2_v_reg_1398[3]_i_6_n_4\,
      S(1) => \mul_ln56_mid2_v_reg_1398[3]_i_7_n_4\,
      S(0) => \mul_ln56_mid2_v_reg_1398[3]_i_8_n_4\
    );
\mul_ln56_mid2_v_reg_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(4),
      Q => mul_ln56_mid2_v_reg_1398(4),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(5),
      Q => mul_ln56_mid2_v_reg_1398(5),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => mul_ln56_mid2_v_fu_886_p3(6),
      Q => mul_ln56_mid2_v_reg_1398(6),
      R => '0'
    );
\mul_ln56_mid2_v_reg_1398_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln56_mid2_v_reg_1398_reg[3]_i_3_n_4\,
      CO(3 downto 1) => \NLW_mul_ln56_mid2_v_reg_1398_reg[6]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln56_mid2_v_reg_1398_reg[6]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln56_mid2_v_reg_1398[6]_i_6_n_4\,
      O(3 downto 2) => \NLW_mul_ln56_mid2_v_reg_1398_reg[6]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln43_2_fu_859_p1(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \mul_ln56_mid2_v_reg_1398[6]_i_7_n_4\,
      S(0) => \mul_ln56_mid2_v_reg_1398[6]_i_8_n_4\
    );
mul_mul_15ns_12ns_26_4_1_U4: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1
     port map (
      CO(0) => p_0_in,
      D(14) => mul_mul_15ns_12ns_26_4_1_U5_n_30,
      D(13) => mul_mul_15ns_12ns_26_4_1_U5_n_31,
      D(12) => mul_mul_15ns_12ns_26_4_1_U5_n_32,
      D(11) => mul_mul_15ns_12ns_26_4_1_U5_n_33,
      D(10) => mul_mul_15ns_12ns_26_4_1_U5_n_34,
      D(9) => mul_mul_15ns_12ns_26_4_1_U5_n_35,
      D(8) => mul_mul_15ns_12ns_26_4_1_U5_n_36,
      D(7) => mul_mul_15ns_12ns_26_4_1_U5_n_37,
      D(6) => mul_mul_15ns_12ns_26_4_1_U5_n_38,
      D(5) => mul_mul_15ns_12ns_26_4_1_U5_n_39,
      D(4) => mul_mul_15ns_12ns_26_4_1_U5_n_40,
      D(3) => mul_mul_15ns_12ns_26_4_1_U5_n_41,
      D(2) => mul_mul_15ns_12ns_26_4_1_U5_n_42,
      D(1) => mul_mul_15ns_12ns_26_4_1_U5_n_43,
      D(0) => mul_mul_15ns_12ns_26_4_1_U5_n_44,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(25) => mul_mul_15ns_12ns_26_4_1_U4_n_4,
      P(24) => mul_mul_15ns_12ns_26_4_1_U4_n_5,
      P(23) => mul_mul_15ns_12ns_26_4_1_U4_n_6,
      P(22) => mul_mul_15ns_12ns_26_4_1_U4_n_7,
      P(21) => mul_mul_15ns_12ns_26_4_1_U4_n_8,
      P(20) => mul_mul_15ns_12ns_26_4_1_U4_n_9,
      P(19) => mul_mul_15ns_12ns_26_4_1_U4_n_10,
      P(18) => mul_mul_15ns_12ns_26_4_1_U4_n_11,
      P(17) => mul_mul_15ns_12ns_26_4_1_U4_n_12,
      P(16) => mul_mul_15ns_12ns_26_4_1_U4_n_13,
      P(15) => mul_mul_15ns_12ns_26_4_1_U4_n_14,
      P(14) => mul_mul_15ns_12ns_26_4_1_U4_n_15,
      P(13) => mul_mul_15ns_12ns_26_4_1_U4_n_16,
      P(12) => mul_mul_15ns_12ns_26_4_1_U4_n_17,
      P(11) => mul_mul_15ns_12ns_26_4_1_U4_n_18,
      P(10) => mul_mul_15ns_12ns_26_4_1_U4_n_19,
      P(9) => mul_mul_15ns_12ns_26_4_1_U4_n_20,
      P(8) => mul_mul_15ns_12ns_26_4_1_U4_n_21,
      P(7) => mul_mul_15ns_12ns_26_4_1_U4_n_22,
      P(6) => mul_mul_15ns_12ns_26_4_1_U4_n_23,
      P(5) => mul_mul_15ns_12ns_26_4_1_U4_n_24,
      P(4) => mul_mul_15ns_12ns_26_4_1_U4_n_25,
      P(3) => mul_mul_15ns_12ns_26_4_1_U4_n_26,
      P(2) => mul_mul_15ns_12ns_26_4_1_U4_n_27,
      P(1) => mul_mul_15ns_12ns_26_4_1_U4_n_28,
      P(0) => mul_mul_15ns_12ns_26_4_1_U4_n_29,
      PCOUT(47) => mul_mul_15ns_12ns_26_4_1_U4_n_30,
      PCOUT(46) => mul_mul_15ns_12ns_26_4_1_U4_n_31,
      PCOUT(45) => mul_mul_15ns_12ns_26_4_1_U4_n_32,
      PCOUT(44) => mul_mul_15ns_12ns_26_4_1_U4_n_33,
      PCOUT(43) => mul_mul_15ns_12ns_26_4_1_U4_n_34,
      PCOUT(42) => mul_mul_15ns_12ns_26_4_1_U4_n_35,
      PCOUT(41) => mul_mul_15ns_12ns_26_4_1_U4_n_36,
      PCOUT(40) => mul_mul_15ns_12ns_26_4_1_U4_n_37,
      PCOUT(39) => mul_mul_15ns_12ns_26_4_1_U4_n_38,
      PCOUT(38) => mul_mul_15ns_12ns_26_4_1_U4_n_39,
      PCOUT(37) => mul_mul_15ns_12ns_26_4_1_U4_n_40,
      PCOUT(36) => mul_mul_15ns_12ns_26_4_1_U4_n_41,
      PCOUT(35) => mul_mul_15ns_12ns_26_4_1_U4_n_42,
      PCOUT(34) => mul_mul_15ns_12ns_26_4_1_U4_n_43,
      PCOUT(33) => mul_mul_15ns_12ns_26_4_1_U4_n_44,
      PCOUT(32) => mul_mul_15ns_12ns_26_4_1_U4_n_45,
      PCOUT(31) => mul_mul_15ns_12ns_26_4_1_U4_n_46,
      PCOUT(30) => mul_mul_15ns_12ns_26_4_1_U4_n_47,
      PCOUT(29) => mul_mul_15ns_12ns_26_4_1_U4_n_48,
      PCOUT(28) => mul_mul_15ns_12ns_26_4_1_U4_n_49,
      PCOUT(27) => mul_mul_15ns_12ns_26_4_1_U4_n_50,
      PCOUT(26) => mul_mul_15ns_12ns_26_4_1_U4_n_51,
      PCOUT(25) => mul_mul_15ns_12ns_26_4_1_U4_n_52,
      PCOUT(24) => mul_mul_15ns_12ns_26_4_1_U4_n_53,
      PCOUT(23) => mul_mul_15ns_12ns_26_4_1_U4_n_54,
      PCOUT(22) => mul_mul_15ns_12ns_26_4_1_U4_n_55,
      PCOUT(21) => mul_mul_15ns_12ns_26_4_1_U4_n_56,
      PCOUT(20) => mul_mul_15ns_12ns_26_4_1_U4_n_57,
      PCOUT(19) => mul_mul_15ns_12ns_26_4_1_U4_n_58,
      PCOUT(18) => mul_mul_15ns_12ns_26_4_1_U4_n_59,
      PCOUT(17) => mul_mul_15ns_12ns_26_4_1_U4_n_60,
      PCOUT(16) => mul_mul_15ns_12ns_26_4_1_U4_n_61,
      PCOUT(15) => mul_mul_15ns_12ns_26_4_1_U4_n_62,
      PCOUT(14) => mul_mul_15ns_12ns_26_4_1_U4_n_63,
      PCOUT(13) => mul_mul_15ns_12ns_26_4_1_U4_n_64,
      PCOUT(12) => mul_mul_15ns_12ns_26_4_1_U4_n_65,
      PCOUT(11) => mul_mul_15ns_12ns_26_4_1_U4_n_66,
      PCOUT(10) => mul_mul_15ns_12ns_26_4_1_U4_n_67,
      PCOUT(9) => mul_mul_15ns_12ns_26_4_1_U4_n_68,
      PCOUT(8) => mul_mul_15ns_12ns_26_4_1_U4_n_69,
      PCOUT(7) => mul_mul_15ns_12ns_26_4_1_U4_n_70,
      PCOUT(6) => mul_mul_15ns_12ns_26_4_1_U4_n_71,
      PCOUT(5) => mul_mul_15ns_12ns_26_4_1_U4_n_72,
      PCOUT(4) => mul_mul_15ns_12ns_26_4_1_U4_n_73,
      PCOUT(3) => mul_mul_15ns_12ns_26_4_1_U4_n_74,
      PCOUT(2) => mul_mul_15ns_12ns_26_4_1_U4_n_75,
      PCOUT(1) => mul_mul_15ns_12ns_26_4_1_U4_n_76,
      PCOUT(0) => mul_mul_15ns_12ns_26_4_1_U4_n_77,
      S(3) => \indvar_flatten68_fu_156_reg_n_4_[4]\,
      S(2) => \indvar_flatten68_fu_156_reg_n_4_[3]\,
      S(1) => \indvar_flatten68_fu_156_reg_n_4_[2]\,
      S(0) => \indvar_flatten68_fu_156_reg_n_4_[1]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter1_reg(0) => mul_mul_15ns_12ns_26_4_1_U4_n_78,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      first_itr_mid2_reg_1328_pp0_iter6_reg => first_itr_mid2_reg_1328_pp0_iter6_reg,
      first_itr_reg_3040 => first_itr_reg_3040,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      icmp_ln1072_3_reg_1394_pp0_iter12_reg => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      \icmp_ln1072_reg_1279_reg[0]\(40 downto 0) => \icmp_ln1072_reg_1279_reg[0]_0\(40 downto 0),
      \icmp_ln1072_reg_1279_reg[0]_0\(3) => \indvar_flatten68_fu_156_reg_n_4_[36]\,
      \icmp_ln1072_reg_1279_reg[0]_0\(2) => \indvar_flatten68_fu_156_reg_n_4_[35]\,
      \icmp_ln1072_reg_1279_reg[0]_0\(1) => \indvar_flatten68_fu_156_reg_n_4_[34]\,
      \icmp_ln1072_reg_1279_reg[0]_0\(0) => \indvar_flatten68_fu_156_reg_n_4_[33]\,
      \icmp_ln1072_reg_1279_reg[0]_1\(3) => \indvar_flatten68_fu_156_reg_n_4_[40]\,
      \icmp_ln1072_reg_1279_reg[0]_1\(2) => \indvar_flatten68_fu_156_reg_n_4_[39]\,
      \icmp_ln1072_reg_1279_reg[0]_1\(1) => \indvar_flatten68_fu_156_reg_n_4_[38]\,
      \icmp_ln1072_reg_1279_reg[0]_1\(0) => \indvar_flatten68_fu_156_reg_n_4_[37]\,
      \icmp_ln1072_reg_1279_reg[0]_i_10\ => \indvar_flatten68_fu_156_reg_n_4_[0]\,
      \icmp_ln1072_reg_1279_reg[0]_i_10_0\(3) => \indvar_flatten68_fu_156_reg_n_4_[8]\,
      \icmp_ln1072_reg_1279_reg[0]_i_10_0\(2) => \indvar_flatten68_fu_156_reg_n_4_[7]\,
      \icmp_ln1072_reg_1279_reg[0]_i_10_0\(1) => \indvar_flatten68_fu_156_reg_n_4_[6]\,
      \icmp_ln1072_reg_1279_reg[0]_i_10_0\(0) => \indvar_flatten68_fu_156_reg_n_4_[5]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2\(3) => \indvar_flatten68_fu_156_reg_n_4_[24]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2\(2) => \indvar_flatten68_fu_156_reg_n_4_[23]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2\(1) => \indvar_flatten68_fu_156_reg_n_4_[22]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2\(0) => \indvar_flatten68_fu_156_reg_n_4_[21]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_0\(3) => \indvar_flatten68_fu_156_reg_n_4_[28]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_0\(2) => \indvar_flatten68_fu_156_reg_n_4_[27]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_0\(1) => \indvar_flatten68_fu_156_reg_n_4_[26]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_0\(0) => \indvar_flatten68_fu_156_reg_n_4_[25]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_1\(3) => \indvar_flatten68_fu_156_reg_n_4_[32]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_1\(2) => \indvar_flatten68_fu_156_reg_n_4_[31]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_1\(1) => \indvar_flatten68_fu_156_reg_n_4_[30]\,
      \icmp_ln1072_reg_1279_reg[0]_i_2_1\(0) => \indvar_flatten68_fu_156_reg_n_4_[29]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5\(3) => \indvar_flatten68_fu_156_reg_n_4_[12]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5\(2) => \indvar_flatten68_fu_156_reg_n_4_[11]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5\(1) => \indvar_flatten68_fu_156_reg_n_4_[10]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5\(0) => \indvar_flatten68_fu_156_reg_n_4_[9]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_0\(3) => \indvar_flatten68_fu_156_reg_n_4_[16]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_0\(2) => \indvar_flatten68_fu_156_reg_n_4_[15]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_0\(1) => \indvar_flatten68_fu_156_reg_n_4_[14]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_0\(0) => \indvar_flatten68_fu_156_reg_n_4_[13]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_1\(3) => \indvar_flatten68_fu_156_reg_n_4_[20]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_1\(2) => \indvar_flatten68_fu_156_reg_n_4_[19]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_1\(1) => \indvar_flatten68_fu_156_reg_n_4_[18]\,
      \icmp_ln1072_reg_1279_reg[0]_i_5_1\(0) => \indvar_flatten68_fu_156_reg_n_4_[17]\,
      \icmp_ln43_reg_1270_reg[0]\(58 downto 0) => \icmp_ln43_reg_1270_reg[0]_0\(58 downto 0),
      indvar_flatten141_fu_172 => indvar_flatten141_fu_172,
      indvar_flatten141_fu_172_reg(58 downto 0) => indvar_flatten141_fu_172_reg(58 downto 0),
      \indvar_flatten141_fu_172_reg[57]\(0) => icmp_ln43_fu_456_p25_in,
      p_reg_reg(11 downto 0) => p_reg_reg(11 downto 0)
    );
mul_mul_15ns_12ns_26_4_1_U5: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4
     port map (
      D(25) => mul_mul_15ns_12ns_26_4_1_U5_n_4,
      D(24) => mul_mul_15ns_12ns_26_4_1_U5_n_5,
      D(23) => mul_mul_15ns_12ns_26_4_1_U5_n_6,
      D(22) => mul_mul_15ns_12ns_26_4_1_U5_n_7,
      D(21) => mul_mul_15ns_12ns_26_4_1_U5_n_8,
      D(20) => mul_mul_15ns_12ns_26_4_1_U5_n_9,
      D(19) => mul_mul_15ns_12ns_26_4_1_U5_n_10,
      D(18) => mul_mul_15ns_12ns_26_4_1_U5_n_11,
      D(17) => mul_mul_15ns_12ns_26_4_1_U5_n_12,
      D(16) => mul_mul_15ns_12ns_26_4_1_U5_n_13,
      D(15) => mul_mul_15ns_12ns_26_4_1_U5_n_14,
      D(14) => mul_mul_15ns_12ns_26_4_1_U5_n_15,
      D(13) => mul_mul_15ns_12ns_26_4_1_U5_n_16,
      D(12) => mul_mul_15ns_12ns_26_4_1_U5_n_17,
      D(11) => mul_mul_15ns_12ns_26_4_1_U5_n_18,
      D(10) => mul_mul_15ns_12ns_26_4_1_U5_n_19,
      D(9) => mul_mul_15ns_12ns_26_4_1_U5_n_20,
      D(8) => mul_mul_15ns_12ns_26_4_1_U5_n_21,
      D(7) => mul_mul_15ns_12ns_26_4_1_U5_n_22,
      D(6) => mul_mul_15ns_12ns_26_4_1_U5_n_23,
      D(5) => mul_mul_15ns_12ns_26_4_1_U5_n_24,
      D(4) => mul_mul_15ns_12ns_26_4_1_U5_n_25,
      D(3) => mul_mul_15ns_12ns_26_4_1_U5_n_26,
      D(2) => mul_mul_15ns_12ns_26_4_1_U5_n_27,
      D(1) => mul_mul_15ns_12ns_26_4_1_U5_n_28,
      D(0) => mul_mul_15ns_12ns_26_4_1_U5_n_29,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      \m_fu_168_reg[14]\(14) => mul_mul_15ns_12ns_26_4_1_U5_n_30,
      \m_fu_168_reg[14]\(13) => mul_mul_15ns_12ns_26_4_1_U5_n_31,
      \m_fu_168_reg[14]\(12) => mul_mul_15ns_12ns_26_4_1_U5_n_32,
      \m_fu_168_reg[14]\(11) => mul_mul_15ns_12ns_26_4_1_U5_n_33,
      \m_fu_168_reg[14]\(10) => mul_mul_15ns_12ns_26_4_1_U5_n_34,
      \m_fu_168_reg[14]\(9) => mul_mul_15ns_12ns_26_4_1_U5_n_35,
      \m_fu_168_reg[14]\(8) => mul_mul_15ns_12ns_26_4_1_U5_n_36,
      \m_fu_168_reg[14]\(7) => mul_mul_15ns_12ns_26_4_1_U5_n_37,
      \m_fu_168_reg[14]\(6) => mul_mul_15ns_12ns_26_4_1_U5_n_38,
      \m_fu_168_reg[14]\(5) => mul_mul_15ns_12ns_26_4_1_U5_n_39,
      \m_fu_168_reg[14]\(4) => mul_mul_15ns_12ns_26_4_1_U5_n_40,
      \m_fu_168_reg[14]\(3) => mul_mul_15ns_12ns_26_4_1_U5_n_41,
      \m_fu_168_reg[14]\(2) => mul_mul_15ns_12ns_26_4_1_U5_n_42,
      \m_fu_168_reg[14]\(1) => mul_mul_15ns_12ns_26_4_1_U5_n_43,
      \m_fu_168_reg[14]\(0) => mul_mul_15ns_12ns_26_4_1_U5_n_44,
      \out\(14 downto 0) => m_fu_168_reg(14 downto 0),
      p_reg_reg(11 downto 0) => p_reg_reg(11 downto 0)
    );
mul_mul_5ns_11s_11_4_1_U6: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(4) => mul_mul_5ns_11s_11_4_1_U6_n_15,
      B(3) => mul_mul_5ns_11s_11_4_1_U6_n_16,
      B(2) => mul_mul_5ns_11s_11_4_1_U6_n_17,
      B(1) => mul_mul_5ns_11s_11_4_1_U6_n_18,
      B(0) => mul_mul_5ns_11s_11_4_1_U6_n_19,
      CO(0) => mul_5ns_6ns_11_1_1_U2_n_6,
      D(1) => mul_mul_5ns_11s_11_4_1_U6_n_27,
      D(0) => mul_mul_5ns_11s_11_4_1_U6_n_28,
      DI(3) => mul_mul_5ns_11s_11_4_1_U6_n_35,
      DI(2) => mul_mul_5ns_11s_11_4_1_U6_n_36,
      DI(1) => mul_mul_5ns_11s_11_4_1_U6_n_37,
      DI(0) => mul_mul_5ns_11s_11_4_1_U6_n_38,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      O(0) => mul_5ns_6ns_11_1_1_U2_n_4,
      P(10) => mul_mul_5ns_11s_11_4_1_U6_n_4,
      P(9) => mul_mul_5ns_11s_11_4_1_U6_n_5,
      P(8) => mul_mul_5ns_11s_11_4_1_U6_n_6,
      P(7) => mul_mul_5ns_11s_11_4_1_U6_n_7,
      P(6) => mul_mul_5ns_11s_11_4_1_U6_n_8,
      P(5) => mul_mul_5ns_11s_11_4_1_U6_n_9,
      P(4) => mul_mul_5ns_11s_11_4_1_U6_n_10,
      P(3) => mul_mul_5ns_11s_11_4_1_U6_n_11,
      P(2) => mul_mul_5ns_11s_11_4_1_U6_n_12,
      P(1) => mul_mul_5ns_11s_11_4_1_U6_n_13,
      P(0) => mul_mul_5ns_11s_11_4_1_U6_n_14,
      Q(0) => Q(0),
      S(3) => mul_mul_5ns_11s_11_4_1_U6_n_46,
      S(2) => mul_mul_5ns_11s_11_4_1_U6_n_47,
      S(1) => mul_mul_5ns_11s_11_4_1_U6_n_48,
      S(0) => mul_mul_5ns_11s_11_4_1_U6_n_49,
      \add_ln587_1_reg_1439_reg[10]\(8) => mul_mul_5ns_11s_11_4_1_U8_n_4,
      \add_ln587_1_reg_1439_reg[10]\(7) => mul_mul_5ns_11s_11_4_1_U8_n_5,
      \add_ln587_1_reg_1439_reg[10]\(6) => mul_mul_5ns_11s_11_4_1_U8_n_6,
      \add_ln587_1_reg_1439_reg[10]\(5) => mul_mul_5ns_11s_11_4_1_U8_n_7,
      \add_ln587_1_reg_1439_reg[10]\(4) => mul_mul_5ns_11s_11_4_1_U8_n_8,
      \add_ln587_1_reg_1439_reg[10]\(3) => mul_mul_5ns_11s_11_4_1_U8_n_9,
      \add_ln587_1_reg_1439_reg[10]\(2) => mul_mul_5ns_11s_11_4_1_U8_n_10,
      \add_ln587_1_reg_1439_reg[10]\(1) => mul_mul_5ns_11s_11_4_1_U8_n_11,
      \add_ln587_1_reg_1439_reg[10]\(0) => mul_mul_5ns_11s_11_4_1_U8_n_12,
      \add_ln587_1_reg_1439_reg[10]_0\(9 downto 0) => mul_ln56_mid2_reg_1424(9 downto 0),
      \add_ln587_1_reg_1439_reg[10]_1\(9 downto 0) => ret_4_reg_1403_pp0_iter4_reg(9 downto 0),
      \add_ln587_1_reg_1439_reg[10]_2\(0) => mul_mul_5ns_11s_11_4_1_U8_n_13,
      \add_ln587_1_reg_1439_reg[3]\(0) => mul_mul_5ns_11s_11_4_1_U8_n_23,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dout__29_carry__0_i_4\(0) => mul_5ns_6ns_11_1_1_U2_n_8,
      \dout__29_carry__0_i_8\(1) => mul_mul_5ns_11s_11_4_1_U6_n_44,
      \dout__29_carry__0_i_8\(0) => mul_mul_5ns_11s_11_4_1_U6_n_45,
      first_itr_reg_3040 => first_itr_reg_3040,
      i_fu_152 => i_fu_152,
      icmp_ln1072_reg_1279 => icmp_ln1072_reg_1279,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      \icmp_ln1072_reg_1279_pp0_iter4_reg_reg[0]\(10 downto 0) => add_ln587_1_fu_978_p2(10 downto 0),
      \icmp_ln1072_reg_1279_reg[0]\(2) => mul_mul_5ns_11s_11_4_1_U6_n_29,
      \icmp_ln1072_reg_1279_reg[0]\(1) => mul_mul_5ns_11s_11_4_1_U6_n_30,
      \icmp_ln1072_reg_1279_reg[0]\(0) => mul_mul_5ns_11s_11_4_1_U6_n_31,
      \icmp_ln1072_reg_1279_reg[0]_0\(2) => mul_mul_5ns_11s_11_4_1_U6_n_32,
      \icmp_ln1072_reg_1279_reg[0]_0\(1) => mul_mul_5ns_11s_11_4_1_U6_n_33,
      \icmp_ln1072_reg_1279_reg[0]_0\(0) => mul_mul_5ns_11s_11_4_1_U6_n_34,
      \p_mid129_reg_1373_reg[10]\(1) => mul_5ns_6ns_11_1_1_U2_n_9,
      \p_mid129_reg_1373_reg[10]\(0) => mul_5ns_6ns_11_1_1_U2_n_10,
      \p_mid129_reg_1373_reg[10]_0\(0) => mul_5ns_6ns_11_1_1_U2_n_7,
      \p_mid129_reg_1373_reg[2]\(4 downto 1) => zext_ln43_5_cast_reg_1203_reg(5 downto 2),
      \p_mid129_reg_1373_reg[2]\(0) => zext_ln43_5_cast_reg_1203_reg(0),
      \p_reg_reg__1\ => mul_mul_5ns_11s_11_4_1_U6_n_26,
      \p_reg_reg__2\ => mul_mul_5ns_11s_11_4_1_U6_n_25,
      \p_reg_reg__4\ => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      select_ln1072_2_fu_944_p3(8 downto 0) => select_ln1072_2_fu_944_p3(9 downto 1),
      select_ln43_8_reg_1305 => select_ln43_8_reg_1305,
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg,
      \zext_ln43_5_cast_reg_1203_reg[2]\ => mul_mul_5ns_11s_11_4_1_U6_n_43,
      \zext_ln43_5_cast_reg_1203_reg[2]_0\(0) => mul_mul_5ns_11s_11_4_1_U6_n_53,
      \zext_ln43_5_cast_reg_1203_reg[4]\(3) => mul_mul_5ns_11s_11_4_1_U6_n_21,
      \zext_ln43_5_cast_reg_1203_reg[4]\(2) => mul_mul_5ns_11s_11_4_1_U6_n_22,
      \zext_ln43_5_cast_reg_1203_reg[4]\(1) => mul_mul_5ns_11s_11_4_1_U6_n_23,
      \zext_ln43_5_cast_reg_1203_reg[4]\(0) => mul_mul_5ns_11s_11_4_1_U6_n_24,
      \zext_ln43_5_cast_reg_1203_reg[5]\(3) => mul_mul_5ns_11s_11_4_1_U6_n_39,
      \zext_ln43_5_cast_reg_1203_reg[5]\(2) => mul_mul_5ns_11s_11_4_1_U6_n_40,
      \zext_ln43_5_cast_reg_1203_reg[5]\(1) => mul_mul_5ns_11s_11_4_1_U6_n_41,
      \zext_ln43_5_cast_reg_1203_reg[5]\(0) => mul_mul_5ns_11s_11_4_1_U6_n_42,
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(2) => mul_mul_5ns_11s_11_4_1_U6_n_50,
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(1) => mul_mul_5ns_11s_11_4_1_U6_n_51,
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(0) => mul_mul_5ns_11s_11_4_1_U6_n_52
    );
mul_mul_5ns_11s_11_4_1_U8: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(4) => mul_mul_5ns_11s_11_4_1_U6_n_25,
      B(3) => mul_mul_5ns_11s_11_4_1_U6_n_26,
      B(2) => mul_mul_5ns_11s_11_4_1_U6_n_32,
      B(1) => mul_mul_5ns_11s_11_4_1_U6_n_33,
      B(0) => mul_mul_5ns_11s_11_4_1_U6_n_34,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(10) => mul_mul_5ns_11s_11_4_1_U6_n_4,
      P(9) => mul_mul_5ns_11s_11_4_1_U6_n_5,
      P(8) => mul_mul_5ns_11s_11_4_1_U6_n_6,
      P(7) => mul_mul_5ns_11s_11_4_1_U6_n_7,
      P(6) => mul_mul_5ns_11s_11_4_1_U6_n_8,
      P(5) => mul_mul_5ns_11s_11_4_1_U6_n_9,
      P(4) => mul_mul_5ns_11s_11_4_1_U6_n_10,
      P(3) => mul_mul_5ns_11s_11_4_1_U6_n_11,
      P(2) => mul_mul_5ns_11s_11_4_1_U6_n_12,
      P(1) => mul_mul_5ns_11s_11_4_1_U6_n_13,
      P(0) => mul_mul_5ns_11s_11_4_1_U6_n_14,
      Q(0) => Q(0),
      \add_ln587_1_reg_1439[10]_i_5\(2 downto 1) => ret_4_reg_1403_pp0_iter4_reg(10 downto 9),
      \add_ln587_1_reg_1439[10]_i_5\(0) => ret_4_reg_1403_pp0_iter4_reg(0),
      \add_ln587_1_reg_1439[10]_i_5_0\(2 downto 1) => mul_ln56_mid2_reg_1424(10 downto 9),
      \add_ln587_1_reg_1439[10]_i_5_0\(0) => mul_ln56_mid2_reg_1424(0),
      ap_clk => ap_clk,
      icmp_ln1072_reg_1279_pp0_iter4_reg => icmp_ln1072_reg_1279_pp0_iter4_reg,
      p_reg_reg(8) => mul_mul_5ns_11s_11_4_1_U8_n_4,
      p_reg_reg(7) => mul_mul_5ns_11s_11_4_1_U8_n_5,
      p_reg_reg(6) => mul_mul_5ns_11s_11_4_1_U8_n_6,
      p_reg_reg(5) => mul_mul_5ns_11s_11_4_1_U8_n_7,
      p_reg_reg(4) => mul_mul_5ns_11s_11_4_1_U8_n_8,
      p_reg_reg(3) => mul_mul_5ns_11s_11_4_1_U8_n_9,
      p_reg_reg(2) => mul_mul_5ns_11s_11_4_1_U8_n_10,
      p_reg_reg(1) => mul_mul_5ns_11s_11_4_1_U8_n_11,
      p_reg_reg(0) => mul_mul_5ns_11s_11_4_1_U8_n_12,
      \ret_4_reg_1403_pp0_iter4_reg_reg[0]\(0) => mul_mul_5ns_11s_11_4_1_U8_n_23,
      \ret_4_reg_1403_pp0_iter4_reg_reg[9]\(0) => mul_mul_5ns_11s_11_4_1_U8_n_13,
      select_ln1072_2_fu_944_p3(8 downto 0) => select_ln1072_2_fu_944_p3(9 downto 1),
      select_ln43_8_reg_1305_pp0_iter4_reg => select_ln43_8_reg_1305_pp0_iter4_reg
    );
\or_ln1072_reg_1315[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => exitcond_flatten165_fu_515_p2,
      I1 => p_0_in,
      O => p_0_in1_out
    );
\or_ln1072_reg_1315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => p_0_in1_out,
      Q => or_ln1072_reg_1315,
      R => '0'
    );
\p_mid111_reg_1429[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln43_reg_1270_pp0_iter4_reg,
      I1 => select_ln1072_4_reg_1320_pp0_iter4_reg,
      I2 => ap_block_pp0_stage0_11001,
      O => p_mid111_reg_14290
    );
\p_mid111_reg_1429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(0),
      Q => p_mid111_reg_1429(0),
      R => '0'
    );
\p_mid111_reg_1429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(10),
      Q => p_mid111_reg_1429(10),
      R => '0'
    );
\p_mid111_reg_1429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(11),
      Q => p_mid111_reg_1429(11),
      R => '0'
    );
\p_mid111_reg_1429_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(12),
      Q => p_mid111_reg_1429(12),
      R => '0'
    );
\p_mid111_reg_1429_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(13),
      Q => p_mid111_reg_1429(13),
      R => '0'
    );
\p_mid111_reg_1429_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(14),
      Q => p_mid111_reg_1429(14),
      R => '0'
    );
\p_mid111_reg_1429_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(15),
      Q => p_mid111_reg_1429(15),
      R => '0'
    );
\p_mid111_reg_1429_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(16),
      Q => p_mid111_reg_1429(16),
      R => '0'
    );
\p_mid111_reg_1429_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(17),
      Q => p_mid111_reg_1429(17),
      R => '0'
    );
\p_mid111_reg_1429_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(18),
      Q => p_mid111_reg_1429(18),
      R => '0'
    );
\p_mid111_reg_1429_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(19),
      Q => p_mid111_reg_1429(19),
      R => '0'
    );
\p_mid111_reg_1429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(1),
      Q => p_mid111_reg_1429(1),
      R => '0'
    );
\p_mid111_reg_1429_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(20),
      Q => p_mid111_reg_1429(20),
      R => '0'
    );
\p_mid111_reg_1429_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(21),
      Q => p_mid111_reg_1429(21),
      R => '0'
    );
\p_mid111_reg_1429_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(22),
      Q => p_mid111_reg_1429(22),
      R => '0'
    );
\p_mid111_reg_1429_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(23),
      Q => p_mid111_reg_1429(23),
      R => '0'
    );
\p_mid111_reg_1429_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(24),
      Q => p_mid111_reg_1429(24),
      R => '0'
    );
\p_mid111_reg_1429_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(25),
      Q => p_mid111_reg_1429(25),
      R => '0'
    );
\p_mid111_reg_1429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(2),
      Q => p_mid111_reg_1429(2),
      R => '0'
    );
\p_mid111_reg_1429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(3),
      Q => p_mid111_reg_1429(3),
      R => '0'
    );
\p_mid111_reg_1429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(4),
      Q => p_mid111_reg_1429(4),
      R => '0'
    );
\p_mid111_reg_1429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(5),
      Q => p_mid111_reg_1429(5),
      R => '0'
    );
\p_mid111_reg_1429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(6),
      Q => p_mid111_reg_1429(6),
      R => '0'
    );
\p_mid111_reg_1429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(7),
      Q => p_mid111_reg_1429(7),
      R => '0'
    );
\p_mid111_reg_1429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(8),
      Q => p_mid111_reg_1429(8),
      R => '0'
    );
\p_mid111_reg_1429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_mid111_reg_14290,
      D => p_mid111_fu_955_p2(9),
      Q => p_mid111_reg_1429(9),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(0),
      Q => p_mid129_reg_1373_pp0_iter3_reg(0),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(10),
      Q => p_mid129_reg_1373_pp0_iter3_reg(10),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(1),
      Q => p_mid129_reg_1373_pp0_iter3_reg(1),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(2),
      Q => p_mid129_reg_1373_pp0_iter3_reg(2),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(3),
      Q => p_mid129_reg_1373_pp0_iter3_reg(3),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(4),
      Q => p_mid129_reg_1373_pp0_iter3_reg(4),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(5),
      Q => p_mid129_reg_1373_pp0_iter3_reg(5),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(6),
      Q => p_mid129_reg_1373_pp0_iter3_reg(6),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(7),
      Q => p_mid129_reg_1373_pp0_iter3_reg(7),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(8),
      Q => p_mid129_reg_1373_pp0_iter3_reg(8),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373(9),
      Q => p_mid129_reg_1373_pp0_iter3_reg(9),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(0),
      Q => p_mid129_reg_1373_pp0_iter4_reg(0),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(10),
      Q => p_mid129_reg_1373_pp0_iter4_reg(10),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(1),
      Q => p_mid129_reg_1373_pp0_iter4_reg(1),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(2),
      Q => p_mid129_reg_1373_pp0_iter4_reg(2),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(3),
      Q => p_mid129_reg_1373_pp0_iter4_reg(3),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(4),
      Q => p_mid129_reg_1373_pp0_iter4_reg(4),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(5),
      Q => p_mid129_reg_1373_pp0_iter4_reg(5),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(6),
      Q => p_mid129_reg_1373_pp0_iter4_reg(6),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(7),
      Q => p_mid129_reg_1373_pp0_iter4_reg(7),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(8),
      Q => p_mid129_reg_1373_pp0_iter4_reg(8),
      R => '0'
    );
\p_mid129_reg_1373_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_mid129_reg_1373_pp0_iter3_reg(9),
      Q => p_mid129_reg_1373_pp0_iter4_reg(9),
      R => '0'
    );
\p_mid129_reg_1373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_mul_5ns_11s_11_4_1_U6_n_28,
      Q => p_mid129_reg_1373(0),
      R => '0'
    );
\p_mid129_reg_1373_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_11,
      Q => p_mid129_reg_1373(10),
      R => '0'
    );
\p_mid129_reg_1373_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_mul_5ns_11s_11_4_1_U6_n_27,
      Q => p_mid129_reg_1373(1),
      R => '0'
    );
\p_mid129_reg_1373_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_5,
      Q => p_mid129_reg_1373(2),
      R => '0'
    );
\p_mid129_reg_1373_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_18,
      Q => p_mid129_reg_1373(3),
      R => '0'
    );
\p_mid129_reg_1373_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_17,
      Q => p_mid129_reg_1373(4),
      R => '0'
    );
\p_mid129_reg_1373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_16,
      Q => p_mid129_reg_1373(5),
      R => '0'
    );
\p_mid129_reg_1373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_15,
      Q => p_mid129_reg_1373(6),
      R => '0'
    );
\p_mid129_reg_1373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_14,
      Q => p_mid129_reg_1373(7),
      R => '0'
    );
\p_mid129_reg_1373_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_13,
      Q => p_mid129_reg_1373(8),
      R => '0'
    );
\p_mid129_reg_1373_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => mul_5ns_6ns_11_1_1_U2_n_12,
      Q => p_mid129_reg_1373(9),
      R => '0'
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080800FFFFFFFF"
    )
        port map (
      I0 => icmp_ln1072_3_reg_1394_pp0_iter12_reg,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(2),
      I4 => Q(3),
      I5 => gmem_BVALID,
      O => pop0
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(1),
      O => mat_in_pad_V_ce0
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(3),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(1),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(0),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(10),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(10),
      O => ADDRARDADDR(10)
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(9),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(9),
      O => ADDRARDADDR(9)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(8),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(8),
      O => ADDRARDADDR(8)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(7),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(7),
      O => ADDRARDADDR(7)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(6),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(6),
      O => ADDRARDADDR(6)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(5),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(4),
      I1 => Q(1),
      I2 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_mat_in_pad_V_address0(4),
      O => ADDRARDADDR(4)
    );
\ret_4_reg_1403[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(9),
      I1 => trunc_ln1540_reg_1389(10),
      O => \ret_4_reg_1403[10]_i_2_n_4\
    );
\ret_4_reg_1403[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(8),
      I1 => trunc_ln1540_reg_1389(9),
      O => \ret_4_reg_1403[10]_i_3_n_4\
    );
\ret_4_reg_1403[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(7),
      I1 => trunc_ln1540_reg_1389(8),
      O => \ret_4_reg_1403[10]_i_4_n_4\
    );
\ret_4_reg_1403[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_V_11_reg_1261_pp0_iter2_reg(0),
      I1 => sext_ln885_cast_reg_1209(0),
      O => \ret_4_reg_1403[3]_i_10_n_4\
    );
\ret_4_reg_1403[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55A659AA59AA"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(3),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I3 => addr_V_11_reg_1261_pp0_iter2_reg(3),
      I4 => icmp_ln1080_1_reg_1362,
      I5 => add_ln885_1_fu_810_p2(3),
      O => \ret_4_reg_1403[3]_i_2_n_4\
    );
\ret_4_reg_1403[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55A659AA59AA"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(2),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I3 => addr_V_11_reg_1261_pp0_iter2_reg(2),
      I4 => icmp_ln1080_1_reg_1362,
      I5 => add_ln885_1_fu_810_p2(2),
      O => \ret_4_reg_1403[3]_i_3_n_4\
    );
\ret_4_reg_1403[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55A659AA59AA"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(1),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I3 => addr_V_11_reg_1261_pp0_iter2_reg(1),
      I4 => icmp_ln1080_1_reg_1362,
      I5 => add_ln885_1_fu_810_p2(1),
      O => \ret_4_reg_1403[3]_i_4_n_4\
    );
\ret_4_reg_1403[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55A659AA59AA"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(0),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I3 => addr_V_11_reg_1261_pp0_iter2_reg(0),
      I4 => icmp_ln1080_1_reg_1362,
      I5 => add_ln885_1_fu_810_p2(0),
      O => \ret_4_reg_1403[3]_i_5_n_4\
    );
\ret_4_reg_1403[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => addr_V_11_reg_1261_pp0_iter2_reg(3),
      O => \ret_4_reg_1403[3]_i_7_n_4\
    );
\ret_4_reg_1403[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_V_11_reg_1261_pp0_iter2_reg(2),
      I1 => sext_ln885_cast_reg_1209(2),
      O => \ret_4_reg_1403[3]_i_8_n_4\
    );
\ret_4_reg_1403[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_V_11_reg_1261_pp0_iter2_reg(1),
      I1 => sext_ln885_cast_reg_1209(1),
      O => \ret_4_reg_1403[3]_i_9_n_4\
    );
\ret_4_reg_1403[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      I1 => addr_V_11_reg_1261_pp0_iter2_reg(4),
      O => \ret_4_reg_1403[7]_i_10_n_4\
    );
\ret_4_reg_1403[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55CF5555"
    )
        port map (
      I0 => addr_V_11_reg_1261_pp0_iter2_reg(5),
      I1 => icmp_ln1080_1_reg_1362,
      I2 => add_ln885_1_fu_810_p2(5),
      I3 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I4 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      O => \ret_4_reg_1403[7]_i_2_n_4\
    );
\ret_4_reg_1403[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(6),
      I1 => trunc_ln1540_reg_1389(7),
      O => \ret_4_reg_1403[7]_i_3_n_4\
    );
\ret_4_reg_1403[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202FFDFDDFD0020"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I1 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I2 => add_ln885_1_fu_810_p2(5),
      I3 => icmp_ln1080_1_reg_1362,
      I4 => addr_V_11_reg_1261_pp0_iter2_reg(5),
      I5 => trunc_ln1540_reg_1389(6),
      O => \ret_4_reg_1403[7]_i_4_n_4\
    );
\ret_4_reg_1403[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0D2F2FD0F2D0D0"
    )
        port map (
      I0 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I1 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I2 => addr_V_11_reg_1261_pp0_iter2_reg(5),
      I3 => icmp_ln1080_1_reg_1362,
      I4 => add_ln885_1_fu_810_p2(5),
      I5 => trunc_ln1540_reg_1389(5),
      O => \ret_4_reg_1403[7]_i_5_n_4\
    );
\ret_4_reg_1403[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55A659AA59AA"
    )
        port map (
      I0 => trunc_ln1540_reg_1389(4),
      I1 => icmp_ln1072_reg_1279_pp0_iter2_reg,
      I2 => icmp_ln45_1_reg_1299_pp0_iter2_reg,
      I3 => addr_V_11_reg_1261_pp0_iter2_reg(4),
      I4 => icmp_ln1080_1_reg_1362,
      I5 => add_ln885_1_fu_810_p2(4),
      O => \ret_4_reg_1403[7]_i_6_n_4\
    );
\ret_4_reg_1403[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln885_cast_reg_1209(2),
      O => \ret_4_reg_1403[7]_i_8_n_4\
    );
\ret_4_reg_1403[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addr_V_11_reg_1261_pp0_iter2_reg(4),
      I1 => addr_V_11_reg_1261_pp0_iter2_reg(5),
      O => \ret_4_reg_1403[7]_i_9_n_4\
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(0),
      Q => ret_4_reg_1403_pp0_iter4_reg(0),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(10),
      Q => ret_4_reg_1403_pp0_iter4_reg(10),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(1),
      Q => ret_4_reg_1403_pp0_iter4_reg(1),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(2),
      Q => ret_4_reg_1403_pp0_iter4_reg(2),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(3),
      Q => ret_4_reg_1403_pp0_iter4_reg(3),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(4),
      Q => ret_4_reg_1403_pp0_iter4_reg(4),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(5),
      Q => ret_4_reg_1403_pp0_iter4_reg(5),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(6),
      Q => ret_4_reg_1403_pp0_iter4_reg(6),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(7),
      Q => ret_4_reg_1403_pp0_iter4_reg(7),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(8),
      Q => ret_4_reg_1403_pp0_iter4_reg(8),
      R => '0'
    );
\ret_4_reg_1403_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ret_4_reg_1403(9),
      Q => ret_4_reg_1403_pp0_iter4_reg(9),
      R => '0'
    );
\ret_4_reg_1403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(0),
      Q => ret_4_reg_1403(0),
      R => '0'
    );
\ret_4_reg_1403_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(10),
      Q => ret_4_reg_1403(10),
      R => '0'
    );
\ret_4_reg_1403_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_4_reg_1403_reg[7]_i_1_n_4\,
      CO(3 downto 2) => \NLW_ret_4_reg_1403_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ret_4_reg_1403_reg[10]_i_1_n_6\,
      CO(0) => \ret_4_reg_1403_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => trunc_ln1540_reg_1389(8 downto 7),
      O(3) => \NLW_ret_4_reg_1403_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_4_fu_893_p2(10 downto 8),
      S(3) => '0',
      S(2) => \ret_4_reg_1403[10]_i_2_n_4\,
      S(1) => \ret_4_reg_1403[10]_i_3_n_4\,
      S(0) => \ret_4_reg_1403[10]_i_4_n_4\
    );
\ret_4_reg_1403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(1),
      Q => ret_4_reg_1403(1),
      R => '0'
    );
\ret_4_reg_1403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(2),
      Q => ret_4_reg_1403(2),
      R => '0'
    );
\ret_4_reg_1403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(3),
      Q => ret_4_reg_1403(3),
      R => '0'
    );
\ret_4_reg_1403_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_4_reg_1403_reg[3]_i_1_n_4\,
      CO(2) => \ret_4_reg_1403_reg[3]_i_1_n_5\,
      CO(1) => \ret_4_reg_1403_reg[3]_i_1_n_6\,
      CO(0) => \ret_4_reg_1403_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1540_reg_1389(3 downto 0),
      O(3 downto 0) => ret_4_fu_893_p2(3 downto 0),
      S(3) => \ret_4_reg_1403[3]_i_2_n_4\,
      S(2) => \ret_4_reg_1403[3]_i_3_n_4\,
      S(1) => \ret_4_reg_1403[3]_i_4_n_4\,
      S(0) => \ret_4_reg_1403[3]_i_5_n_4\
    );
\ret_4_reg_1403_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_4_reg_1403_reg[3]_i_6_n_4\,
      CO(2) => \ret_4_reg_1403_reg[3]_i_6_n_5\,
      CO(1) => \ret_4_reg_1403_reg[3]_i_6_n_6\,
      CO(0) => \ret_4_reg_1403_reg[3]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => sext_ln885_cast_reg_1209(2),
      DI(2 downto 0) => addr_V_11_reg_1261_pp0_iter2_reg(2 downto 0),
      O(3 downto 0) => add_ln885_1_fu_810_p2(3 downto 0),
      S(3) => \ret_4_reg_1403[3]_i_7_n_4\,
      S(2) => \ret_4_reg_1403[3]_i_8_n_4\,
      S(1) => \ret_4_reg_1403[3]_i_9_n_4\,
      S(0) => \ret_4_reg_1403[3]_i_10_n_4\
    );
\ret_4_reg_1403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(4),
      Q => ret_4_reg_1403(4),
      R => '0'
    );
\ret_4_reg_1403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(5),
      Q => ret_4_reg_1403(5),
      R => '0'
    );
\ret_4_reg_1403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(6),
      Q => ret_4_reg_1403(6),
      R => '0'
    );
\ret_4_reg_1403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(7),
      Q => ret_4_reg_1403(7),
      R => '0'
    );
\ret_4_reg_1403_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_4_reg_1403_reg[3]_i_1_n_4\,
      CO(3) => \ret_4_reg_1403_reg[7]_i_1_n_4\,
      CO(2) => \ret_4_reg_1403_reg[7]_i_1_n_5\,
      CO(1) => \ret_4_reg_1403_reg[7]_i_1_n_6\,
      CO(0) => \ret_4_reg_1403_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => trunc_ln1540_reg_1389(6),
      DI(2) => \ret_4_reg_1403[7]_i_2_n_4\,
      DI(1 downto 0) => trunc_ln1540_reg_1389(5 downto 4),
      O(3 downto 0) => ret_4_fu_893_p2(7 downto 4),
      S(3) => \ret_4_reg_1403[7]_i_3_n_4\,
      S(2) => \ret_4_reg_1403[7]_i_4_n_4\,
      S(1) => \ret_4_reg_1403[7]_i_5_n_4\,
      S(0) => \ret_4_reg_1403[7]_i_6_n_4\
    );
\ret_4_reg_1403_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_4_reg_1403_reg[3]_i_6_n_4\,
      CO(3 downto 1) => \NLW_ret_4_reg_1403_reg[7]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_4_reg_1403_reg[7]_i_7_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ret_4_reg_1403[7]_i_8_n_4\,
      O(3 downto 2) => \NLW_ret_4_reg_1403_reg[7]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln885_1_fu_810_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \ret_4_reg_1403[7]_i_9_n_4\,
      S(0) => \ret_4_reg_1403[7]_i_10_n_4\
    );
\ret_4_reg_1403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(8),
      Q => ret_4_reg_1403(8),
      R => '0'
    );
\ret_4_reg_1403_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln56_mid2_v_reg_13980,
      D => ret_4_fu_893_p2(9),
      Q => ret_4_reg_1403(9),
      R => '0'
    );
\rhs_1_fu_140[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => select_ln1072_4_reg_1320,
      I1 => icmp_ln1072_reg_1279,
      I2 => select_ln43_8_reg_1305,
      I3 => rhs_1_load_reg_1274(0),
      I4 => addr_V_1_fu_1641,
      I5 => rhs_1_fu_140(0),
      O => ap_sig_allocacmp_rhs_1_load(0)
    );
\rhs_1_fu_140[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      O => addr_V_1_fu_1641
    );
\rhs_1_fu_140[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(10),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(10),
      O => ap_sig_allocacmp_rhs_1_load(10)
    );
\rhs_1_fu_140[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(11),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(11),
      O => ap_sig_allocacmp_rhs_1_load(11)
    );
\rhs_1_fu_140[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(12),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(12),
      O => ap_sig_allocacmp_rhs_1_load(12)
    );
\rhs_1_fu_140[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(12),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(12)
    );
\rhs_1_fu_140[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(11),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(11)
    );
\rhs_1_fu_140[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(10),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(10)
    );
\rhs_1_fu_140[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(9),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(9)
    );
\rhs_1_fu_140[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(13),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(13),
      O => ap_sig_allocacmp_rhs_1_load(13)
    );
\rhs_1_fu_140[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(14),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(14),
      O => ap_sig_allocacmp_rhs_1_load(14)
    );
\rhs_1_fu_140[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(15),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(15),
      O => ap_sig_allocacmp_rhs_1_load(15)
    );
\rhs_1_fu_140[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(16),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(16),
      O => ap_sig_allocacmp_rhs_1_load(16)
    );
\rhs_1_fu_140[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(16),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(16)
    );
\rhs_1_fu_140[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(15),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(15)
    );
\rhs_1_fu_140[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(14),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(14)
    );
\rhs_1_fu_140[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(13),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(13)
    );
\rhs_1_fu_140[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(17),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(17),
      O => ap_sig_allocacmp_rhs_1_load(17)
    );
\rhs_1_fu_140[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(18),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(18),
      O => ap_sig_allocacmp_rhs_1_load(18)
    );
\rhs_1_fu_140[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(19),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(19),
      O => ap_sig_allocacmp_rhs_1_load(19)
    );
\rhs_1_fu_140[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(1),
      O => ap_sig_allocacmp_rhs_1_load(1)
    );
\rhs_1_fu_140[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(20),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(20),
      O => ap_sig_allocacmp_rhs_1_load(20)
    );
\rhs_1_fu_140[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(20),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(20)
    );
\rhs_1_fu_140[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(19),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(19)
    );
\rhs_1_fu_140[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(18),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(18)
    );
\rhs_1_fu_140[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(17),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(17)
    );
\rhs_1_fu_140[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(21),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(21),
      O => ap_sig_allocacmp_rhs_1_load(21)
    );
\rhs_1_fu_140[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(22),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(22),
      O => ap_sig_allocacmp_rhs_1_load(22)
    );
\rhs_1_fu_140[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(23),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(23),
      O => ap_sig_allocacmp_rhs_1_load(23)
    );
\rhs_1_fu_140[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(24),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(24),
      O => ap_sig_allocacmp_rhs_1_load(24)
    );
\rhs_1_fu_140[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(24),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(24)
    );
\rhs_1_fu_140[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(23),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(23)
    );
\rhs_1_fu_140[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(22),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(22)
    );
\rhs_1_fu_140[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(21),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(21)
    );
\rhs_1_fu_140[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(25),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(25),
      O => ap_sig_allocacmp_rhs_1_load(25)
    );
\rhs_1_fu_140[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(26),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(26),
      O => ap_sig_allocacmp_rhs_1_load(26)
    );
\rhs_1_fu_140[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(27),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(27),
      O => ap_sig_allocacmp_rhs_1_load(27)
    );
\rhs_1_fu_140[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(28),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(28),
      O => ap_sig_allocacmp_rhs_1_load(28)
    );
\rhs_1_fu_140[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(28),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(28)
    );
\rhs_1_fu_140[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(27),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(27)
    );
\rhs_1_fu_140[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(26),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(26)
    );
\rhs_1_fu_140[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(25),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(25)
    );
\rhs_1_fu_140[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(29),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(29),
      O => ap_sig_allocacmp_rhs_1_load(29)
    );
\rhs_1_fu_140[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(2),
      O => ap_sig_allocacmp_rhs_1_load(2)
    );
\rhs_1_fu_140[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(30),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(30),
      O => ap_sig_allocacmp_rhs_1_load(30)
    );
\rhs_1_fu_140[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(31),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(31),
      O => ap_sig_allocacmp_rhs_1_load(31)
    );
\rhs_1_fu_140[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(31),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(31)
    );
\rhs_1_fu_140[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(30),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(30)
    );
\rhs_1_fu_140[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(29),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => \k_mid2_fu_736_p3__0\(29)
    );
\rhs_1_fu_140[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(3),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(3),
      O => ap_sig_allocacmp_rhs_1_load(3)
    );
\rhs_1_fu_140[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(4),
      O => ap_sig_allocacmp_rhs_1_load(4)
    );
\rhs_1_fu_140[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(4),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(4)
    );
\rhs_1_fu_140[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(3),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(3)
    );
\rhs_1_fu_140[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(2),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(2)
    );
\rhs_1_fu_140[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(1),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(1)
    );
\rhs_1_fu_140[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(5),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(5),
      O => ap_sig_allocacmp_rhs_1_load(5)
    );
\rhs_1_fu_140[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(6),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(6),
      O => ap_sig_allocacmp_rhs_1_load(6)
    );
\rhs_1_fu_140[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(7),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(7),
      O => ap_sig_allocacmp_rhs_1_load(7)
    );
\rhs_1_fu_140[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(8),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(8),
      O => ap_sig_allocacmp_rhs_1_load(8)
    );
\rhs_1_fu_140[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(8),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(8)
    );
\rhs_1_fu_140[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(7),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(7)
    );
\rhs_1_fu_140[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(6),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(6)
    );
\rhs_1_fu_140[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(5),
      I1 => select_ln1072_4_reg_1320,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln43_8_reg_1305,
      O => k_mid2_fu_736_p3(5)
    );
\rhs_1_fu_140[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_fu_758_p2(9),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I3 => rhs_1_fu_140(9),
      O => ap_sig_allocacmp_rhs_1_load(9)
    );
\rhs_1_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(0),
      Q => rhs_1_fu_140(0),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(10),
      Q => rhs_1_fu_140(10),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(11),
      Q => rhs_1_fu_140(11),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(12),
      Q => rhs_1_fu_140(12),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[8]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[12]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[12]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[12]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(12 downto 9),
      S(3 downto 2) => \k_mid2_fu_736_p3__0\(12 downto 11),
      S(1 downto 0) => k_mid2_fu_736_p3(10 downto 9)
    );
\rhs_1_fu_140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(13),
      Q => rhs_1_fu_140(13),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(14),
      Q => rhs_1_fu_140(14),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(15),
      Q => rhs_1_fu_140(15),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(16),
      Q => rhs_1_fu_140(16),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[12]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[16]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[16]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[16]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(16 downto 13),
      S(3 downto 0) => \k_mid2_fu_736_p3__0\(16 downto 13)
    );
\rhs_1_fu_140_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(17),
      Q => rhs_1_fu_140(17),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(18),
      Q => rhs_1_fu_140(18),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(19),
      Q => rhs_1_fu_140(19),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(1),
      Q => rhs_1_fu_140(1),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(20),
      Q => rhs_1_fu_140(20),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[16]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[20]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[20]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[20]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(20 downto 17),
      S(3 downto 0) => \k_mid2_fu_736_p3__0\(20 downto 17)
    );
\rhs_1_fu_140_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(21),
      Q => rhs_1_fu_140(21),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(22),
      Q => rhs_1_fu_140(22),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(23),
      Q => rhs_1_fu_140(23),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(24),
      Q => rhs_1_fu_140(24),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[20]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[24]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[24]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[24]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(24 downto 21),
      S(3 downto 0) => \k_mid2_fu_736_p3__0\(24 downto 21)
    );
\rhs_1_fu_140_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(25),
      Q => rhs_1_fu_140(25),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(26),
      Q => rhs_1_fu_140(26),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(27),
      Q => rhs_1_fu_140(27),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(28),
      Q => rhs_1_fu_140(28),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[24]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[28]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[28]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[28]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(28 downto 25),
      S(3 downto 0) => \k_mid2_fu_736_p3__0\(28 downto 25)
    );
\rhs_1_fu_140_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(29),
      Q => rhs_1_fu_140(29),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(2),
      Q => rhs_1_fu_140(2),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(30),
      Q => rhs_1_fu_140(30),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(31),
      Q => rhs_1_fu_140(31),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[28]_i_2_n_4\,
      CO(3 downto 2) => \NLW_rhs_1_fu_140_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rhs_1_fu_140_reg[31]_i_3_n_6\,
      CO(0) => \rhs_1_fu_140_reg[31]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rhs_1_fu_140_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => k_fu_758_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \k_mid2_fu_736_p3__0\(31 downto 29)
    );
\rhs_1_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(3),
      Q => rhs_1_fu_140(3),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(4),
      Q => rhs_1_fu_140(4),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rhs_1_fu_140_reg[4]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[4]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[4]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[4]_i_2_n_7\,
      CYINIT => k_mid2_fu_736_p3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(4 downto 1),
      S(3 downto 0) => k_mid2_fu_736_p3(4 downto 1)
    );
\rhs_1_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(5),
      Q => rhs_1_fu_140(5),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(6),
      Q => rhs_1_fu_140(6),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(7),
      Q => rhs_1_fu_140(7),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(8),
      Q => rhs_1_fu_140(8),
      R => first_itr_reg_3040
    );
\rhs_1_fu_140_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rhs_1_fu_140_reg[4]_i_2_n_4\,
      CO(3) => \rhs_1_fu_140_reg[8]_i_2_n_4\,
      CO(2) => \rhs_1_fu_140_reg[8]_i_2_n_5\,
      CO(1) => \rhs_1_fu_140_reg[8]_i_2_n_6\,
      CO(0) => \rhs_1_fu_140_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => k_fu_758_p2(8 downto 5),
      S(3 downto 0) => k_mid2_fu_736_p3(8 downto 5)
    );
\rhs_1_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_sig_allocacmp_rhs_1_load(9),
      Q => rhs_1_fu_140(9),
      R => first_itr_reg_3040
    );
\rhs_1_load_reg_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(0),
      Q => rhs_1_load_reg_1274(0),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(10),
      Q => rhs_1_load_reg_1274(10),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(11),
      Q => rhs_1_load_reg_1274(11),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(12),
      Q => rhs_1_load_reg_1274(12),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(13),
      Q => rhs_1_load_reg_1274(13),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(14),
      Q => rhs_1_load_reg_1274(14),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(15),
      Q => rhs_1_load_reg_1274(15),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(16),
      Q => rhs_1_load_reg_1274(16),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(17),
      Q => rhs_1_load_reg_1274(17),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(18),
      Q => rhs_1_load_reg_1274(18),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(19),
      Q => rhs_1_load_reg_1274(19),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(1),
      Q => rhs_1_load_reg_1274(1),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(20),
      Q => rhs_1_load_reg_1274(20),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(21),
      Q => rhs_1_load_reg_1274(21),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(22),
      Q => rhs_1_load_reg_1274(22),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(23),
      Q => rhs_1_load_reg_1274(23),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(24),
      Q => rhs_1_load_reg_1274(24),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(25),
      Q => rhs_1_load_reg_1274(25),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(26),
      Q => rhs_1_load_reg_1274(26),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(27),
      Q => rhs_1_load_reg_1274(27),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(28),
      Q => rhs_1_load_reg_1274(28),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(29),
      Q => rhs_1_load_reg_1274(29),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(2),
      Q => rhs_1_load_reg_1274(2),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(30),
      Q => rhs_1_load_reg_1274(30),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(31),
      Q => rhs_1_load_reg_1274(31),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(3),
      Q => rhs_1_load_reg_1274(3),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(4),
      Q => rhs_1_load_reg_1274(4),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(5),
      Q => rhs_1_load_reg_1274(5),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(6),
      Q => rhs_1_load_reg_1274(6),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(7),
      Q => rhs_1_load_reg_1274(7),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(8),
      Q => rhs_1_load_reg_1274(8),
      R => '0'
    );
\rhs_1_load_reg_1274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => ap_sig_allocacmp_rhs_1_load(9),
      Q => rhs_1_load_reg_1274(9),
      R => '0'
    );
\select_ln1072_4_reg_1320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \select_ln1072_4_reg_1320_reg[0]_0\,
      I1 => exitcond_flatten165_fu_515_p2,
      I2 => p_0_in,
      I3 => icmp_ln1072_2_fu_503_p2,
      O => select_ln1072_4_fu_547_p3
    );
\select_ln1072_4_reg_1320[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(17),
      I1 => rhs_1_fu_140(17),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_20_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_10_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(14),
      I1 => rhs_1_fu_140(14),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_21_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_11_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(27),
      I1 => k_fu_758_p2(27),
      I2 => rhs_1_fu_140(28),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(28),
      O => \select_ln1072_4_reg_1320[0]_i_12_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(24),
      I1 => k_fu_758_p2(24),
      I2 => rhs_1_fu_140(25),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(25),
      O => \select_ln1072_4_reg_1320[0]_i_13_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(11),
      I1 => rhs_1_fu_140(11),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_22_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_14_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(8),
      I1 => rhs_1_fu_140(8),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_23_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_15_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(5),
      I1 => rhs_1_fu_140(5),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_24_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_16_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8A00200020AA"
    )
        port map (
      I0 => \select_ln1072_4_reg_1320[0]_i_25_n_4\,
      I1 => p_0_in0_out,
      I2 => rhs_1_load_reg_1274(0),
      I3 => addr_V_1_fu_1641,
      I4 => rhs_1_fu_140(0),
      I5 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(62),
      O => \select_ln1072_4_reg_1320[0]_i_17_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(21),
      I1 => k_fu_758_p2(21),
      I2 => rhs_1_fu_140(22),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(22),
      O => \select_ln1072_4_reg_1320[0]_i_18_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(18),
      I1 => k_fu_758_p2(18),
      I2 => rhs_1_fu_140(19),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(19),
      O => \select_ln1072_4_reg_1320[0]_i_19_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(15),
      I1 => k_fu_758_p2(15),
      I2 => rhs_1_fu_140(16),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(16),
      O => \select_ln1072_4_reg_1320[0]_i_20_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(12),
      I1 => k_fu_758_p2(12),
      I2 => rhs_1_fu_140(13),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(13),
      O => \select_ln1072_4_reg_1320[0]_i_21_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(9),
      I1 => k_fu_758_p2(9),
      I2 => rhs_1_fu_140(10),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(10),
      O => \select_ln1072_4_reg_1320[0]_i_22_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(6),
      I1 => k_fu_758_p2(6),
      I2 => rhs_1_fu_140(7),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(7),
      O => \select_ln1072_4_reg_1320[0]_i_23_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00A0050033A005"
    )
        port map (
      I0 => rhs_1_fu_140(3),
      I1 => k_fu_758_p2(3),
      I2 => rhs_1_fu_140(4),
      I3 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(4),
      O => \select_ln1072_4_reg_1320[0]_i_24_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C93000000009C93"
    )
        port map (
      I0 => k_fu_758_p2(1),
      I1 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(63),
      I2 => addr_V_1_fu_1641,
      I3 => rhs_1_fu_140(1),
      I4 => ap_sig_allocacmp_rhs_1_load(2),
      I5 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      O => \select_ln1072_4_reg_1320[0]_i_25_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => select_ln43_8_reg_1305,
      I1 => icmp_ln1072_reg_1279,
      I2 => select_ln1072_4_reg_1320,
      O => p_0_in0_out
    );
\select_ln1072_4_reg_1320[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0030505C003"
    )
        port map (
      I0 => k_fu_758_p2(31),
      I1 => rhs_1_fu_140(31),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => rhs_1_fu_140(30),
      I4 => addr_V_1_fu_1641,
      I5 => k_fu_758_p2(30),
      O => \select_ln1072_4_reg_1320[0]_i_4_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(29),
      I1 => rhs_1_fu_140(29),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_12_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_5_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(26),
      I1 => rhs_1_fu_140(26),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_13_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_6_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(23),
      I1 => rhs_1_fu_140(23),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_18_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_8_n_4\
    );
\select_ln1072_4_reg_1320[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3A5C3C300000000"
    )
        port map (
      I0 => k_fu_758_p2(20),
      I1 => rhs_1_fu_140(20),
      I2 => \^conv_i_i208_cast_reg_1190_reg[2]_0\(64),
      I3 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \select_ln1072_4_reg_1320[0]_i_19_n_4\,
      O => \select_ln1072_4_reg_1320[0]_i_9_n_4\
    );
\select_ln1072_4_reg_1320_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln1072_4_reg_1320,
      Q => select_ln1072_4_reg_1320_pp0_iter2_reg,
      R => '0'
    );
\select_ln1072_4_reg_1320_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln1072_4_reg_1320_pp0_iter2_reg,
      Q => select_ln1072_4_reg_1320_pp0_iter3_reg,
      R => '0'
    );
\select_ln1072_4_reg_1320_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln1072_4_reg_1320_pp0_iter3_reg,
      Q => select_ln1072_4_reg_1320_pp0_iter4_reg,
      R => '0'
    );
\select_ln1072_4_reg_1320_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln1072_4_reg_1320_pp0_iter4_reg,
      Q => select_ln1072_4_reg_1320_pp0_iter5_reg,
      R => '0'
    );
\select_ln1072_4_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => select_ln1072_4_fu_547_p3,
      Q => select_ln1072_4_reg_1320,
      R => '0'
    );
\select_ln1072_4_reg_1320_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_4_reg_1320_reg[0]_i_3_n_4\,
      CO(3) => \NLW_select_ln1072_4_reg_1320_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln1072_2_fu_503_p2,
      CO(1) => \select_ln1072_4_reg_1320_reg[0]_i_2_n_6\,
      CO(0) => \select_ln1072_4_reg_1320_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln1072_4_reg_1320_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \select_ln1072_4_reg_1320[0]_i_4_n_4\,
      S(1) => \select_ln1072_4_reg_1320[0]_i_5_n_4\,
      S(0) => \select_ln1072_4_reg_1320[0]_i_6_n_4\
    );
\select_ln1072_4_reg_1320_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1072_4_reg_1320_reg[0]_i_7_n_4\,
      CO(3) => \select_ln1072_4_reg_1320_reg[0]_i_3_n_4\,
      CO(2) => \select_ln1072_4_reg_1320_reg[0]_i_3_n_5\,
      CO(1) => \select_ln1072_4_reg_1320_reg[0]_i_3_n_6\,
      CO(0) => \select_ln1072_4_reg_1320_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln1072_4_reg_1320_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1072_4_reg_1320[0]_i_8_n_4\,
      S(2) => \select_ln1072_4_reg_1320[0]_i_9_n_4\,
      S(1) => \select_ln1072_4_reg_1320[0]_i_10_n_4\,
      S(0) => \select_ln1072_4_reg_1320[0]_i_11_n_4\
    );
\select_ln1072_4_reg_1320_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1072_4_reg_1320_reg[0]_i_7_n_4\,
      CO(2) => \select_ln1072_4_reg_1320_reg[0]_i_7_n_5\,
      CO(1) => \select_ln1072_4_reg_1320_reg[0]_i_7_n_6\,
      CO(0) => \select_ln1072_4_reg_1320_reg[0]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln1072_4_reg_1320_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1072_4_reg_1320[0]_i_14_n_4\,
      S(2) => \select_ln1072_4_reg_1320[0]_i_15_n_4\,
      S(1) => \select_ln1072_4_reg_1320[0]_i_16_n_4\,
      S(0) => \select_ln1072_4_reg_1320[0]_i_17_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(10),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[11]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(9),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[11]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(8),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[11]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => icmp_ln43_reg_1270_pp0_iter4_reg,
      I1 => select_ln1072_4_reg_1320_pp0_iter4_reg,
      I2 => ap_block_pp0_stage0_11001,
      O => select_ln1072_6_reg_14340
    );
\select_ln1072_6_reg_1434[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(3),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[3]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(2),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[3]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(1),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[3]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(0),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[3]_i_5_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(7),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[7]_i_2_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(6),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[7]_i_3_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(5),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[7]_i_4_n_4\
    );
\select_ln1072_6_reg_1434[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_mid129_reg_1373_pp0_iter4_reg(4),
      I1 => select_ln43_8_reg_1305_pp0_iter4_reg,
      O => \select_ln1072_6_reg_1434[7]_i_5_n_4\
    );
\select_ln1072_6_reg_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_29,
      Q => select_ln1072_6_reg_1434(0),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_19,
      Q => select_ln1072_6_reg_1434(10),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_18,
      Q => select_ln1072_6_reg_1434(11),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_17,
      Q => select_ln1072_6_reg_1434(12),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_16,
      Q => select_ln1072_6_reg_1434(13),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_15,
      Q => select_ln1072_6_reg_1434(14),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_14,
      Q => select_ln1072_6_reg_1434(15),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_13,
      Q => select_ln1072_6_reg_1434(16),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_12,
      Q => select_ln1072_6_reg_1434(17),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_11,
      Q => select_ln1072_6_reg_1434(18),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_10,
      Q => select_ln1072_6_reg_1434(19),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_28,
      Q => select_ln1072_6_reg_1434(1),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_9,
      Q => select_ln1072_6_reg_1434(20),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_8,
      Q => select_ln1072_6_reg_1434(21),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_7,
      Q => select_ln1072_6_reg_1434(22),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_6,
      Q => select_ln1072_6_reg_1434(23),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_5,
      Q => select_ln1072_6_reg_1434(24),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_4,
      Q => select_ln1072_6_reg_1434(25),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_27,
      Q => select_ln1072_6_reg_1434(2),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_26,
      Q => select_ln1072_6_reg_1434(3),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_25,
      Q => select_ln1072_6_reg_1434(4),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_24,
      Q => select_ln1072_6_reg_1434(5),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_23,
      Q => select_ln1072_6_reg_1434(6),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_22,
      Q => select_ln1072_6_reg_1434(7),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_21,
      Q => select_ln1072_6_reg_1434(8),
      R => '0'
    );
\select_ln1072_6_reg_1434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1072_6_reg_14340,
      D => mac_muladd_2ns_3ns_26ns_26_4_1_U7_n_20,
      Q => select_ln1072_6_reg_1434(9),
      R => '0'
    );
\select_ln43_1_reg_1418[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_29,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_29,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(0)
    );
\select_ln43_1_reg_1418[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_19,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_19,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(10)
    );
\select_ln43_1_reg_1418[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_18,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_18,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(11)
    );
\select_ln43_1_reg_1418[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_17,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_17,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(12)
    );
\select_ln43_1_reg_1418[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_16,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_16,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(13)
    );
\select_ln43_1_reg_1418[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_15,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_15,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(14)
    );
\select_ln43_1_reg_1418[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_14,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_14,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(15)
    );
\select_ln43_1_reg_1418[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_13,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_13,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(16)
    );
\select_ln43_1_reg_1418[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_12,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_12,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(17)
    );
\select_ln43_1_reg_1418[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_11,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_11,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(18)
    );
\select_ln43_1_reg_1418[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_10,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_10,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(19)
    );
\select_ln43_1_reg_1418[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_28,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_28,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(1)
    );
\select_ln43_1_reg_1418[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_9,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_9,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(20)
    );
\select_ln43_1_reg_1418[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_8,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_8,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(21)
    );
\select_ln43_1_reg_1418[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_7,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_7,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(22)
    );
\select_ln43_1_reg_1418[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_6,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_6,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(23)
    );
\select_ln43_1_reg_1418[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_5,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_5,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(24)
    );
\select_ln43_1_reg_1418[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_4,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_4,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(25)
    );
\select_ln43_1_reg_1418[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_27,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_27,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(2)
    );
\select_ln43_1_reg_1418[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_26,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_26,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(3)
    );
\select_ln43_1_reg_1418[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_25,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_25,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(4)
    );
\select_ln43_1_reg_1418[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_24,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_24,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(5)
    );
\select_ln43_1_reg_1418[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_23,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_23,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(6)
    );
\select_ln43_1_reg_1418[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_22,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_22,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(7)
    );
\select_ln43_1_reg_1418[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_21,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_21,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(8)
    );
\select_ln43_1_reg_1418[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_mul_15ns_12ns_26_4_1_U5_n_20,
      I1 => mul_mul_15ns_12ns_26_4_1_U4_n_20,
      I2 => icmp_ln1072_reg_1279_pp0_iter3_reg,
      O => grp_fu_1075_p2(9)
    );
\select_ln43_1_reg_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(0),
      Q => select_ln43_1_reg_1418(0),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(10),
      Q => select_ln43_1_reg_1418(10),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(11),
      Q => select_ln43_1_reg_1418(11),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(12),
      Q => select_ln43_1_reg_1418(12),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(13),
      Q => select_ln43_1_reg_1418(13),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(14),
      Q => select_ln43_1_reg_1418(14),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(15),
      Q => select_ln43_1_reg_1418(15),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(16),
      Q => select_ln43_1_reg_1418(16),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(17),
      Q => select_ln43_1_reg_1418(17),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(18),
      Q => select_ln43_1_reg_1418(18),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(19),
      Q => select_ln43_1_reg_1418(19),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(1),
      Q => select_ln43_1_reg_1418(1),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(20),
      Q => select_ln43_1_reg_1418(20),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(21),
      Q => select_ln43_1_reg_1418(21),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(22),
      Q => select_ln43_1_reg_1418(22),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(23),
      Q => select_ln43_1_reg_1418(23),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(24),
      Q => select_ln43_1_reg_1418(24),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(25),
      Q => select_ln43_1_reg_1418(25),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(2),
      Q => select_ln43_1_reg_1418(2),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(3),
      Q => select_ln43_1_reg_1418(3),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(4),
      Q => select_ln43_1_reg_1418(4),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(5),
      Q => select_ln43_1_reg_1418(5),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(6),
      Q => select_ln43_1_reg_1418(6),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(7),
      Q => select_ln43_1_reg_1418(7),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(8),
      Q => select_ln43_1_reg_1418(8),
      R => '0'
    );
\select_ln43_1_reg_1418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln45_1_reg_14130,
      D => grp_fu_1075_p2(9),
      Q => select_ln43_1_reg_1418(9),
      R => '0'
    );
\select_ln43_8_reg_1305[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => icmp_ln43_fu_456_p25_in,
      O => first_itr_mid2_reg_13280
    );
\select_ln43_8_reg_1305[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[21]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(9),
      I2 => \indvar_flatten_fu_148_reg_n_4_[22]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(10),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(11),
      I5 => \indvar_flatten_fu_148_reg_n_4_[23]\,
      O => \select_ln43_8_reg_1305[0]_i_10_n_4\
    );
\select_ln43_8_reg_1305[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[18]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(6),
      I2 => \indvar_flatten_fu_148_reg_n_4_[19]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(7),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(8),
      I5 => \indvar_flatten_fu_148_reg_n_4_[20]\,
      O => \select_ln43_8_reg_1305[0]_i_11_n_4\
    );
\select_ln43_8_reg_1305[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[15]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(3),
      I2 => \indvar_flatten_fu_148_reg_n_4_[16]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(4),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(5),
      I5 => \indvar_flatten_fu_148_reg_n_4_[17]\,
      O => \select_ln43_8_reg_1305[0]_i_12_n_4\
    );
\select_ln43_8_reg_1305[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[13]\,
      I1 => \indvar_flatten_fu_148_reg_n_4_[14]\,
      I2 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(3),
      I3 => \indvar_flatten_fu_148_reg_n_4_[12]\,
      O => \select_ln43_8_reg_1305[0]_i_13_n_4\
    );
\select_ln43_8_reg_1305[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[10]\,
      I1 => \indvar_flatten_fu_148_reg_n_4_[11]\,
      I2 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(3),
      I3 => \indvar_flatten_fu_148_reg_n_4_[9]\,
      O => \select_ln43_8_reg_1305[0]_i_14_n_4\
    );
\select_ln43_8_reg_1305[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[7]\,
      I1 => \indvar_flatten_fu_148_reg_n_4_[8]\,
      I2 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(3),
      I3 => \indvar_flatten_fu_148_reg_n_4_[6]\,
      O => \select_ln43_8_reg_1305[0]_i_15_n_4\
    );
\select_ln43_8_reg_1305[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[3]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(2),
      I2 => \indvar_flatten_fu_148_reg_n_4_[5]\,
      I3 => \indvar_flatten_fu_148_reg_n_4_[4]\,
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(3),
      O => \select_ln43_8_reg_1305[0]_i_16_n_4\
    );
\select_ln43_8_reg_1305[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[1]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(0),
      I2 => \indvar_flatten_fu_148_reg_n_4_[0]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(1),
      I4 => \indvar_flatten_fu_148_reg_n_4_[2]\,
      O => \select_ln43_8_reg_1305[0]_i_17_n_4\
    );
\select_ln43_8_reg_1305[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln43_8_reg_1305_reg[0]_0\,
      I1 => p_0_in,
      I2 => exitcond_flatten165_fu_515_p2,
      O => p_1_in
    );
\select_ln43_8_reg_1305[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[33]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(21),
      I2 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(22),
      I3 => \indvar_flatten_fu_148_reg_n_4_[34]\,
      O => \select_ln43_8_reg_1305[0]_i_5_n_4\
    );
\select_ln43_8_reg_1305[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[30]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(18),
      I2 => \indvar_flatten_fu_148_reg_n_4_[31]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(19),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(20),
      I5 => \indvar_flatten_fu_148_reg_n_4_[32]\,
      O => \select_ln43_8_reg_1305[0]_i_6_n_4\
    );
\select_ln43_8_reg_1305[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[27]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(15),
      I2 => \indvar_flatten_fu_148_reg_n_4_[28]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(16),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(17),
      I5 => \indvar_flatten_fu_148_reg_n_4_[29]\,
      O => \select_ln43_8_reg_1305[0]_i_7_n_4\
    );
\select_ln43_8_reg_1305[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_148_reg_n_4_[24]\,
      I1 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(12),
      I2 => \indvar_flatten_fu_148_reg_n_4_[25]\,
      I3 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(13),
      I4 => \select_ln43_8_reg_1305_reg[0]_i_3_0\(14),
      I5 => \indvar_flatten_fu_148_reg_n_4_[26]\,
      O => \select_ln43_8_reg_1305[0]_i_8_n_4\
    );
\select_ln43_8_reg_1305_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln43_8_reg_1305,
      Q => select_ln43_8_reg_1305_pp0_iter2_reg,
      R => '0'
    );
\select_ln43_8_reg_1305_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln43_8_reg_1305_pp0_iter2_reg,
      Q => select_ln43_8_reg_1305_pp0_iter3_reg,
      R => '0'
    );
\select_ln43_8_reg_1305_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => select_ln43_8_reg_1305_pp0_iter3_reg,
      Q => select_ln43_8_reg_1305_pp0_iter4_reg,
      R => '0'
    );
\select_ln43_8_reg_1305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_itr_mid2_reg_13280,
      D => p_1_in,
      Q => select_ln43_8_reg_1305,
      R => '0'
    );
\select_ln43_8_reg_1305_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln43_8_reg_1305_reg[0]_i_4_n_4\,
      CO(3) => exitcond_flatten165_fu_515_p2,
      CO(2) => \select_ln43_8_reg_1305_reg[0]_i_3_n_5\,
      CO(1) => \select_ln43_8_reg_1305_reg[0]_i_3_n_6\,
      CO(0) => \select_ln43_8_reg_1305_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln43_8_reg_1305_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln43_8_reg_1305[0]_i_5_n_4\,
      S(2) => \select_ln43_8_reg_1305[0]_i_6_n_4\,
      S(1) => \select_ln43_8_reg_1305[0]_i_7_n_4\,
      S(0) => \select_ln43_8_reg_1305[0]_i_8_n_4\
    );
\select_ln43_8_reg_1305_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln43_8_reg_1305_reg[0]_i_9_n_4\,
      CO(3) => \select_ln43_8_reg_1305_reg[0]_i_4_n_4\,
      CO(2) => \select_ln43_8_reg_1305_reg[0]_i_4_n_5\,
      CO(1) => \select_ln43_8_reg_1305_reg[0]_i_4_n_6\,
      CO(0) => \select_ln43_8_reg_1305_reg[0]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln43_8_reg_1305_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln43_8_reg_1305[0]_i_10_n_4\,
      S(2) => \select_ln43_8_reg_1305[0]_i_11_n_4\,
      S(1) => \select_ln43_8_reg_1305[0]_i_12_n_4\,
      S(0) => \select_ln43_8_reg_1305[0]_i_13_n_4\
    );
\select_ln43_8_reg_1305_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln43_8_reg_1305_reg[0]_i_9_n_4\,
      CO(2) => \select_ln43_8_reg_1305_reg[0]_i_9_n_5\,
      CO(1) => \select_ln43_8_reg_1305_reg[0]_i_9_n_6\,
      CO(0) => \select_ln43_8_reg_1305_reg[0]_i_9_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_select_ln43_8_reg_1305_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln43_8_reg_1305[0]_i_14_n_4\,
      S(2) => \select_ln43_8_reg_1305[0]_i_15_n_4\,
      S(1) => \select_ln43_8_reg_1305[0]_i_16_n_4\,
      S(0) => \select_ln43_8_reg_1305[0]_i_17_n_4\
    );
\sext_ln56_cast_reg_1185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(0),
      Q => sext_ln56_cast_reg_1185(0),
      R => '0'
    );
\sext_ln56_cast_reg_1185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(1),
      Q => sext_ln56_cast_reg_1185(1),
      R => '0'
    );
\sext_ln56_cast_reg_1185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(2),
      Q => sext_ln56_cast_reg_1185(2),
      R => '0'
    );
\sext_ln56_cast_reg_1185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(3),
      Q => sext_ln56_cast_reg_1185(3),
      R => '0'
    );
\sext_ln56_cast_reg_1185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(4),
      Q => sext_ln56_cast_reg_1185(4),
      R => '0'
    );
\sext_ln56_cast_reg_1185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln56_cast_reg_1185_reg[5]_0\(5),
      Q => sext_ln56_cast_reg_1185(5),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(10),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(10),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(11),
      O => \sext_ln56_mid2_v_reg_1444[10]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(9),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(9),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(10),
      O => \sext_ln56_mid2_v_reg_1444[10]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(8),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(8),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(9),
      O => \sext_ln56_mid2_v_reg_1444[10]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(7),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(7),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(8),
      O => \sext_ln56_mid2_v_reg_1444[10]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(14),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(14),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(15),
      O => \sext_ln56_mid2_v_reg_1444[14]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(13),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(13),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(14),
      O => \sext_ln56_mid2_v_reg_1444[14]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(12),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(12),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(13),
      O => \sext_ln56_mid2_v_reg_1444[14]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(11),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(11),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(12),
      O => \sext_ln56_mid2_v_reg_1444[14]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(18),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(18),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(19),
      O => \sext_ln56_mid2_v_reg_1444[18]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(17),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(17),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(18),
      O => \sext_ln56_mid2_v_reg_1444[18]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(16),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(16),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(17),
      O => \sext_ln56_mid2_v_reg_1444[18]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(15),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(15),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(16),
      O => \sext_ln56_mid2_v_reg_1444[18]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(22),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(22),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(23),
      O => \sext_ln56_mid2_v_reg_1444[22]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(21),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(21),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(22),
      O => \sext_ln56_mid2_v_reg_1444[22]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(20),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(20),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(21),
      O => \sext_ln56_mid2_v_reg_1444[22]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(19),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(19),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(20),
      O => \sext_ln56_mid2_v_reg_1444[22]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(25),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(25),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(26),
      O => \sext_ln56_mid2_v_reg_1444[26]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(24),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(24),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(25),
      O => \sext_ln56_mid2_v_reg_1444[26]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(23),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(23),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(24),
      O => \sext_ln56_mid2_v_reg_1444[26]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(2),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(2),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(3),
      O => \sext_ln56_mid2_v_reg_1444[2]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(1),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(1),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(2),
      O => \sext_ln56_mid2_v_reg_1444[2]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(0),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(0),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(1),
      O => \sext_ln56_mid2_v_reg_1444[2]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(6),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(6),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(7),
      O => \sext_ln56_mid2_v_reg_1444[6]_i_2_n_4\
    );
\sext_ln56_mid2_v_reg_1444[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(5),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(5),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(6),
      O => \sext_ln56_mid2_v_reg_1444[6]_i_3_n_4\
    );
\sext_ln56_mid2_v_reg_1444[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(4),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(4),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(5),
      O => \sext_ln56_mid2_v_reg_1444[6]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => select_ln1072_6_reg_1434(3),
      I1 => select_ln1072_4_reg_1320_pp0_iter5_reg,
      I2 => p_mid111_reg_1429(3),
      I3 => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(4),
      O => \sext_ln56_mid2_v_reg_1444[6]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(2),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(0),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(12),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(10),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(11 downto 8),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(12 downto 9),
      S(3) => \sext_ln56_mid2_v_reg_1444[10]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[10]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[10]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[10]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(13),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(11),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(14),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(12),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(15),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(13),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(16),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(14),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[10]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(15 downto 12),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(16 downto 13),
      S(3) => \sext_ln56_mid2_v_reg_1444[14]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[14]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[14]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[14]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(17),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(15),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(18),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(16),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(19),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(17),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(20),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(18),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[14]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(19 downto 16),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(20 downto 17),
      S(3) => \sext_ln56_mid2_v_reg_1444[18]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[18]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[18]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[18]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(21),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(19),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(3),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(1),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(22),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(20),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(23),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(21),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(24),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(22),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[18]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(23 downto 20),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(24 downto 21),
      S(3) => \sext_ln56_mid2_v_reg_1444[22]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[22]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[22]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[22]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(25),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(23),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(26),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(24),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(27),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(25),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(28),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(26),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[22]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(26 downto 24),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(28 downto 25),
      S(3) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(27),
      S(2) => \sext_ln56_mid2_v_reg_1444[26]_i_2_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[26]_i_3_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[26]_i_4_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(29),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(27),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(30),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(28),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(31),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(29),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(4),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(2),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 1) => sext_ln56_mid2_v_v_v_fu_1000_p2(4 downto 2),
      O(0) => \NLW_sext_ln56_mid2_v_reg_1444_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \sext_ln56_mid2_v_reg_1444[2]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[2]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[2]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(0)
    );
\sext_ln56_mid2_v_reg_1444_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(32),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(30),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[26]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(32 downto 29),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(31 downto 28)
    );
\sext_ln56_mid2_v_reg_1444_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(33),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(31),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(34),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(32),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(35),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(33),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(36),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(34),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[30]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(36 downto 33),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(35 downto 32)
    );
\sext_ln56_mid2_v_reg_1444_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(37),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(35),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(38),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(36),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(39),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(37),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(40),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(38),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[34]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(40 downto 37),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(39 downto 36)
    );
\sext_ln56_mid2_v_reg_1444_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(41),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(39),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(5),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(3),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(42),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(40),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(43),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(41),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(44),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(42),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[38]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(44 downto 41),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(43 downto 40)
    );
\sext_ln56_mid2_v_reg_1444_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(45),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(43),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(46),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(44),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(47),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(45),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(48),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(46),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[42]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(48 downto 45),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(47 downto 44)
    );
\sext_ln56_mid2_v_reg_1444_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(49),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(47),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(50),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(48),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(51),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(49),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(6),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(4),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(52),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(50),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[46]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(52 downto 49),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(51 downto 48)
    );
\sext_ln56_mid2_v_reg_1444_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(53),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(51),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(54),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(52),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(55),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(53),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(56),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(54),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[50]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(56 downto 53),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(55 downto 52)
    );
\sext_ln56_mid2_v_reg_1444_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(57),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(55),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(58),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(56),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(59),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(57),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(60),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(58),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[54]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(60 downto 57),
      S(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(59 downto 56)
    );
\sext_ln56_mid2_v_reg_1444_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(61),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(59),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(7),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(5),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(62),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(60),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(63),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(61),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[58]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sext_ln56_mid2_v_reg_1444_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[61]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sext_ln56_mid2_v_reg_1444_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(62 downto 60)
    );
\sext_ln56_mid2_v_reg_1444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(8),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(6),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln56_mid2_v_reg_1444_reg[2]_i_1_n_4\,
      CO(3) => \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_4\,
      CO(2) => \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_5\,
      CO(1) => \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_6\,
      CO(0) => \sext_ln56_mid2_v_reg_1444_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln56_mid2_v_reg_1444_reg[61]_0\(7 downto 4),
      O(3 downto 0) => sext_ln56_mid2_v_v_v_fu_1000_p2(8 downto 5),
      S(3) => \sext_ln56_mid2_v_reg_1444[6]_i_2_n_4\,
      S(2) => \sext_ln56_mid2_v_reg_1444[6]_i_3_n_4\,
      S(1) => \sext_ln56_mid2_v_reg_1444[6]_i_4_n_4\,
      S(0) => \sext_ln56_mid2_v_reg_1444[6]_i_5_n_4\
    );
\sext_ln56_mid2_v_reg_1444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(9),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(7),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(10),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(8),
      R => '0'
    );
\sext_ln56_mid2_v_reg_1444_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => sext_ln56_mid2_v_v_v_fu_1000_p2(11),
      Q => \^conv_i_i208_cast_reg_1190_reg[2]_0\(9),
      R => '0'
    );
\sext_ln885_cast_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln885_cast_reg_1209_reg[2]_0\(0),
      Q => sext_ln885_cast_reg_1209(0),
      R => '0'
    );
\sext_ln885_cast_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln885_cast_reg_1209_reg[2]_0\(1),
      Q => sext_ln885_cast_reg_1209(1),
      R => '0'
    );
\sext_ln885_cast_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \sext_ln885_cast_reg_1209_reg[2]_0\(2),
      Q => sext_ln885_cast_reg_1209(2),
      R => '0'
    );
\trunc_ln1540_reg_1389[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rhs_1_load_reg_1274(0),
      I1 => select_ln43_8_reg_1305,
      I2 => icmp_ln1072_reg_1279,
      I3 => select_ln1072_4_reg_1320,
      O => k_mid2_fu_736_p3(0)
    );
\trunc_ln1540_reg_1389[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => \icmp_ln43_reg_1270_reg_n_4_[0]\,
      I2 => select_ln1072_4_reg_1320,
      I3 => icmp_ln1072_reg_1279,
      I4 => select_ln43_8_reg_1305,
      O => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => k_mid2_fu_736_p3(0),
      Q => trunc_ln1540_reg_1389(0),
      R => '0'
    );
\trunc_ln1540_reg_1389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(10),
      Q => trunc_ln1540_reg_1389(10),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(1),
      Q => trunc_ln1540_reg_1389(1),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(2),
      Q => trunc_ln1540_reg_1389(2),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(3),
      Q => trunc_ln1540_reg_1389(3),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(4),
      Q => trunc_ln1540_reg_1389(4),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(5),
      Q => trunc_ln1540_reg_1389(5),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(6),
      Q => trunc_ln1540_reg_1389(6),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(7),
      Q => trunc_ln1540_reg_1389(7),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(8),
      Q => trunc_ln1540_reg_1389(8),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\trunc_ln1540_reg_1389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_3_reg_13940,
      D => rhs_1_load_reg_1274(9),
      Q => trunc_ln1540_reg_1389(9),
      R => \trunc_ln1540_reg_1389[10]_i_1_n_4\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => ap_block_pp0_stage0_11001,
      I2 => Q(2),
      I3 => Q(3),
      I4 => gmem_WREADY,
      O => push
    );
\zext_ln43_5_cast_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \zext_ln43_5_cast_reg_1203_reg[5]_0\(0),
      Q => zext_ln43_5_cast_reg_1203_reg(0),
      R => '0'
    );
\zext_ln43_5_cast_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \zext_ln43_5_cast_reg_1203_reg[5]_0\(1),
      Q => zext_ln43_5_cast_reg_1203_reg(2),
      R => '0'
    );
\zext_ln43_5_cast_reg_1203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \zext_ln43_5_cast_reg_1203_reg[5]_0\(2),
      Q => zext_ln43_5_cast_reg_1203_reg(3),
      R => '0'
    );
\zext_ln43_5_cast_reg_1203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \zext_ln43_5_cast_reg_1203_reg[5]_0\(3),
      Q => zext_ln43_5_cast_reg_1203_reg(4),
      R => '0'
    );
\zext_ln43_5_cast_reg_1203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \zext_ln43_5_cast_reg_1203_reg[5]_0\(4),
      Q => zext_ln43_5_cast_reg_1203_reg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0_im2col_mat is
  port (
    ap_local_block : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of design_1_im2col_mat_0_0_im2col_mat : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of design_1_im2col_mat_0_0_im2col_mat : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of design_1_im2col_mat_0_0_im2col_mat : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_im2col_mat_0_0_im2col_mat : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_im2col_mat_0_0_im2col_mat : entity is "im2col_mat";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b1000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_im2col_mat_0_0_im2col_mat : entity is "31'b0000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of design_1_im2col_mat_0_0_im2col_mat : entity is "yes";
end design_1_im2col_mat_0_0_im2col_mat;

architecture STRUCTURE of design_1_im2col_mat_0_0_im2col_mat is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln35_fu_255_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln37_1_fu_290_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \bus_write/fifo_resp_to_user/pop0\ : STD_LOGIC;
  signal \bus_write/rs_wreq/load_p2\ : STD_LOGIC;
  signal control_s_axi_U_n_100 : STD_LOGIC;
  signal control_s_axi_U_n_105 : STD_LOGIC;
  signal control_s_axi_U_n_106 : STD_LOGIC;
  signal control_s_axi_U_n_107 : STD_LOGIC;
  signal control_s_axi_U_n_108 : STD_LOGIC;
  signal control_s_axi_U_n_109 : STD_LOGIC;
  signal control_s_axi_U_n_110 : STD_LOGIC;
  signal control_s_axi_U_n_111 : STD_LOGIC;
  signal control_s_axi_U_n_112 : STD_LOGIC;
  signal control_s_axi_U_n_113 : STD_LOGIC;
  signal control_s_axi_U_n_114 : STD_LOGIC;
  signal control_s_axi_U_n_115 : STD_LOGIC;
  signal control_s_axi_U_n_116 : STD_LOGIC;
  signal control_s_axi_U_n_117 : STD_LOGIC;
  signal control_s_axi_U_n_118 : STD_LOGIC;
  signal control_s_axi_U_n_119 : STD_LOGIC;
  signal control_s_axi_U_n_120 : STD_LOGIC;
  signal control_s_axi_U_n_121 : STD_LOGIC;
  signal control_s_axi_U_n_122 : STD_LOGIC;
  signal control_s_axi_U_n_123 : STD_LOGIC;
  signal control_s_axi_U_n_124 : STD_LOGIC;
  signal control_s_axi_U_n_125 : STD_LOGIC;
  signal control_s_axi_U_n_126 : STD_LOGIC;
  signal control_s_axi_U_n_127 : STD_LOGIC;
  signal control_s_axi_U_n_128 : STD_LOGIC;
  signal control_s_axi_U_n_129 : STD_LOGIC;
  signal control_s_axi_U_n_130 : STD_LOGIC;
  signal control_s_axi_U_n_131 : STD_LOGIC;
  signal control_s_axi_U_n_132 : STD_LOGIC;
  signal control_s_axi_U_n_133 : STD_LOGIC;
  signal control_s_axi_U_n_134 : STD_LOGIC;
  signal control_s_axi_U_n_135 : STD_LOGIC;
  signal control_s_axi_U_n_136 : STD_LOGIC;
  signal control_s_axi_U_n_137 : STD_LOGIC;
  signal control_s_axi_U_n_138 : STD_LOGIC;
  signal control_s_axi_U_n_139 : STD_LOGIC;
  signal control_s_axi_U_n_140 : STD_LOGIC;
  signal control_s_axi_U_n_141 : STD_LOGIC;
  signal control_s_axi_U_n_142 : STD_LOGIC;
  signal control_s_axi_U_n_143 : STD_LOGIC;
  signal control_s_axi_U_n_144 : STD_LOGIC;
  signal control_s_axi_U_n_145 : STD_LOGIC;
  signal control_s_axi_U_n_146 : STD_LOGIC;
  signal control_s_axi_U_n_147 : STD_LOGIC;
  signal control_s_axi_U_n_148 : STD_LOGIC;
  signal control_s_axi_U_n_149 : STD_LOGIC;
  signal control_s_axi_U_n_150 : STD_LOGIC;
  signal control_s_axi_U_n_151 : STD_LOGIC;
  signal control_s_axi_U_n_152 : STD_LOGIC;
  signal control_s_axi_U_n_153 : STD_LOGIC;
  signal control_s_axi_U_n_154 : STD_LOGIC;
  signal control_s_axi_U_n_155 : STD_LOGIC;
  signal control_s_axi_U_n_156 : STD_LOGIC;
  signal control_s_axi_U_n_157 : STD_LOGIC;
  signal control_s_axi_U_n_158 : STD_LOGIC;
  signal control_s_axi_U_n_159 : STD_LOGIC;
  signal control_s_axi_U_n_160 : STD_LOGIC;
  signal control_s_axi_U_n_161 : STD_LOGIC;
  signal control_s_axi_U_n_162 : STD_LOGIC;
  signal control_s_axi_U_n_163 : STD_LOGIC;
  signal control_s_axi_U_n_164 : STD_LOGIC;
  signal control_s_axi_U_n_165 : STD_LOGIC;
  signal control_s_axi_U_n_166 : STD_LOGIC;
  signal control_s_axi_U_n_167 : STD_LOGIC;
  signal control_s_axi_U_n_168 : STD_LOGIC;
  signal control_s_axi_U_n_83 : STD_LOGIC;
  signal control_s_axi_U_n_84 : STD_LOGIC;
  signal control_s_axi_U_n_85 : STD_LOGIC;
  signal control_s_axi_U_n_86 : STD_LOGIC;
  signal control_s_axi_U_n_93 : STD_LOGIC;
  signal control_s_axi_U_n_94 : STD_LOGIC;
  signal control_s_axi_U_n_95 : STD_LOGIC;
  signal control_s_axi_U_n_96 : STD_LOGIC;
  signal control_s_axi_U_n_97 : STD_LOGIC;
  signal control_s_axi_U_n_98 : STD_LOGIC;
  signal control_s_axi_U_n_99 : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 7 to 7 );
  signal done0 : STD_LOGIC;
  signal dout_reg : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \dout_reg__0\ : STD_LOGIC_VECTOR ( 58 downto 33 );
  signal \dout_reg__0_0\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \exitcond_flatten_mid1138_reg_691[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_mid1138_reg_691[0]_i_2_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_mid1138_reg_691[0]_i_3_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_mid1138_reg_691[0]_i_4_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_mid1138_reg_691[0]_i_5_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_mid1138_reg_691_reg_n_4_[0]\ : STD_LOGIC;
  signal gmem_AWREADY : STD_LOGIC;
  signal gmem_AWVALID : STD_LOGIC;
  signal gmem_BVALID : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_WREADY : STD_LOGIC;
  signal gmem_WVALID : STD_LOGIC;
  signal gmem_addr_read_reg_603 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_reg_576 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \gmem_addr_reg_576[1]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[1]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[1]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[1]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[5]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[5]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[5]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[5]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[61]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[9]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[9]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576[9]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[61]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[61]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[61]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_576_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal gmem_m_axi_U_n_139 : STD_LOGIC;
  signal gmem_m_axi_U_n_9 : STD_LOGIC;
  signal grp_fu_319_ap_start : STD_LOGIC;
  signal grp_fu_319_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_334_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg : STD_LOGIC;
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_WDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_27 : STD_LOGIC;
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_5 : STD_LOGIC;
  signal grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_9 : STD_LOGIC;
  signal \i_fu_104[10]_i_3_n_4\ : STD_LOGIC;
  signal i_fu_104_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \icmp_ln1072_1_reg_696[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln1072_1_reg_696_reg_n_4_[0]\ : STD_LOGIC;
  signal icmp_ln1072_fu_250_p2 : STD_LOGIC;
  signal \im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u/p_2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inchannels : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inchannels_read_reg_522 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal kernel_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal kernel_size_read_reg_501 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mat_h : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mat_h_read_reg_496 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mat_in_pad_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mat_in_pad_V_ce0 : STD_LOGIC;
  signal mat_in_read_reg_533 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal mat_out : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal mat_out_read_reg_528 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal mat_w : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mat_w_read_reg_489 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mul50_reg_650_reg_i_10_n_4 : STD_LOGIC;
  signal mul50_reg_650_reg_i_1_n_4 : STD_LOGIC;
  signal mul50_reg_650_reg_n_100 : STD_LOGIC;
  signal mul50_reg_650_reg_n_101 : STD_LOGIC;
  signal mul50_reg_650_reg_n_102 : STD_LOGIC;
  signal mul50_reg_650_reg_n_103 : STD_LOGIC;
  signal mul50_reg_650_reg_n_104 : STD_LOGIC;
  signal mul50_reg_650_reg_n_105 : STD_LOGIC;
  signal mul50_reg_650_reg_n_106 : STD_LOGIC;
  signal mul50_reg_650_reg_n_107 : STD_LOGIC;
  signal mul50_reg_650_reg_n_108 : STD_LOGIC;
  signal mul50_reg_650_reg_n_109 : STD_LOGIC;
  signal mul50_reg_650_reg_n_92 : STD_LOGIC;
  signal mul50_reg_650_reg_n_93 : STD_LOGIC;
  signal mul50_reg_650_reg_n_94 : STD_LOGIC;
  signal mul50_reg_650_reg_n_95 : STD_LOGIC;
  signal mul50_reg_650_reg_n_96 : STD_LOGIC;
  signal mul50_reg_650_reg_n_97 : STD_LOGIC;
  signal mul50_reg_650_reg_n_98 : STD_LOGIC;
  signal mul50_reg_650_reg_n_99 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_30 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_31 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_32 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_33 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_34 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_35 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_36 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_37 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_38 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_39 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_40 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_41 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_42 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_43 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_44 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_45 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_46 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_47 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_48 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_49 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_50 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_51 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_52 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_53 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_54 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_55 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_56 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_57 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_58 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_59 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_60 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_61 : STD_LOGIC;
  signal mul_18ns_41ns_59_2_1_U40_n_62 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_10 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_11 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_12 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_13 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_14 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_15 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_16 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_17 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_18 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_19 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_20 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_21 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_22 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_4 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_5 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_6 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_7 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_8 : STD_LOGIC;
  signal mul_3ns_32ns_35_2_1_U36_n_9 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_10 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_11 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_12 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_13 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_14 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_15 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_16 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_17 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_18 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_19 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_20 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_21 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_22 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_4 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_5 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_6 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_7 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_8 : STD_LOGIC;
  signal mul_6ns_35ns_41_2_1_U37_n_9 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_10 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_11 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_12 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_4 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_5 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_6 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_7 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_8 : STD_LOGIC;
  signal mul_6ns_3ns_9_1_1_U39_n_9 : STD_LOGIC;
  signal mul_6s_6s_12_1_1_U33_n_16 : STD_LOGIC;
  signal mul_6s_6s_12_1_1_U33_n_17 : STD_LOGIC;
  signal mul_6s_6s_12_1_1_U33_n_18 : STD_LOGIC;
  signal mul_6s_6s_12_1_1_U33_n_19 : STD_LOGIC;
  signal mul_6s_6s_12_1_1_U33_n_20 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_10 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_11 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_12 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_13 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_14 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_15 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_4 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_5 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_6 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_7 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_8 : STD_LOGIC;
  signal mul_9ns_3ns_12_1_1_U41_n_9 : STD_LOGIC;
  signal mul_ln18_1_reg_655 : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal mul_ln18_2_reg_686 : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal mul_ln18_reg_623 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal mul_ln37_reg_563 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln43_1_reg_676 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln43_2_reg_681 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \mul_ln43_2_reg_681[3]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln43_2_reg_681[4]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln43_2_reg_681[5]_i_1_n_4\ : STD_LOGIC;
  signal mul_ln43_reg_661 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mul_mul_12s_6s_16_4_1_U43_n_10 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_11 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_12 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_13 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_14 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_15 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_16 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_17 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_18 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_19 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_4 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_5 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_6 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_7 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_8 : STD_LOGIC;
  signal mul_mul_12s_6s_16_4_1_U43_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sdiv_8s_3s_8_12_seq_1_U35_n_11 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_12 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_13 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_14 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_4 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_6 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_7 : STD_LOGIC;
  signal sdiv_8s_3s_8_12_seq_1_U35_n_9 : STD_LOGIC;
  signal sdiv_ln1558_reg_630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln18_1_reg_558 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln37_fu_280_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal sign_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal start0 : STD_LOGIC;
  signal stride : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stride_read_reg_515 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln37_2_fu_356_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln37_2_reg_608 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln37_reg_553 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1072_reg_568_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zext_ln37_fu_347_p1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \NLW_gmem_addr_reg_576_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gmem_addr_reg_576_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul50_reg_650_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul50_reg_650_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul50_reg_650_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul50_reg_650_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul50_reg_650_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_mul50_reg_650_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln37_1_reg_582[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln37_1_reg_582[1]_i_1\ : label is "soft_lutpair403";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_576_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_104[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \i_fu_104[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \i_fu_104[3]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i_fu_104[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i_fu_104[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_fu_104[7]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_fu_104[8]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \i_fu_104[9]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mul_ln43_2_reg_681[3]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \mul_ln43_2_reg_681[4]_i_1\ : label is "soft_lutpair406";
begin
  ap_local_block <= \<const0>\;
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln37_1_reg_582[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(0),
      I1 => trunc_ln37_reg_553(0),
      O => add_ln37_1_fu_290_p2(0)
    );
\add_ln37_1_reg_582[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => i_fu_104_reg(0),
      I1 => trunc_ln37_reg_553(0),
      I2 => trunc_ln37_reg_553(1),
      I3 => i_fu_104_reg(1),
      O => add_ln37_1_fu_290_p2(1)
    );
\add_ln37_1_reg_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln37_1_fu_290_p2(0),
      Q => zext_ln37_fu_347_p1(3),
      R => '0'
    );
\add_ln37_1_reg_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln37_1_fu_290_p2(1),
      Q => zext_ln37_fu_347_p1(4),
      R => '0'
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[8]\,
      I1 => \ap_CS_fsm_reg_n_4_[9]\,
      I2 => \ap_CS_fsm_reg_n_4_[6]\,
      I3 => \ap_CS_fsm_reg_n_4_[7]\,
      I4 => \ap_CS_fsm_reg_n_4_[11]\,
      I5 => \ap_CS_fsm_reg_n_4_[10]\,
      O => \ap_CS_fsm[1]_i_3_n_4\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[2]\,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state1,
      I3 => \ap_CS_fsm_reg_n_4_[1]\,
      I4 => ap_CS_fsm_state6,
      I5 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[1]_i_4_n_4\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[20]\,
      I1 => \ap_CS_fsm_reg_n_4_[21]\,
      I2 => \ap_CS_fsm_reg_n_4_[18]\,
      I3 => \ap_CS_fsm_reg_n_4_[19]\,
      I4 => \ap_CS_fsm_reg_n_4_[23]\,
      I5 => \ap_CS_fsm_reg_n_4_[22]\,
      O => \ap_CS_fsm[1]_i_5_n_4\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \ap_CS_fsm_reg_n_4_[15]\,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state14,
      I4 => \ap_CS_fsm_reg_n_4_[17]\,
      I5 => \ap_CS_fsm_reg_n_4_[16]\,
      O => \ap_CS_fsm[1]_i_6_n_4\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state15,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[9]\,
      Q => \ap_CS_fsm_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[10]\,
      Q => \ap_CS_fsm_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_319_ap_start,
      Q => \ap_CS_fsm_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[15]\,
      Q => \ap_CS_fsm_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[16]\,
      Q => \ap_CS_fsm_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[17]\,
      Q => \ap_CS_fsm_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[18]\,
      Q => \ap_CS_fsm_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[19]\,
      Q => \ap_CS_fsm_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[20]\,
      Q => \ap_CS_fsm_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[21]\,
      Q => \ap_CS_fsm_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[22]\,
      Q => \ap_CS_fsm_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[23]\,
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state25,
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state26,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state27,
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state28,
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state29,
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[1]\,
      Q => \ap_CS_fsm_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[2]\,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \bus_read/rs_rreq/load_p2\,
      Q => \ap_CS_fsm_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[6]\,
      Q => \ap_CS_fsm_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[7]\,
      Q => \ap_CS_fsm_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[8]\,
      Q => \ap_CS_fsm_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.design_1_im2col_mat_0_0_im2col_mat_control_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      DI(0) => mul_6s_6s_12_1_1_U33_n_16,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(5) => ap_CS_fsm_state29,
      Q(4) => ap_CS_fsm_state28,
      Q(3) => ap_CS_fsm_state27,
      Q(2) => ap_CS_fsm_state26,
      Q(1) => ap_CS_fsm_state25,
      Q(0) => ap_CS_fsm_state1,
      S(3) => control_s_axi_U_n_83,
      S(2) => control_s_axi_U_n_84,
      S(1) => control_s_axi_U_n_85,
      S(0) => control_s_axi_U_n_86,
      SR(0) => ap_NS_fsm1,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_3_n_4\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_4_n_4\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_5_n_4\,
      \ap_CS_fsm_reg[1]_2\ => gmem_m_axi_U_n_139,
      \ap_CS_fsm_reg[1]_3\ => \ap_CS_fsm[1]_i_6_n_4\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_start => ap_start,
      inchannels(5 downto 0) => inchannels(5 downto 0),
      \int_kernel_size_reg[2]_0\(2 downto 0) => kernel_size(2 downto 0),
      \int_mat_h_reg[0]_0\(1) => control_s_axi_U_n_93,
      \int_mat_h_reg[0]_0\(0) => control_s_axi_U_n_94,
      \int_mat_h_reg[1]_0\(0) => control_s_axi_U_n_95,
      \int_mat_h_reg[4]_0\(1) => control_s_axi_U_n_99,
      \int_mat_h_reg[4]_0\(0) => control_s_axi_U_n_100,
      \int_mat_w_reg[0]_0\(2) => control_s_axi_U_n_96,
      \int_mat_w_reg[0]_0\(1) => control_s_axi_U_n_97,
      \int_mat_w_reg[0]_0\(0) => control_s_axi_U_n_98,
      \int_stride_reg[2]_0\(2 downto 0) => stride(2 downto 0),
      int_task_ap_done_reg_0(0) => ap_rst_n_inv,
      interrupt => interrupt,
      mat_h(5 downto 0) => mat_h(5 downto 0),
      mat_in(63) => control_s_axi_U_n_105,
      mat_in(62) => control_s_axi_U_n_106,
      mat_in(61) => control_s_axi_U_n_107,
      mat_in(60) => control_s_axi_U_n_108,
      mat_in(59) => control_s_axi_U_n_109,
      mat_in(58) => control_s_axi_U_n_110,
      mat_in(57) => control_s_axi_U_n_111,
      mat_in(56) => control_s_axi_U_n_112,
      mat_in(55) => control_s_axi_U_n_113,
      mat_in(54) => control_s_axi_U_n_114,
      mat_in(53) => control_s_axi_U_n_115,
      mat_in(52) => control_s_axi_U_n_116,
      mat_in(51) => control_s_axi_U_n_117,
      mat_in(50) => control_s_axi_U_n_118,
      mat_in(49) => control_s_axi_U_n_119,
      mat_in(48) => control_s_axi_U_n_120,
      mat_in(47) => control_s_axi_U_n_121,
      mat_in(46) => control_s_axi_U_n_122,
      mat_in(45) => control_s_axi_U_n_123,
      mat_in(44) => control_s_axi_U_n_124,
      mat_in(43) => control_s_axi_U_n_125,
      mat_in(42) => control_s_axi_U_n_126,
      mat_in(41) => control_s_axi_U_n_127,
      mat_in(40) => control_s_axi_U_n_128,
      mat_in(39) => control_s_axi_U_n_129,
      mat_in(38) => control_s_axi_U_n_130,
      mat_in(37) => control_s_axi_U_n_131,
      mat_in(36) => control_s_axi_U_n_132,
      mat_in(35) => control_s_axi_U_n_133,
      mat_in(34) => control_s_axi_U_n_134,
      mat_in(33) => control_s_axi_U_n_135,
      mat_in(32) => control_s_axi_U_n_136,
      mat_in(31) => control_s_axi_U_n_137,
      mat_in(30) => control_s_axi_U_n_138,
      mat_in(29) => control_s_axi_U_n_139,
      mat_in(28) => control_s_axi_U_n_140,
      mat_in(27) => control_s_axi_U_n_141,
      mat_in(26) => control_s_axi_U_n_142,
      mat_in(25) => control_s_axi_U_n_143,
      mat_in(24) => control_s_axi_U_n_144,
      mat_in(23) => control_s_axi_U_n_145,
      mat_in(22) => control_s_axi_U_n_146,
      mat_in(21) => control_s_axi_U_n_147,
      mat_in(20) => control_s_axi_U_n_148,
      mat_in(19) => control_s_axi_U_n_149,
      mat_in(18) => control_s_axi_U_n_150,
      mat_in(17) => control_s_axi_U_n_151,
      mat_in(16) => control_s_axi_U_n_152,
      mat_in(15) => control_s_axi_U_n_153,
      mat_in(14) => control_s_axi_U_n_154,
      mat_in(13) => control_s_axi_U_n_155,
      mat_in(12) => control_s_axi_U_n_156,
      mat_in(11) => control_s_axi_U_n_157,
      mat_in(10) => control_s_axi_U_n_158,
      mat_in(9) => control_s_axi_U_n_159,
      mat_in(8) => control_s_axi_U_n_160,
      mat_in(7) => control_s_axi_U_n_161,
      mat_in(6) => control_s_axi_U_n_162,
      mat_in(5) => control_s_axi_U_n_163,
      mat_in(4) => control_s_axi_U_n_164,
      mat_in(3) => control_s_axi_U_n_165,
      mat_in(2) => control_s_axi_U_n_166,
      mat_in(1) => control_s_axi_U_n_167,
      mat_in(0) => control_s_axi_U_n_168,
      mat_out(62 downto 0) => mat_out(63 downto 1),
      mat_w(5 downto 0) => mat_w(5 downto 0),
      p_reg_reg => mul_6s_6s_12_1_1_U33_n_18,
      p_reg_reg_i_10 => mul_6s_6s_12_1_1_U33_n_19,
      p_reg_reg_i_4(0) => mul_6s_6s_12_1_1_U33_n_17,
      p_reg_reg_i_4_0 => mul_6s_6s_12_1_1_U33_n_20,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\exitcond_flatten_mid1138_reg_691[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \exitcond_flatten_mid1138_reg_691[0]_i_2_n_4\,
      I1 => \exitcond_flatten_mid1138_reg_691[0]_i_3_n_4\,
      I2 => \exitcond_flatten_mid1138_reg_691[0]_i_4_n_4\,
      I3 => \exitcond_flatten_mid1138_reg_691[0]_i_5_n_4\,
      I4 => ap_CS_fsm_state29,
      I5 => \exitcond_flatten_mid1138_reg_691_reg_n_4_[0]\,
      O => \exitcond_flatten_mid1138_reg_691[0]_i_1_n_4\
    );
\exitcond_flatten_mid1138_reg_691[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => mul_ln18_reg_623(32),
      I1 => mul_ln18_reg_623(33),
      I2 => mul_ln18_reg_623(30),
      I3 => mul_ln18_reg_623(31),
      I4 => mul_ln18_reg_623(34),
      I5 => ap_CS_fsm_state29,
      O => \exitcond_flatten_mid1138_reg_691[0]_i_2_n_4\
    );
\exitcond_flatten_mid1138_reg_691[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mul_ln18_reg_623(20),
      I1 => mul_ln18_reg_623(21),
      I2 => mul_ln18_reg_623(18),
      I3 => mul_ln18_reg_623(19),
      I4 => mul_ln18_reg_623(23),
      I5 => mul_ln18_reg_623(22),
      O => \exitcond_flatten_mid1138_reg_691[0]_i_3_n_4\
    );
\exitcond_flatten_mid1138_reg_691[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mul_ln18_reg_623(3),
      I1 => mul_ln18_reg_623(5),
      I2 => mul_ln18_reg_623(0),
      I3 => mul_ln18_reg_623(2),
      I4 => mul_ln18_reg_623(17),
      I5 => mul_ln18_reg_623(16),
      O => \exitcond_flatten_mid1138_reg_691[0]_i_4_n_4\
    );
\exitcond_flatten_mid1138_reg_691[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mul_ln18_reg_623(26),
      I1 => mul_ln18_reg_623(27),
      I2 => mul_ln18_reg_623(24),
      I3 => mul_ln18_reg_623(25),
      I4 => mul_ln18_reg_623(29),
      I5 => mul_ln18_reg_623(28),
      O => \exitcond_flatten_mid1138_reg_691[0]_i_5_n_4\
    );
\exitcond_flatten_mid1138_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_mid1138_reg_691[0]_i_1_n_4\,
      Q => \exitcond_flatten_mid1138_reg_691_reg_n_4_[0]\,
      R => '0'
    );
\gmem_addr_read_reg_603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(0),
      Q => gmem_addr_read_reg_603(0),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(10),
      Q => gmem_addr_read_reg_603(10),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(11),
      Q => gmem_addr_read_reg_603(11),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(12),
      Q => gmem_addr_read_reg_603(12),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(13),
      Q => gmem_addr_read_reg_603(13),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(14),
      Q => gmem_addr_read_reg_603(14),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(15),
      Q => gmem_addr_read_reg_603(15),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(16),
      Q => gmem_addr_read_reg_603(16),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(17),
      Q => gmem_addr_read_reg_603(17),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(18),
      Q => gmem_addr_read_reg_603(18),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(19),
      Q => gmem_addr_read_reg_603(19),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(1),
      Q => gmem_addr_read_reg_603(1),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(20),
      Q => gmem_addr_read_reg_603(20),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(21),
      Q => gmem_addr_read_reg_603(21),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(22),
      Q => gmem_addr_read_reg_603(22),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(23),
      Q => gmem_addr_read_reg_603(23),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(24),
      Q => gmem_addr_read_reg_603(24),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(25),
      Q => gmem_addr_read_reg_603(25),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(26),
      Q => gmem_addr_read_reg_603(26),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(27),
      Q => gmem_addr_read_reg_603(27),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(28),
      Q => gmem_addr_read_reg_603(28),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(29),
      Q => gmem_addr_read_reg_603(29),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(2),
      Q => gmem_addr_read_reg_603(2),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(30),
      Q => gmem_addr_read_reg_603(30),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(31),
      Q => gmem_addr_read_reg_603(31),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(3),
      Q => gmem_addr_read_reg_603(3),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(4),
      Q => gmem_addr_read_reg_603(4),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(5),
      Q => gmem_addr_read_reg_603(5),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(6),
      Q => gmem_addr_read_reg_603(6),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(7),
      Q => gmem_addr_read_reg_603(7),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(8),
      Q => gmem_addr_read_reg_603(8),
      R => '0'
    );
\gmem_addr_read_reg_603_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => gmem_RDATA(9),
      Q => gmem_addr_read_reg_603(9),
      R => '0'
    );
\gmem_addr_reg_576[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(3),
      I1 => mat_in_read_reg_533(3),
      O => \gmem_addr_reg_576[1]_i_2_n_4\
    );
\gmem_addr_reg_576[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(2),
      I1 => mat_in_read_reg_533(2),
      O => \gmem_addr_reg_576[1]_i_3_n_4\
    );
\gmem_addr_reg_576[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(1),
      I1 => trunc_ln37_reg_553(1),
      O => \gmem_addr_reg_576[1]_i_4_n_4\
    );
\gmem_addr_reg_576[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(0),
      I1 => trunc_ln37_reg_553(0),
      O => \gmem_addr_reg_576[1]_i_5_n_4\
    );
\gmem_addr_reg_576[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(7),
      I1 => mat_in_read_reg_533(7),
      O => \gmem_addr_reg_576[5]_i_2_n_4\
    );
\gmem_addr_reg_576[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(6),
      I1 => mat_in_read_reg_533(6),
      O => \gmem_addr_reg_576[5]_i_3_n_4\
    );
\gmem_addr_reg_576[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(5),
      I1 => mat_in_read_reg_533(5),
      O => \gmem_addr_reg_576[5]_i_4_n_4\
    );
\gmem_addr_reg_576[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(4),
      I1 => mat_in_read_reg_533(4),
      O => \gmem_addr_reg_576[5]_i_5_n_4\
    );
\gmem_addr_reg_576[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln1072_fu_250_p2,
      O => \gmem_addr_reg_576[61]_i_1_n_4\
    );
\gmem_addr_reg_576[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(10),
      I1 => mat_in_read_reg_533(10),
      O => \gmem_addr_reg_576[9]_i_2_n_4\
    );
\gmem_addr_reg_576[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(9),
      I1 => mat_in_read_reg_533(9),
      O => \gmem_addr_reg_576[9]_i_3_n_4\
    );
\gmem_addr_reg_576[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(8),
      I1 => mat_in_read_reg_533(8),
      O => \gmem_addr_reg_576[9]_i_4_n_4\
    );
\gmem_addr_reg_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(0),
      Q => gmem_addr_reg_576(0),
      R => '0'
    );
\gmem_addr_reg_576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(10),
      Q => gmem_addr_reg_576(10),
      R => '0'
    );
\gmem_addr_reg_576_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(11),
      Q => gmem_addr_reg_576(11),
      R => '0'
    );
\gmem_addr_reg_576_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(12),
      Q => gmem_addr_reg_576(12),
      R => '0'
    );
\gmem_addr_reg_576_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(13),
      Q => gmem_addr_reg_576(13),
      R => '0'
    );
\gmem_addr_reg_576_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[9]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[13]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[13]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[13]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[13]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(13 downto 10),
      S(3 downto 0) => mat_in_read_reg_533(15 downto 12)
    );
\gmem_addr_reg_576_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(14),
      Q => gmem_addr_reg_576(14),
      R => '0'
    );
\gmem_addr_reg_576_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(15),
      Q => gmem_addr_reg_576(15),
      R => '0'
    );
\gmem_addr_reg_576_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(16),
      Q => gmem_addr_reg_576(16),
      R => '0'
    );
\gmem_addr_reg_576_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(17),
      Q => gmem_addr_reg_576(17),
      R => '0'
    );
\gmem_addr_reg_576_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[13]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[17]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[17]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[17]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[17]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(17 downto 14),
      S(3 downto 0) => mat_in_read_reg_533(19 downto 16)
    );
\gmem_addr_reg_576_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(18),
      Q => gmem_addr_reg_576(18),
      R => '0'
    );
\gmem_addr_reg_576_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(19),
      Q => gmem_addr_reg_576(19),
      R => '0'
    );
\gmem_addr_reg_576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(1),
      Q => gmem_addr_reg_576(1),
      R => '0'
    );
\gmem_addr_reg_576_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_576_reg[1]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[1]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[1]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[1]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => i_fu_104_reg(3 downto 0),
      O(3 downto 2) => sext_ln37_fu_280_p1(1 downto 0),
      O(1 downto 0) => \NLW_gmem_addr_reg_576_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \gmem_addr_reg_576[1]_i_2_n_4\,
      S(2) => \gmem_addr_reg_576[1]_i_3_n_4\,
      S(1) => \gmem_addr_reg_576[1]_i_4_n_4\,
      S(0) => \gmem_addr_reg_576[1]_i_5_n_4\
    );
\gmem_addr_reg_576_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(20),
      Q => gmem_addr_reg_576(20),
      R => '0'
    );
\gmem_addr_reg_576_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(21),
      Q => gmem_addr_reg_576(21),
      R => '0'
    );
\gmem_addr_reg_576_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[17]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[21]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[21]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[21]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[21]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(21 downto 18),
      S(3 downto 0) => mat_in_read_reg_533(23 downto 20)
    );
\gmem_addr_reg_576_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(22),
      Q => gmem_addr_reg_576(22),
      R => '0'
    );
\gmem_addr_reg_576_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(23),
      Q => gmem_addr_reg_576(23),
      R => '0'
    );
\gmem_addr_reg_576_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(24),
      Q => gmem_addr_reg_576(24),
      R => '0'
    );
\gmem_addr_reg_576_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(25),
      Q => gmem_addr_reg_576(25),
      R => '0'
    );
\gmem_addr_reg_576_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[21]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[25]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[25]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[25]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[25]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(25 downto 22),
      S(3 downto 0) => mat_in_read_reg_533(27 downto 24)
    );
\gmem_addr_reg_576_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(26),
      Q => gmem_addr_reg_576(26),
      R => '0'
    );
\gmem_addr_reg_576_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(27),
      Q => gmem_addr_reg_576(27),
      R => '0'
    );
\gmem_addr_reg_576_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(28),
      Q => gmem_addr_reg_576(28),
      R => '0'
    );
\gmem_addr_reg_576_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(29),
      Q => gmem_addr_reg_576(29),
      R => '0'
    );
\gmem_addr_reg_576_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[25]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[29]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[29]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[29]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[29]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(29 downto 26),
      S(3 downto 0) => mat_in_read_reg_533(31 downto 28)
    );
\gmem_addr_reg_576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(2),
      Q => gmem_addr_reg_576(2),
      R => '0'
    );
\gmem_addr_reg_576_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(30),
      Q => gmem_addr_reg_576(30),
      R => '0'
    );
\gmem_addr_reg_576_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(31),
      Q => gmem_addr_reg_576(31),
      R => '0'
    );
\gmem_addr_reg_576_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(32),
      Q => gmem_addr_reg_576(32),
      R => '0'
    );
\gmem_addr_reg_576_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(33),
      Q => gmem_addr_reg_576(33),
      R => '0'
    );
\gmem_addr_reg_576_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[29]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[33]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[33]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[33]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[33]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(33 downto 30),
      S(3 downto 0) => mat_in_read_reg_533(35 downto 32)
    );
\gmem_addr_reg_576_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(34),
      Q => gmem_addr_reg_576(34),
      R => '0'
    );
\gmem_addr_reg_576_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(35),
      Q => gmem_addr_reg_576(35),
      R => '0'
    );
\gmem_addr_reg_576_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(36),
      Q => gmem_addr_reg_576(36),
      R => '0'
    );
\gmem_addr_reg_576_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(37),
      Q => gmem_addr_reg_576(37),
      R => '0'
    );
\gmem_addr_reg_576_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[33]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[37]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[37]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[37]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[37]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(37 downto 34),
      S(3 downto 0) => mat_in_read_reg_533(39 downto 36)
    );
\gmem_addr_reg_576_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(38),
      Q => gmem_addr_reg_576(38),
      R => '0'
    );
\gmem_addr_reg_576_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(39),
      Q => gmem_addr_reg_576(39),
      R => '0'
    );
\gmem_addr_reg_576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(3),
      Q => gmem_addr_reg_576(3),
      R => '0'
    );
\gmem_addr_reg_576_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(40),
      Q => gmem_addr_reg_576(40),
      R => '0'
    );
\gmem_addr_reg_576_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(41),
      Q => gmem_addr_reg_576(41),
      R => '0'
    );
\gmem_addr_reg_576_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[37]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[41]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[41]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[41]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[41]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(41 downto 38),
      S(3 downto 0) => mat_in_read_reg_533(43 downto 40)
    );
\gmem_addr_reg_576_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(42),
      Q => gmem_addr_reg_576(42),
      R => '0'
    );
\gmem_addr_reg_576_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(43),
      Q => gmem_addr_reg_576(43),
      R => '0'
    );
\gmem_addr_reg_576_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(44),
      Q => gmem_addr_reg_576(44),
      R => '0'
    );
\gmem_addr_reg_576_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(45),
      Q => gmem_addr_reg_576(45),
      R => '0'
    );
\gmem_addr_reg_576_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[41]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[45]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[45]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[45]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[45]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(45 downto 42),
      S(3 downto 0) => mat_in_read_reg_533(47 downto 44)
    );
\gmem_addr_reg_576_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(46),
      Q => gmem_addr_reg_576(46),
      R => '0'
    );
\gmem_addr_reg_576_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(47),
      Q => gmem_addr_reg_576(47),
      R => '0'
    );
\gmem_addr_reg_576_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(48),
      Q => gmem_addr_reg_576(48),
      R => '0'
    );
\gmem_addr_reg_576_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(49),
      Q => gmem_addr_reg_576(49),
      R => '0'
    );
\gmem_addr_reg_576_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[45]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[49]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[49]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[49]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[49]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(49 downto 46),
      S(3 downto 0) => mat_in_read_reg_533(51 downto 48)
    );
\gmem_addr_reg_576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(4),
      Q => gmem_addr_reg_576(4),
      R => '0'
    );
\gmem_addr_reg_576_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(50),
      Q => gmem_addr_reg_576(50),
      R => '0'
    );
\gmem_addr_reg_576_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(51),
      Q => gmem_addr_reg_576(51),
      R => '0'
    );
\gmem_addr_reg_576_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(52),
      Q => gmem_addr_reg_576(52),
      R => '0'
    );
\gmem_addr_reg_576_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(53),
      Q => gmem_addr_reg_576(53),
      R => '0'
    );
\gmem_addr_reg_576_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[49]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[53]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[53]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[53]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[53]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(53 downto 50),
      S(3 downto 0) => mat_in_read_reg_533(55 downto 52)
    );
\gmem_addr_reg_576_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(54),
      Q => gmem_addr_reg_576(54),
      R => '0'
    );
\gmem_addr_reg_576_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(55),
      Q => gmem_addr_reg_576(55),
      R => '0'
    );
\gmem_addr_reg_576_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(56),
      Q => gmem_addr_reg_576(56),
      R => '0'
    );
\gmem_addr_reg_576_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(57),
      Q => gmem_addr_reg_576(57),
      R => '0'
    );
\gmem_addr_reg_576_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[53]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[57]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[57]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[57]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[57]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(57 downto 54),
      S(3 downto 0) => mat_in_read_reg_533(59 downto 56)
    );
\gmem_addr_reg_576_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(58),
      Q => gmem_addr_reg_576(58),
      R => '0'
    );
\gmem_addr_reg_576_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(59),
      Q => gmem_addr_reg_576(59),
      R => '0'
    );
\gmem_addr_reg_576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(5),
      Q => gmem_addr_reg_576(5),
      R => '0'
    );
\gmem_addr_reg_576_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[1]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[5]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[5]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[5]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => i_fu_104_reg(7 downto 4),
      O(3 downto 0) => sext_ln37_fu_280_p1(5 downto 2),
      S(3) => \gmem_addr_reg_576[5]_i_2_n_4\,
      S(2) => \gmem_addr_reg_576[5]_i_3_n_4\,
      S(1) => \gmem_addr_reg_576[5]_i_4_n_4\,
      S(0) => \gmem_addr_reg_576[5]_i_5_n_4\
    );
\gmem_addr_reg_576_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(60),
      Q => gmem_addr_reg_576(60),
      R => '0'
    );
\gmem_addr_reg_576_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(61),
      Q => gmem_addr_reg_576(61),
      R => '0'
    );
\gmem_addr_reg_576_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[57]_i_1_n_4\,
      CO(3) => \NLW_gmem_addr_reg_576_reg[61]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gmem_addr_reg_576_reg[61]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[61]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[61]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_280_p1(61 downto 58),
      S(3 downto 0) => mat_in_read_reg_533(63 downto 60)
    );
\gmem_addr_reg_576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(6),
      Q => gmem_addr_reg_576(6),
      R => '0'
    );
\gmem_addr_reg_576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(7),
      Q => gmem_addr_reg_576(7),
      R => '0'
    );
\gmem_addr_reg_576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(8),
      Q => gmem_addr_reg_576(8),
      R => '0'
    );
\gmem_addr_reg_576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => sext_ln37_fu_280_p1(9),
      Q => gmem_addr_reg_576(9),
      R => '0'
    );
\gmem_addr_reg_576_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_576_reg[5]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_576_reg[9]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_576_reg[9]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_576_reg[9]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_576_reg[9]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => i_fu_104_reg(10 downto 8),
      O(3 downto 0) => sext_ln37_fu_280_p1(9 downto 6),
      S(3) => mat_in_read_reg_533(11),
      S(2) => \gmem_addr_reg_576[9]_i_2_n_4\,
      S(1) => \gmem_addr_reg_576[9]_i_3_n_4\,
      S(0) => \gmem_addr_reg_576[9]_i_4_n_4\
    );
gmem_m_axi_U: entity work.design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi
     port map (
      CO(0) => icmp_ln1072_fu_250_p2,
      D(32) => m_axi_gmem_RLAST,
      D(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      DOADO(7) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_WDATA(15),
      DOADO(6 downto 0) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_WDATA(6 downto 0),
      E(0) => \bus_write/rs_wreq/load_p2\,
      Q(5) => ap_CS_fsm_state31,
      Q(4) => ap_CS_fsm_state30,
      Q(3) => ap_CS_fsm_state13,
      Q(2) => \ap_CS_fsm_reg_n_4_[11]\,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => gmem_WVALID,
      \ap_CS_fsm_reg[29]\ => gmem_m_axi_U_n_139,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      \data_p1_reg[31]\(31 downto 0) => gmem_RDATA(31 downto 0),
      \data_p2_reg[61]\(61 downto 0) => gmem_addr_reg_576(61 downto 0),
      \data_p2_reg[95]\(64) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWLEN(31),
      \data_p2_reg[95]\(63 downto 62) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWLEN(1 downto 0),
      \data_p2_reg[95]\(61 downto 0) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWADDR(61 downto 0),
      data_vld_reg => gmem_m_axi_U_n_9,
      empty_n_reg => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_9,
      full_n_reg => m_axi_gmem_RREADY,
      full_n_reg_0 => m_axi_gmem_BREADY,
      full_n_reg_1 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_5,
      gmem_AWREADY => gmem_AWREADY,
      gmem_AWVALID => gmem_AWVALID,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWADDR(61 downto 0) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      push => \bus_write/buff_wdata/push\,
      \state_reg[0]\(3 downto 2) => ap_NS_fsm(13 downto 12),
      \state_reg[0]\(1) => \bus_read/rs_rreq/load_p2\,
      \state_reg[0]\(0) => ap_NS_fsm(5)
    );
grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178: entity work.design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7
     port map (
      A(10 downto 0) => A(10 downto 0),
      ADDRARDADDR(10 downto 0) => mat_in_pad_V_address0(10 downto 0),
      D(1) => ap_NS_fsm(30),
      D(0) => ap_NS_fsm(0),
      E(0) => \bus_write/rs_wreq/load_p2\,
      Q(3) => ap_CS_fsm_state31,
      Q(2) => ap_CS_fsm_state30,
      Q(1) => ap_CS_fsm_state15,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => gmem_WVALID,
      \ap_CS_fsm_reg[29]\ => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_27,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \conv_i_i208_cast_reg_1190_reg[2]_0\(64) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWLEN(31),
      \conv_i_i208_cast_reg_1190_reg[2]_0\(63 downto 62) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWLEN(1 downto 0),
      \conv_i_i208_cast_reg_1190_reg[2]_0\(61 downto 0) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_AWADDR(61 downto 0),
      data_vld_reg => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_5,
      data_vld_reg_0 => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_9,
      empty_n_reg => gmem_m_axi_U_n_9,
      empty_n_reg_0 => gmem_m_axi_U_n_139,
      gmem_AWREADY => gmem_AWREADY,
      gmem_AWVALID => gmem_AWVALID,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      \icmp_ln1072_reg_1279_reg[0]_0\(40 downto 0) => mul_ln18_1_reg_655(40 downto 0),
      \icmp_ln43_reg_1270_reg[0]_0\(58 downto 0) => mul_ln18_2_reg_686(58 downto 0),
      mat_in_pad_V_ce0 => mat_in_pad_V_ce0,
      p_reg_reg(11 downto 0) => mul_ln43_1_reg_676(11 downto 0),
      p_reg_reg_0(2 downto 0) => kernel_size_read_reg_501(2 downto 0),
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      push => \bus_write/buff_wdata/push\,
      ram_reg(10 downto 0) => zext_ln1072_reg_568_reg(10 downto 0),
      \select_ln1072_4_reg_1320_reg[0]_0\ => \icmp_ln1072_1_reg_696_reg_n_4_[0]\,
      \select_ln43_8_reg_1305_reg[0]_0\ => \exitcond_flatten_mid1138_reg_691_reg_n_4_[0]\,
      \select_ln43_8_reg_1305_reg[0]_i_3_0\(22 downto 4) => mul_ln18_reg_623(34 downto 16),
      \select_ln43_8_reg_1305_reg[0]_i_3_0\(3) => mul_ln18_reg_623(5),
      \select_ln43_8_reg_1305_reg[0]_i_3_0\(2 downto 1) => mul_ln18_reg_623(3 downto 2),
      \select_ln43_8_reg_1305_reg[0]_i_3_0\(0) => mul_ln18_reg_623(0),
      \sext_ln56_cast_reg_1185_reg[5]_0\(5 downto 0) => mat_w_read_reg_489(5 downto 0),
      \sext_ln56_mid2_v_reg_1444_reg[61]_0\(62 downto 0) => mat_out_read_reg_528(63 downto 1),
      \sext_ln885_cast_reg_1209_reg[2]_0\(2 downto 0) => stride_read_reg_515(2 downto 0),
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(4 downto 1) => mul_ln43_2_reg_681(5 downto 2),
      \zext_ln43_5_cast_reg_1203_reg[5]_0\(0) => mul_ln43_2_reg_681(0)
    );
grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_n_27,
      Q => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_104[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_104_reg(0),
      O => add_ln35_fu_255_p2(0)
    );
\i_fu_104[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_fu_104[10]_i_3_n_4\,
      I1 => i_fu_104_reg(6),
      I2 => i_fu_104_reg(9),
      I3 => i_fu_104_reg(8),
      I4 => i_fu_104_reg(7),
      I5 => i_fu_104_reg(10),
      O => add_ln35_fu_255_p2(10)
    );
\i_fu_104[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_104_reg(4),
      I1 => i_fu_104_reg(2),
      I2 => i_fu_104_reg(0),
      I3 => i_fu_104_reg(1),
      I4 => i_fu_104_reg(3),
      I5 => i_fu_104_reg(5),
      O => \i_fu_104[10]_i_3_n_4\
    );
\i_fu_104[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_104_reg(0),
      I1 => i_fu_104_reg(1),
      O => add_ln35_fu_255_p2(1)
    );
\i_fu_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_104_reg(1),
      I1 => i_fu_104_reg(0),
      I2 => i_fu_104_reg(2),
      O => add_ln35_fu_255_p2(2)
    );
\i_fu_104[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_104_reg(2),
      I1 => i_fu_104_reg(0),
      I2 => i_fu_104_reg(1),
      I3 => i_fu_104_reg(3),
      O => add_ln35_fu_255_p2(3)
    );
\i_fu_104[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_104_reg(3),
      I1 => i_fu_104_reg(1),
      I2 => i_fu_104_reg(0),
      I3 => i_fu_104_reg(2),
      I4 => i_fu_104_reg(4),
      O => add_ln35_fu_255_p2(4)
    );
\i_fu_104[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_104_reg(4),
      I1 => i_fu_104_reg(2),
      I2 => i_fu_104_reg(0),
      I3 => i_fu_104_reg(1),
      I4 => i_fu_104_reg(3),
      I5 => i_fu_104_reg(5),
      O => add_ln35_fu_255_p2(5)
    );
\i_fu_104[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_104[10]_i_3_n_4\,
      I1 => i_fu_104_reg(6),
      O => add_ln35_fu_255_p2(6)
    );
\i_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_104[10]_i_3_n_4\,
      I1 => i_fu_104_reg(6),
      I2 => i_fu_104_reg(7),
      O => add_ln35_fu_255_p2(7)
    );
\i_fu_104[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_fu_104[10]_i_3_n_4\,
      I1 => i_fu_104_reg(6),
      I2 => i_fu_104_reg(7),
      I3 => i_fu_104_reg(8),
      O => add_ln35_fu_255_p2(8)
    );
\i_fu_104[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_fu_104[10]_i_3_n_4\,
      I1 => i_fu_104_reg(6),
      I2 => i_fu_104_reg(7),
      I3 => i_fu_104_reg(8),
      I4 => i_fu_104_reg(9),
      O => add_ln35_fu_255_p2(9)
    );
\i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(0),
      Q => i_fu_104_reg(0),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(10),
      Q => i_fu_104_reg(10),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(1),
      Q => i_fu_104_reg(1),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(2),
      Q => i_fu_104_reg(2),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(3),
      Q => i_fu_104_reg(3),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(4),
      Q => i_fu_104_reg(4),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(5),
      Q => i_fu_104_reg(5),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(6),
      Q => i_fu_104_reg(6),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(7),
      Q => i_fu_104_reg(7),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(8),
      Q => i_fu_104_reg(8),
      R => ap_NS_fsm1
    );
\i_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \gmem_addr_reg_576[61]_i_1_n_4\,
      D => add_ln35_fu_255_p2(9),
      Q => i_fu_104_reg(9),
      R => ap_NS_fsm1
    );
\icmp_ln1072_1_reg_696[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => kernel_size_read_reg_501(2),
      I1 => kernel_size_read_reg_501(0),
      I2 => kernel_size_read_reg_501(1),
      I3 => ap_CS_fsm_state30,
      I4 => \icmp_ln1072_1_reg_696_reg_n_4_[0]\,
      O => \icmp_ln1072_1_reg_696[0]_i_1_n_4\
    );
\icmp_ln1072_1_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1072_1_reg_696[0]_i_1_n_4\,
      Q => \icmp_ln1072_1_reg_696_reg_n_4_[0]\,
      R => '0'
    );
\inchannels_read_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(0),
      Q => inchannels_read_reg_522(0),
      R => '0'
    );
\inchannels_read_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(1),
      Q => inchannels_read_reg_522(1),
      R => '0'
    );
\inchannels_read_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(2),
      Q => inchannels_read_reg_522(2),
      R => '0'
    );
\inchannels_read_reg_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(3),
      Q => inchannels_read_reg_522(3),
      R => '0'
    );
\inchannels_read_reg_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(4),
      Q => inchannels_read_reg_522(4),
      R => '0'
    );
\inchannels_read_reg_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => inchannels(5),
      Q => inchannels_read_reg_522(5),
      R => '0'
    );
\kernel_size_read_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => kernel_size(0),
      Q => kernel_size_read_reg_501(0),
      R => '0'
    );
\kernel_size_read_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => kernel_size(1),
      Q => kernel_size_read_reg_501(1),
      R => '0'
    );
\kernel_size_read_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => kernel_size(2),
      Q => kernel_size_read_reg_501(2),
      R => '0'
    );
\mat_h_read_reg_496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(0),
      Q => mat_h_read_reg_496(0),
      R => '0'
    );
\mat_h_read_reg_496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(1),
      Q => mat_h_read_reg_496(1),
      R => '0'
    );
\mat_h_read_reg_496_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(2),
      Q => mat_h_read_reg_496(2),
      R => '0'
    );
\mat_h_read_reg_496_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(3),
      Q => mat_h_read_reg_496(3),
      R => '0'
    );
\mat_h_read_reg_496_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(4),
      Q => mat_h_read_reg_496(4),
      R => '0'
    );
\mat_h_read_reg_496_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_h(5),
      Q => mat_h_read_reg_496(5),
      R => '0'
    );
mat_in_pad_V_U: entity work.design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(10 downto 0) => mat_in_pad_V_address0(10 downto 0),
      DOADO(7) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_WDATA(15),
      DOADO(6 downto 0) => grp_im2col_mat_Pipeline_VITIS_LOOP_56_7_fu_178_m_axi_gmem_WDATA(6 downto 0),
      Q(7 downto 0) => trunc_ln37_2_reg_608(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      mat_in_pad_V_ce0 => mat_in_pad_V_ce0,
      ram_reg_0(0) => ap_CS_fsm_state15
    );
\mat_in_read_reg_533_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_158,
      Q => mat_in_read_reg_533(10),
      R => '0'
    );
\mat_in_read_reg_533_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_157,
      Q => mat_in_read_reg_533(11),
      R => '0'
    );
\mat_in_read_reg_533_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_156,
      Q => mat_in_read_reg_533(12),
      R => '0'
    );
\mat_in_read_reg_533_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_155,
      Q => mat_in_read_reg_533(13),
      R => '0'
    );
\mat_in_read_reg_533_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_154,
      Q => mat_in_read_reg_533(14),
      R => '0'
    );
\mat_in_read_reg_533_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_153,
      Q => mat_in_read_reg_533(15),
      R => '0'
    );
\mat_in_read_reg_533_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_152,
      Q => mat_in_read_reg_533(16),
      R => '0'
    );
\mat_in_read_reg_533_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_151,
      Q => mat_in_read_reg_533(17),
      R => '0'
    );
\mat_in_read_reg_533_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_150,
      Q => mat_in_read_reg_533(18),
      R => '0'
    );
\mat_in_read_reg_533_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_149,
      Q => mat_in_read_reg_533(19),
      R => '0'
    );
\mat_in_read_reg_533_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_148,
      Q => mat_in_read_reg_533(20),
      R => '0'
    );
\mat_in_read_reg_533_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_147,
      Q => mat_in_read_reg_533(21),
      R => '0'
    );
\mat_in_read_reg_533_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_146,
      Q => mat_in_read_reg_533(22),
      R => '0'
    );
\mat_in_read_reg_533_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_145,
      Q => mat_in_read_reg_533(23),
      R => '0'
    );
\mat_in_read_reg_533_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_144,
      Q => mat_in_read_reg_533(24),
      R => '0'
    );
\mat_in_read_reg_533_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_143,
      Q => mat_in_read_reg_533(25),
      R => '0'
    );
\mat_in_read_reg_533_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_142,
      Q => mat_in_read_reg_533(26),
      R => '0'
    );
\mat_in_read_reg_533_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_141,
      Q => mat_in_read_reg_533(27),
      R => '0'
    );
\mat_in_read_reg_533_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_140,
      Q => mat_in_read_reg_533(28),
      R => '0'
    );
\mat_in_read_reg_533_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_139,
      Q => mat_in_read_reg_533(29),
      R => '0'
    );
\mat_in_read_reg_533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_166,
      Q => mat_in_read_reg_533(2),
      R => '0'
    );
\mat_in_read_reg_533_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_138,
      Q => mat_in_read_reg_533(30),
      R => '0'
    );
\mat_in_read_reg_533_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_137,
      Q => mat_in_read_reg_533(31),
      R => '0'
    );
\mat_in_read_reg_533_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_136,
      Q => mat_in_read_reg_533(32),
      R => '0'
    );
\mat_in_read_reg_533_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_135,
      Q => mat_in_read_reg_533(33),
      R => '0'
    );
\mat_in_read_reg_533_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_134,
      Q => mat_in_read_reg_533(34),
      R => '0'
    );
\mat_in_read_reg_533_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_133,
      Q => mat_in_read_reg_533(35),
      R => '0'
    );
\mat_in_read_reg_533_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_132,
      Q => mat_in_read_reg_533(36),
      R => '0'
    );
\mat_in_read_reg_533_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_131,
      Q => mat_in_read_reg_533(37),
      R => '0'
    );
\mat_in_read_reg_533_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_130,
      Q => mat_in_read_reg_533(38),
      R => '0'
    );
\mat_in_read_reg_533_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_129,
      Q => mat_in_read_reg_533(39),
      R => '0'
    );
\mat_in_read_reg_533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_165,
      Q => mat_in_read_reg_533(3),
      R => '0'
    );
\mat_in_read_reg_533_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_128,
      Q => mat_in_read_reg_533(40),
      R => '0'
    );
\mat_in_read_reg_533_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_127,
      Q => mat_in_read_reg_533(41),
      R => '0'
    );
\mat_in_read_reg_533_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_126,
      Q => mat_in_read_reg_533(42),
      R => '0'
    );
\mat_in_read_reg_533_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_125,
      Q => mat_in_read_reg_533(43),
      R => '0'
    );
\mat_in_read_reg_533_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_124,
      Q => mat_in_read_reg_533(44),
      R => '0'
    );
\mat_in_read_reg_533_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_123,
      Q => mat_in_read_reg_533(45),
      R => '0'
    );
\mat_in_read_reg_533_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_122,
      Q => mat_in_read_reg_533(46),
      R => '0'
    );
\mat_in_read_reg_533_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_121,
      Q => mat_in_read_reg_533(47),
      R => '0'
    );
\mat_in_read_reg_533_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_120,
      Q => mat_in_read_reg_533(48),
      R => '0'
    );
\mat_in_read_reg_533_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_119,
      Q => mat_in_read_reg_533(49),
      R => '0'
    );
\mat_in_read_reg_533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_164,
      Q => mat_in_read_reg_533(4),
      R => '0'
    );
\mat_in_read_reg_533_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_118,
      Q => mat_in_read_reg_533(50),
      R => '0'
    );
\mat_in_read_reg_533_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_117,
      Q => mat_in_read_reg_533(51),
      R => '0'
    );
\mat_in_read_reg_533_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_116,
      Q => mat_in_read_reg_533(52),
      R => '0'
    );
\mat_in_read_reg_533_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_115,
      Q => mat_in_read_reg_533(53),
      R => '0'
    );
\mat_in_read_reg_533_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_114,
      Q => mat_in_read_reg_533(54),
      R => '0'
    );
\mat_in_read_reg_533_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_113,
      Q => mat_in_read_reg_533(55),
      R => '0'
    );
\mat_in_read_reg_533_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_112,
      Q => mat_in_read_reg_533(56),
      R => '0'
    );
\mat_in_read_reg_533_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_111,
      Q => mat_in_read_reg_533(57),
      R => '0'
    );
\mat_in_read_reg_533_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_110,
      Q => mat_in_read_reg_533(58),
      R => '0'
    );
\mat_in_read_reg_533_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_109,
      Q => mat_in_read_reg_533(59),
      R => '0'
    );
\mat_in_read_reg_533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_163,
      Q => mat_in_read_reg_533(5),
      R => '0'
    );
\mat_in_read_reg_533_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_108,
      Q => mat_in_read_reg_533(60),
      R => '0'
    );
\mat_in_read_reg_533_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_107,
      Q => mat_in_read_reg_533(61),
      R => '0'
    );
\mat_in_read_reg_533_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_106,
      Q => mat_in_read_reg_533(62),
      R => '0'
    );
\mat_in_read_reg_533_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_105,
      Q => mat_in_read_reg_533(63),
      R => '0'
    );
\mat_in_read_reg_533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_162,
      Q => mat_in_read_reg_533(6),
      R => '0'
    );
\mat_in_read_reg_533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_161,
      Q => mat_in_read_reg_533(7),
      R => '0'
    );
\mat_in_read_reg_533_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_160,
      Q => mat_in_read_reg_533(8),
      R => '0'
    );
\mat_in_read_reg_533_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_159,
      Q => mat_in_read_reg_533(9),
      R => '0'
    );
\mat_out_read_reg_528_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(10),
      Q => mat_out_read_reg_528(10),
      R => '0'
    );
\mat_out_read_reg_528_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(11),
      Q => mat_out_read_reg_528(11),
      R => '0'
    );
\mat_out_read_reg_528_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(12),
      Q => mat_out_read_reg_528(12),
      R => '0'
    );
\mat_out_read_reg_528_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(13),
      Q => mat_out_read_reg_528(13),
      R => '0'
    );
\mat_out_read_reg_528_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(14),
      Q => mat_out_read_reg_528(14),
      R => '0'
    );
\mat_out_read_reg_528_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(15),
      Q => mat_out_read_reg_528(15),
      R => '0'
    );
\mat_out_read_reg_528_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(16),
      Q => mat_out_read_reg_528(16),
      R => '0'
    );
\mat_out_read_reg_528_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(17),
      Q => mat_out_read_reg_528(17),
      R => '0'
    );
\mat_out_read_reg_528_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(18),
      Q => mat_out_read_reg_528(18),
      R => '0'
    );
\mat_out_read_reg_528_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(19),
      Q => mat_out_read_reg_528(19),
      R => '0'
    );
\mat_out_read_reg_528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(1),
      Q => mat_out_read_reg_528(1),
      R => '0'
    );
\mat_out_read_reg_528_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(20),
      Q => mat_out_read_reg_528(20),
      R => '0'
    );
\mat_out_read_reg_528_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(21),
      Q => mat_out_read_reg_528(21),
      R => '0'
    );
\mat_out_read_reg_528_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(22),
      Q => mat_out_read_reg_528(22),
      R => '0'
    );
\mat_out_read_reg_528_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(23),
      Q => mat_out_read_reg_528(23),
      R => '0'
    );
\mat_out_read_reg_528_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(24),
      Q => mat_out_read_reg_528(24),
      R => '0'
    );
\mat_out_read_reg_528_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(25),
      Q => mat_out_read_reg_528(25),
      R => '0'
    );
\mat_out_read_reg_528_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(26),
      Q => mat_out_read_reg_528(26),
      R => '0'
    );
\mat_out_read_reg_528_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(27),
      Q => mat_out_read_reg_528(27),
      R => '0'
    );
\mat_out_read_reg_528_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(28),
      Q => mat_out_read_reg_528(28),
      R => '0'
    );
\mat_out_read_reg_528_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(29),
      Q => mat_out_read_reg_528(29),
      R => '0'
    );
\mat_out_read_reg_528_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(2),
      Q => mat_out_read_reg_528(2),
      R => '0'
    );
\mat_out_read_reg_528_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(30),
      Q => mat_out_read_reg_528(30),
      R => '0'
    );
\mat_out_read_reg_528_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(31),
      Q => mat_out_read_reg_528(31),
      R => '0'
    );
\mat_out_read_reg_528_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(32),
      Q => mat_out_read_reg_528(32),
      R => '0'
    );
\mat_out_read_reg_528_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(33),
      Q => mat_out_read_reg_528(33),
      R => '0'
    );
\mat_out_read_reg_528_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(34),
      Q => mat_out_read_reg_528(34),
      R => '0'
    );
\mat_out_read_reg_528_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(35),
      Q => mat_out_read_reg_528(35),
      R => '0'
    );
\mat_out_read_reg_528_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(36),
      Q => mat_out_read_reg_528(36),
      R => '0'
    );
\mat_out_read_reg_528_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(37),
      Q => mat_out_read_reg_528(37),
      R => '0'
    );
\mat_out_read_reg_528_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(38),
      Q => mat_out_read_reg_528(38),
      R => '0'
    );
\mat_out_read_reg_528_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(39),
      Q => mat_out_read_reg_528(39),
      R => '0'
    );
\mat_out_read_reg_528_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(3),
      Q => mat_out_read_reg_528(3),
      R => '0'
    );
\mat_out_read_reg_528_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(40),
      Q => mat_out_read_reg_528(40),
      R => '0'
    );
\mat_out_read_reg_528_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(41),
      Q => mat_out_read_reg_528(41),
      R => '0'
    );
\mat_out_read_reg_528_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(42),
      Q => mat_out_read_reg_528(42),
      R => '0'
    );
\mat_out_read_reg_528_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(43),
      Q => mat_out_read_reg_528(43),
      R => '0'
    );
\mat_out_read_reg_528_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(44),
      Q => mat_out_read_reg_528(44),
      R => '0'
    );
\mat_out_read_reg_528_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(45),
      Q => mat_out_read_reg_528(45),
      R => '0'
    );
\mat_out_read_reg_528_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(46),
      Q => mat_out_read_reg_528(46),
      R => '0'
    );
\mat_out_read_reg_528_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(47),
      Q => mat_out_read_reg_528(47),
      R => '0'
    );
\mat_out_read_reg_528_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(48),
      Q => mat_out_read_reg_528(48),
      R => '0'
    );
\mat_out_read_reg_528_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(49),
      Q => mat_out_read_reg_528(49),
      R => '0'
    );
\mat_out_read_reg_528_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(4),
      Q => mat_out_read_reg_528(4),
      R => '0'
    );
\mat_out_read_reg_528_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(50),
      Q => mat_out_read_reg_528(50),
      R => '0'
    );
\mat_out_read_reg_528_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(51),
      Q => mat_out_read_reg_528(51),
      R => '0'
    );
\mat_out_read_reg_528_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(52),
      Q => mat_out_read_reg_528(52),
      R => '0'
    );
\mat_out_read_reg_528_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(53),
      Q => mat_out_read_reg_528(53),
      R => '0'
    );
\mat_out_read_reg_528_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(54),
      Q => mat_out_read_reg_528(54),
      R => '0'
    );
\mat_out_read_reg_528_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(55),
      Q => mat_out_read_reg_528(55),
      R => '0'
    );
\mat_out_read_reg_528_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(56),
      Q => mat_out_read_reg_528(56),
      R => '0'
    );
\mat_out_read_reg_528_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(57),
      Q => mat_out_read_reg_528(57),
      R => '0'
    );
\mat_out_read_reg_528_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(58),
      Q => mat_out_read_reg_528(58),
      R => '0'
    );
\mat_out_read_reg_528_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(59),
      Q => mat_out_read_reg_528(59),
      R => '0'
    );
\mat_out_read_reg_528_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(5),
      Q => mat_out_read_reg_528(5),
      R => '0'
    );
\mat_out_read_reg_528_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(60),
      Q => mat_out_read_reg_528(60),
      R => '0'
    );
\mat_out_read_reg_528_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(61),
      Q => mat_out_read_reg_528(61),
      R => '0'
    );
\mat_out_read_reg_528_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(62),
      Q => mat_out_read_reg_528(62),
      R => '0'
    );
\mat_out_read_reg_528_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(63),
      Q => mat_out_read_reg_528(63),
      R => '0'
    );
\mat_out_read_reg_528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(6),
      Q => mat_out_read_reg_528(6),
      R => '0'
    );
\mat_out_read_reg_528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(7),
      Q => mat_out_read_reg_528(7),
      R => '0'
    );
\mat_out_read_reg_528_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(8),
      Q => mat_out_read_reg_528(8),
      R => '0'
    );
\mat_out_read_reg_528_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_out(9),
      Q => mat_out_read_reg_528(9),
      R => '0'
    );
\mat_w_read_reg_489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(0),
      Q => mat_w_read_reg_489(0),
      R => '0'
    );
\mat_w_read_reg_489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(1),
      Q => mat_w_read_reg_489(1),
      R => '0'
    );
\mat_w_read_reg_489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(2),
      Q => mat_w_read_reg_489(2),
      R => '0'
    );
\mat_w_read_reg_489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(3),
      Q => mat_w_read_reg_489(3),
      R => '0'
    );
\mat_w_read_reg_489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(4),
      Q => mat_w_read_reg_489(4),
      R => '0'
    );
\mat_w_read_reg_489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => mat_w(5),
      Q => mat_w_read_reg_489(5),
      R => '0'
    );
mul50_reg_650_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000001",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul50_reg_650_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul50_reg_650_reg_i_1_n_4,
      B(16) => mul50_reg_650_reg_i_1_n_4,
      B(15) => mul50_reg_650_reg_i_1_n_4,
      B(14) => mul50_reg_650_reg_i_1_n_4,
      B(13) => mul50_reg_650_reg_i_1_n_4,
      B(12) => mul50_reg_650_reg_i_1_n_4,
      B(11) => mul50_reg_650_reg_i_1_n_4,
      B(10) => mul50_reg_650_reg_i_1_n_4,
      B(9) => mul50_reg_650_reg_i_1_n_4,
      B(8) => mul50_reg_650_reg_i_1_n_4,
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul50_reg_650_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul50_reg_650_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul50_reg_650_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => ap_CS_fsm_state26,
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state27,
      CLK => ap_clk,
      D(24) => grp_fu_334_p2(7),
      D(23) => grp_fu_334_p2(7),
      D(22) => grp_fu_334_p2(7),
      D(21) => grp_fu_334_p2(7),
      D(20) => grp_fu_334_p2(7),
      D(19) => grp_fu_334_p2(7),
      D(18) => grp_fu_334_p2(7),
      D(17) => grp_fu_334_p2(7),
      D(16) => grp_fu_334_p2(7),
      D(15) => grp_fu_334_p2(7),
      D(14) => grp_fu_334_p2(7),
      D(13) => grp_fu_334_p2(7),
      D(12) => grp_fu_334_p2(7),
      D(11) => grp_fu_334_p2(7),
      D(10) => grp_fu_334_p2(7),
      D(9) => grp_fu_334_p2(7),
      D(8) => grp_fu_334_p2(7),
      D(7 downto 0) => grp_fu_334_p2(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul50_reg_650_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul50_reg_650_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_mul50_reg_650_reg_P_UNCONNECTED(47 downto 18),
      P(17) => mul50_reg_650_reg_n_92,
      P(16) => mul50_reg_650_reg_n_93,
      P(15) => mul50_reg_650_reg_n_94,
      P(14) => mul50_reg_650_reg_n_95,
      P(13) => mul50_reg_650_reg_n_96,
      P(12) => mul50_reg_650_reg_n_97,
      P(11) => mul50_reg_650_reg_n_98,
      P(10) => mul50_reg_650_reg_n_99,
      P(9) => mul50_reg_650_reg_n_100,
      P(8) => mul50_reg_650_reg_n_101,
      P(7) => mul50_reg_650_reg_n_102,
      P(6) => mul50_reg_650_reg_n_103,
      P(5) => mul50_reg_650_reg_n_104,
      P(4) => mul50_reg_650_reg_n_105,
      P(3) => mul50_reg_650_reg_n_106,
      P(2) => mul50_reg_650_reg_n_107,
      P(1) => mul50_reg_650_reg_n_108,
      P(0) => mul50_reg_650_reg_n_109,
      PATTERNBDETECT => NLW_mul50_reg_650_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul50_reg_650_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul50_reg_650_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul50_reg_650_reg_UNDERFLOW_UNCONNECTED
    );
mul50_reg_650_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(7),
      I1 => mul50_reg_650_reg_i_10_n_4,
      I2 => sdiv_ln1558_reg_630(6),
      O => mul50_reg_650_reg_i_1_n_4
    );
mul50_reg_650_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(5),
      I1 => sdiv_ln1558_reg_630(3),
      I2 => sdiv_ln1558_reg_630(1),
      I3 => sdiv_ln1558_reg_630(0),
      I4 => sdiv_ln1558_reg_630(2),
      I5 => sdiv_ln1558_reg_630(4),
      O => mul50_reg_650_reg_i_10_n_4
    );
mul50_reg_650_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mul50_reg_650_reg_i_10_n_4,
      I1 => sdiv_ln1558_reg_630(6),
      I2 => sdiv_ln1558_reg_630(7),
      O => B(7)
    );
mul50_reg_650_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul50_reg_650_reg_i_10_n_4,
      I1 => sdiv_ln1558_reg_630(6),
      O => B(6)
    );
mul50_reg_650_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(3),
      I1 => sdiv_ln1558_reg_630(1),
      I2 => sdiv_ln1558_reg_630(0),
      I3 => sdiv_ln1558_reg_630(2),
      I4 => sdiv_ln1558_reg_630(4),
      I5 => sdiv_ln1558_reg_630(5),
      O => B(5)
    );
mul50_reg_650_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(2),
      I1 => sdiv_ln1558_reg_630(0),
      I2 => sdiv_ln1558_reg_630(1),
      I3 => sdiv_ln1558_reg_630(3),
      I4 => sdiv_ln1558_reg_630(4),
      O => B(4)
    );
mul50_reg_650_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(1),
      I1 => sdiv_ln1558_reg_630(0),
      I2 => sdiv_ln1558_reg_630(2),
      I3 => sdiv_ln1558_reg_630(3),
      O => B(3)
    );
mul50_reg_650_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(0),
      I1 => sdiv_ln1558_reg_630(1),
      I2 => sdiv_ln1558_reg_630(2),
      O => B(2)
    );
mul50_reg_650_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(0),
      I1 => sdiv_ln1558_reg_630(1),
      O => B(1)
    );
mul50_reg_650_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sdiv_ln1558_reg_630(0),
      O => B(0)
    );
mul_18ns_41ns_59_2_1_U40: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1
     port map (
      D(16) => mul_6ns_35ns_41_2_1_U37_n_4,
      D(15) => mul_6ns_35ns_41_2_1_U37_n_5,
      D(14) => mul_6ns_35ns_41_2_1_U37_n_6,
      D(13) => mul_6ns_35ns_41_2_1_U37_n_7,
      D(12) => mul_6ns_35ns_41_2_1_U37_n_8,
      D(11) => mul_6ns_35ns_41_2_1_U37_n_9,
      D(10) => mul_6ns_35ns_41_2_1_U37_n_10,
      D(9) => mul_6ns_35ns_41_2_1_U37_n_11,
      D(8) => mul_6ns_35ns_41_2_1_U37_n_12,
      D(7) => mul_6ns_35ns_41_2_1_U37_n_13,
      D(6) => mul_6ns_35ns_41_2_1_U37_n_14,
      D(5) => mul_6ns_35ns_41_2_1_U37_n_15,
      D(4) => mul_6ns_35ns_41_2_1_U37_n_16,
      D(3) => mul_6ns_35ns_41_2_1_U37_n_17,
      D(2) => mul_6ns_35ns_41_2_1_U37_n_18,
      D(1) => mul_6ns_35ns_41_2_1_U37_n_19,
      D(0) => mul_6ns_35ns_41_2_1_U37_n_20,
      P(17) => mul50_reg_650_reg_n_92,
      P(16) => mul50_reg_650_reg_n_93,
      P(15) => mul50_reg_650_reg_n_94,
      P(14) => mul50_reg_650_reg_n_95,
      P(13) => mul50_reg_650_reg_n_96,
      P(12) => mul50_reg_650_reg_n_97,
      P(11) => mul50_reg_650_reg_n_98,
      P(10) => mul50_reg_650_reg_n_99,
      P(9) => mul50_reg_650_reg_n_100,
      P(8) => mul50_reg_650_reg_n_101,
      P(7) => mul50_reg_650_reg_n_102,
      P(6) => mul50_reg_650_reg_n_103,
      P(5) => mul50_reg_650_reg_n_104,
      P(4) => mul50_reg_650_reg_n_105,
      P(3) => mul50_reg_650_reg_n_106,
      P(2) => mul50_reg_650_reg_n_107,
      P(1) => mul50_reg_650_reg_n_108,
      P(0) => mul50_reg_650_reg_n_109,
      Q(0) => ap_CS_fsm_state27,
      ap_clk => ap_clk,
      \dout_reg[23]_0\(23 downto 0) => mul_ln18_1_reg_655(40 downto 17),
      dout_reg_0(58 downto 33) => \dout_reg__0\(58 downto 33),
      dout_reg_0(32) => mul_18ns_41ns_59_2_1_U40_n_30,
      dout_reg_0(31) => mul_18ns_41ns_59_2_1_U40_n_31,
      dout_reg_0(30) => mul_18ns_41ns_59_2_1_U40_n_32,
      dout_reg_0(29) => mul_18ns_41ns_59_2_1_U40_n_33,
      dout_reg_0(28) => mul_18ns_41ns_59_2_1_U40_n_34,
      dout_reg_0(27) => mul_18ns_41ns_59_2_1_U40_n_35,
      dout_reg_0(26) => mul_18ns_41ns_59_2_1_U40_n_36,
      dout_reg_0(25) => mul_18ns_41ns_59_2_1_U40_n_37,
      dout_reg_0(24) => mul_18ns_41ns_59_2_1_U40_n_38,
      dout_reg_0(23) => mul_18ns_41ns_59_2_1_U40_n_39,
      dout_reg_0(22) => mul_18ns_41ns_59_2_1_U40_n_40,
      dout_reg_0(21) => mul_18ns_41ns_59_2_1_U40_n_41,
      dout_reg_0(20) => mul_18ns_41ns_59_2_1_U40_n_42,
      dout_reg_0(19) => mul_18ns_41ns_59_2_1_U40_n_43,
      dout_reg_0(18) => mul_18ns_41ns_59_2_1_U40_n_44,
      dout_reg_0(17) => mul_18ns_41ns_59_2_1_U40_n_45,
      dout_reg_0(16) => mul_18ns_41ns_59_2_1_U40_n_46,
      dout_reg_0(15) => mul_18ns_41ns_59_2_1_U40_n_47,
      dout_reg_0(14) => mul_18ns_41ns_59_2_1_U40_n_48,
      dout_reg_0(13) => mul_18ns_41ns_59_2_1_U40_n_49,
      dout_reg_0(12) => mul_18ns_41ns_59_2_1_U40_n_50,
      dout_reg_0(11) => mul_18ns_41ns_59_2_1_U40_n_51,
      dout_reg_0(10) => mul_18ns_41ns_59_2_1_U40_n_52,
      dout_reg_0(9) => mul_18ns_41ns_59_2_1_U40_n_53,
      dout_reg_0(8) => mul_18ns_41ns_59_2_1_U40_n_54,
      dout_reg_0(7) => mul_18ns_41ns_59_2_1_U40_n_55,
      dout_reg_0(6) => mul_18ns_41ns_59_2_1_U40_n_56,
      dout_reg_0(5) => mul_18ns_41ns_59_2_1_U40_n_57,
      dout_reg_0(4) => mul_18ns_41ns_59_2_1_U40_n_58,
      dout_reg_0(3) => mul_18ns_41ns_59_2_1_U40_n_59,
      dout_reg_0(2) => mul_18ns_41ns_59_2_1_U40_n_60,
      dout_reg_0(1) => mul_18ns_41ns_59_2_1_U40_n_61,
      dout_reg_0(0) => mul_18ns_41ns_59_2_1_U40_n_62,
      dout_reg_1(23 downto 0) => \dout_reg__0_0\(40 downto 17)
    );
mul_3ns_32ns_35_2_1_U36: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1
     port map (
      A(3) => kernel_size_read_reg_501(2),
      A(2) => mul_6ns_35ns_41_2_1_U37_n_21,
      A(1) => mul_6ns_35ns_41_2_1_U37_n_22,
      A(0) => kernel_size_read_reg_501(0),
      D(0) => mul_3ns_32ns_35_2_1_U36_n_4,
      Q(0) => kernel_size_read_reg_501(1),
      ap_clk => ap_clk,
      \dout_reg[17]__0_0\(22 downto 4) => dout_reg(34 downto 16),
      \dout_reg[17]__0_0\(3) => dout_reg(5),
      \dout_reg[17]__0_0\(2 downto 1) => dout_reg(3 downto 2),
      \dout_reg[17]__0_0\(0) => dout_reg(0),
      \kernel_size_read_reg_501_reg[2]\(17) => mul_3ns_32ns_35_2_1_U36_n_5,
      \kernel_size_read_reg_501_reg[2]\(16) => mul_3ns_32ns_35_2_1_U36_n_6,
      \kernel_size_read_reg_501_reg[2]\(15) => mul_3ns_32ns_35_2_1_U36_n_7,
      \kernel_size_read_reg_501_reg[2]\(14) => mul_3ns_32ns_35_2_1_U36_n_8,
      \kernel_size_read_reg_501_reg[2]\(13) => mul_3ns_32ns_35_2_1_U36_n_9,
      \kernel_size_read_reg_501_reg[2]\(12) => mul_3ns_32ns_35_2_1_U36_n_10,
      \kernel_size_read_reg_501_reg[2]\(11) => mul_3ns_32ns_35_2_1_U36_n_11,
      \kernel_size_read_reg_501_reg[2]\(10) => mul_3ns_32ns_35_2_1_U36_n_12,
      \kernel_size_read_reg_501_reg[2]\(9) => mul_3ns_32ns_35_2_1_U36_n_13,
      \kernel_size_read_reg_501_reg[2]\(8) => mul_3ns_32ns_35_2_1_U36_n_14,
      \kernel_size_read_reg_501_reg[2]\(7) => mul_3ns_32ns_35_2_1_U36_n_15,
      \kernel_size_read_reg_501_reg[2]\(6) => mul_3ns_32ns_35_2_1_U36_n_16,
      \kernel_size_read_reg_501_reg[2]\(5) => mul_3ns_32ns_35_2_1_U36_n_17,
      \kernel_size_read_reg_501_reg[2]\(4) => mul_3ns_32ns_35_2_1_U36_n_18,
      \kernel_size_read_reg_501_reg[2]\(3) => mul_3ns_32ns_35_2_1_U36_n_19,
      \kernel_size_read_reg_501_reg[2]\(2) => mul_3ns_32ns_35_2_1_U36_n_20,
      \kernel_size_read_reg_501_reg[2]\(1) => mul_3ns_32ns_35_2_1_U36_n_21,
      \kernel_size_read_reg_501_reg[2]\(0) => mul_3ns_32ns_35_2_1_U36_n_22
    );
mul_6ns_35ns_41_2_1_U37: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1
     port map (
      A(2) => mul_3ns_32ns_35_2_1_U36_n_4,
      A(1) => kernel_size_read_reg_501(2),
      A(0) => kernel_size_read_reg_501(0),
      D(16) => mul_6ns_35ns_41_2_1_U37_n_4,
      D(15) => mul_6ns_35ns_41_2_1_U37_n_5,
      D(14) => mul_6ns_35ns_41_2_1_U37_n_6,
      D(13) => mul_6ns_35ns_41_2_1_U37_n_7,
      D(12) => mul_6ns_35ns_41_2_1_U37_n_8,
      D(11) => mul_6ns_35ns_41_2_1_U37_n_9,
      D(10) => mul_6ns_35ns_41_2_1_U37_n_10,
      D(9) => mul_6ns_35ns_41_2_1_U37_n_11,
      D(8) => mul_6ns_35ns_41_2_1_U37_n_12,
      D(7) => mul_6ns_35ns_41_2_1_U37_n_13,
      D(6) => mul_6ns_35ns_41_2_1_U37_n_14,
      D(5) => mul_6ns_35ns_41_2_1_U37_n_15,
      D(4) => mul_6ns_35ns_41_2_1_U37_n_16,
      D(3) => mul_6ns_35ns_41_2_1_U37_n_17,
      D(2) => mul_6ns_35ns_41_2_1_U37_n_18,
      D(1) => mul_6ns_35ns_41_2_1_U37_n_19,
      D(0) => mul_6ns_35ns_41_2_1_U37_n_20,
      Q(1) => ap_CS_fsm_state25,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      dout_reg_0(40 downto 0) => \dout_reg__0_0\(40 downto 0),
      dout_reg_1(17) => mul_3ns_32ns_35_2_1_U36_n_5,
      dout_reg_1(16) => mul_3ns_32ns_35_2_1_U36_n_6,
      dout_reg_1(15) => mul_3ns_32ns_35_2_1_U36_n_7,
      dout_reg_1(14) => mul_3ns_32ns_35_2_1_U36_n_8,
      dout_reg_1(13) => mul_3ns_32ns_35_2_1_U36_n_9,
      dout_reg_1(12) => mul_3ns_32ns_35_2_1_U36_n_10,
      dout_reg_1(11) => mul_3ns_32ns_35_2_1_U36_n_11,
      dout_reg_1(10) => mul_3ns_32ns_35_2_1_U36_n_12,
      dout_reg_1(9) => mul_3ns_32ns_35_2_1_U36_n_13,
      dout_reg_1(8) => mul_3ns_32ns_35_2_1_U36_n_14,
      dout_reg_1(7) => mul_3ns_32ns_35_2_1_U36_n_15,
      dout_reg_1(6) => mul_3ns_32ns_35_2_1_U36_n_16,
      dout_reg_1(5) => mul_3ns_32ns_35_2_1_U36_n_17,
      dout_reg_1(4) => mul_3ns_32ns_35_2_1_U36_n_18,
      dout_reg_1(3) => mul_3ns_32ns_35_2_1_U36_n_19,
      dout_reg_1(2) => mul_3ns_32ns_35_2_1_U36_n_20,
      dout_reg_1(1) => mul_3ns_32ns_35_2_1_U36_n_21,
      dout_reg_1(0) => mul_3ns_32ns_35_2_1_U36_n_22,
      inchannels(5 downto 0) => inchannels(5 downto 0),
      \kernel_size_read_reg_501_reg[1]\(1) => mul_6ns_35ns_41_2_1_U37_n_21,
      \kernel_size_read_reg_501_reg[1]\(0) => mul_6ns_35ns_41_2_1_U37_n_22,
      tmp_product_0(0) => kernel_size_read_reg_501(1)
    );
mul_6ns_3ns_9_1_1_U39: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1
     port map (
      D(8) => mul_6ns_3ns_9_1_1_U39_n_4,
      D(7) => mul_6ns_3ns_9_1_1_U39_n_5,
      D(6) => mul_6ns_3ns_9_1_1_U39_n_6,
      D(5) => mul_6ns_3ns_9_1_1_U39_n_7,
      D(4) => mul_6ns_3ns_9_1_1_U39_n_8,
      D(3) => mul_6ns_3ns_9_1_1_U39_n_9,
      D(2) => mul_6ns_3ns_9_1_1_U39_n_10,
      D(1) => mul_6ns_3ns_9_1_1_U39_n_11,
      D(0) => mul_6ns_3ns_9_1_1_U39_n_12,
      Q(5 downto 0) => inchannels_read_reg_522(5 downto 0),
      \mul_ln43_reg_661_reg[3]\(2 downto 0) => kernel_size_read_reg_501(2 downto 0)
    );
mul_6s_6s_12_1_1_U33: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1
     port map (
      A(11 downto 0) => A(11 downto 0),
      DI(0) => mul_6s_6s_12_1_1_U33_n_16,
      S(3) => control_s_axi_U_n_83,
      S(2) => control_s_axi_U_n_84,
      S(1) => control_s_axi_U_n_85,
      S(0) => control_s_axi_U_n_86,
      \int_mat_h_reg[4]\(0) => mul_6s_6s_12_1_1_U33_n_17,
      \int_mat_w_reg[2]\ => mul_6s_6s_12_1_1_U33_n_19,
      \int_mat_w_reg[3]\ => mul_6s_6s_12_1_1_U33_n_18,
      \int_mat_w_reg[3]_0\ => mul_6s_6s_12_1_1_U33_n_20,
      mat_h(5 downto 0) => mat_h(5 downto 0),
      mat_w(5 downto 0) => mat_w(5 downto 0),
      p_reg_reg(0) => control_s_axi_U_n_95,
      p_reg_reg_0(1) => control_s_axi_U_n_93,
      p_reg_reg_0(0) => control_s_axi_U_n_94,
      p_reg_reg_1(2) => control_s_axi_U_n_96,
      p_reg_reg_1(1) => control_s_axi_U_n_97,
      p_reg_reg_1(0) => control_s_axi_U_n_98,
      p_reg_reg_2(1) => control_s_axi_U_n_99,
      p_reg_reg_2(0) => control_s_axi_U_n_100
    );
mul_9ns_3ns_12_1_1_U41: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1
     port map (
      D(11) => mul_9ns_3ns_12_1_1_U41_n_4,
      D(10) => mul_9ns_3ns_12_1_1_U41_n_5,
      D(9) => mul_9ns_3ns_12_1_1_U41_n_6,
      D(8) => mul_9ns_3ns_12_1_1_U41_n_7,
      D(7) => mul_9ns_3ns_12_1_1_U41_n_8,
      D(6) => mul_9ns_3ns_12_1_1_U41_n_9,
      D(5) => mul_9ns_3ns_12_1_1_U41_n_10,
      D(4) => mul_9ns_3ns_12_1_1_U41_n_11,
      D(3) => mul_9ns_3ns_12_1_1_U41_n_12,
      D(2) => mul_9ns_3ns_12_1_1_U41_n_13,
      D(1) => mul_9ns_3ns_12_1_1_U41_n_14,
      D(0) => mul_9ns_3ns_12_1_1_U41_n_15,
      Q(8 downto 0) => mul_ln43_reg_661(8 downto 0),
      \mul_ln43_1_reg_676_reg[3]\(2 downto 0) => kernel_size_read_reg_501(2 downto 0)
    );
\mul_ln18_1_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(0),
      Q => mul_ln18_1_reg_655(0),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(10),
      Q => mul_ln18_1_reg_655(10),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(11),
      Q => mul_ln18_1_reg_655(11),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(12),
      Q => mul_ln18_1_reg_655(12),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(13),
      Q => mul_ln18_1_reg_655(13),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(14),
      Q => mul_ln18_1_reg_655(14),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(15),
      Q => mul_ln18_1_reg_655(15),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(16),
      Q => mul_ln18_1_reg_655(16),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(17),
      Q => mul_ln18_1_reg_655(17),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(18),
      Q => mul_ln18_1_reg_655(18),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(19),
      Q => mul_ln18_1_reg_655(19),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(1),
      Q => mul_ln18_1_reg_655(1),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(20),
      Q => mul_ln18_1_reg_655(20),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(21),
      Q => mul_ln18_1_reg_655(21),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(22),
      Q => mul_ln18_1_reg_655(22),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(23),
      Q => mul_ln18_1_reg_655(23),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(24),
      Q => mul_ln18_1_reg_655(24),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(25),
      Q => mul_ln18_1_reg_655(25),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(26),
      Q => mul_ln18_1_reg_655(26),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(27),
      Q => mul_ln18_1_reg_655(27),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(28),
      Q => mul_ln18_1_reg_655(28),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(29),
      Q => mul_ln18_1_reg_655(29),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(2),
      Q => mul_ln18_1_reg_655(2),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(30),
      Q => mul_ln18_1_reg_655(30),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(31),
      Q => mul_ln18_1_reg_655(31),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(32),
      Q => mul_ln18_1_reg_655(32),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(33),
      Q => mul_ln18_1_reg_655(33),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(34),
      Q => mul_ln18_1_reg_655(34),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(35),
      Q => mul_ln18_1_reg_655(35),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(36),
      Q => mul_ln18_1_reg_655(36),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(37),
      Q => mul_ln18_1_reg_655(37),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(38),
      Q => mul_ln18_1_reg_655(38),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(39),
      Q => mul_ln18_1_reg_655(39),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(3),
      Q => mul_ln18_1_reg_655(3),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(40),
      Q => mul_ln18_1_reg_655(40),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(4),
      Q => mul_ln18_1_reg_655(4),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(5),
      Q => mul_ln18_1_reg_655(5),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(6),
      Q => mul_ln18_1_reg_655(6),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(7),
      Q => mul_ln18_1_reg_655(7),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(8),
      Q => mul_ln18_1_reg_655(8),
      R => '0'
    );
\mul_ln18_1_reg_655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => \dout_reg__0_0\(9),
      Q => mul_ln18_1_reg_655(9),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_62,
      Q => mul_ln18_2_reg_686(0),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_52,
      Q => mul_ln18_2_reg_686(10),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_51,
      Q => mul_ln18_2_reg_686(11),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_50,
      Q => mul_ln18_2_reg_686(12),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_49,
      Q => mul_ln18_2_reg_686(13),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_48,
      Q => mul_ln18_2_reg_686(14),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_47,
      Q => mul_ln18_2_reg_686(15),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_46,
      Q => mul_ln18_2_reg_686(16),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_45,
      Q => mul_ln18_2_reg_686(17),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_44,
      Q => mul_ln18_2_reg_686(18),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_43,
      Q => mul_ln18_2_reg_686(19),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_61,
      Q => mul_ln18_2_reg_686(1),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_42,
      Q => mul_ln18_2_reg_686(20),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_41,
      Q => mul_ln18_2_reg_686(21),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_40,
      Q => mul_ln18_2_reg_686(22),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_39,
      Q => mul_ln18_2_reg_686(23),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_38,
      Q => mul_ln18_2_reg_686(24),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_37,
      Q => mul_ln18_2_reg_686(25),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_36,
      Q => mul_ln18_2_reg_686(26),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_35,
      Q => mul_ln18_2_reg_686(27),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_34,
      Q => mul_ln18_2_reg_686(28),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_33,
      Q => mul_ln18_2_reg_686(29),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_60,
      Q => mul_ln18_2_reg_686(2),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_32,
      Q => mul_ln18_2_reg_686(30),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_31,
      Q => mul_ln18_2_reg_686(31),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_30,
      Q => mul_ln18_2_reg_686(32),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(33),
      Q => mul_ln18_2_reg_686(33),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(34),
      Q => mul_ln18_2_reg_686(34),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(35),
      Q => mul_ln18_2_reg_686(35),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(36),
      Q => mul_ln18_2_reg_686(36),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(37),
      Q => mul_ln18_2_reg_686(37),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(38),
      Q => mul_ln18_2_reg_686(38),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(39),
      Q => mul_ln18_2_reg_686(39),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_59,
      Q => mul_ln18_2_reg_686(3),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(40),
      Q => mul_ln18_2_reg_686(40),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(41),
      Q => mul_ln18_2_reg_686(41),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(42),
      Q => mul_ln18_2_reg_686(42),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(43),
      Q => mul_ln18_2_reg_686(43),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(44),
      Q => mul_ln18_2_reg_686(44),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(45),
      Q => mul_ln18_2_reg_686(45),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(46),
      Q => mul_ln18_2_reg_686(46),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(47),
      Q => mul_ln18_2_reg_686(47),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(48),
      Q => mul_ln18_2_reg_686(48),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(49),
      Q => mul_ln18_2_reg_686(49),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_58,
      Q => mul_ln18_2_reg_686(4),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(50),
      Q => mul_ln18_2_reg_686(50),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(51),
      Q => mul_ln18_2_reg_686(51),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(52),
      Q => mul_ln18_2_reg_686(52),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(53),
      Q => mul_ln18_2_reg_686(53),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(54),
      Q => mul_ln18_2_reg_686(54),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(55),
      Q => mul_ln18_2_reg_686(55),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(56),
      Q => mul_ln18_2_reg_686(56),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(57),
      Q => mul_ln18_2_reg_686(57),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \dout_reg__0\(58),
      Q => mul_ln18_2_reg_686(58),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_57,
      Q => mul_ln18_2_reg_686(5),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_56,
      Q => mul_ln18_2_reg_686(6),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_55,
      Q => mul_ln18_2_reg_686(7),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_54,
      Q => mul_ln18_2_reg_686(8),
      R => '0'
    );
\mul_ln18_2_reg_686_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_18ns_41ns_59_2_1_U40_n_53,
      Q => mul_ln18_2_reg_686(9),
      R => '0'
    );
\mul_ln18_reg_623_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(0),
      Q => mul_ln18_reg_623(0),
      R => '0'
    );
\mul_ln18_reg_623_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(16),
      Q => mul_ln18_reg_623(16),
      R => '0'
    );
\mul_ln18_reg_623_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(17),
      Q => mul_ln18_reg_623(17),
      R => '0'
    );
\mul_ln18_reg_623_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(18),
      Q => mul_ln18_reg_623(18),
      R => '0'
    );
\mul_ln18_reg_623_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(19),
      Q => mul_ln18_reg_623(19),
      R => '0'
    );
\mul_ln18_reg_623_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(20),
      Q => mul_ln18_reg_623(20),
      R => '0'
    );
\mul_ln18_reg_623_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(21),
      Q => mul_ln18_reg_623(21),
      R => '0'
    );
\mul_ln18_reg_623_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(22),
      Q => mul_ln18_reg_623(22),
      R => '0'
    );
\mul_ln18_reg_623_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(23),
      Q => mul_ln18_reg_623(23),
      R => '0'
    );
\mul_ln18_reg_623_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(24),
      Q => mul_ln18_reg_623(24),
      R => '0'
    );
\mul_ln18_reg_623_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(25),
      Q => mul_ln18_reg_623(25),
      R => '0'
    );
\mul_ln18_reg_623_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(26),
      Q => mul_ln18_reg_623(26),
      R => '0'
    );
\mul_ln18_reg_623_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(27),
      Q => mul_ln18_reg_623(27),
      R => '0'
    );
\mul_ln18_reg_623_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(28),
      Q => mul_ln18_reg_623(28),
      R => '0'
    );
\mul_ln18_reg_623_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(29),
      Q => mul_ln18_reg_623(29),
      R => '0'
    );
\mul_ln18_reg_623_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(2),
      Q => mul_ln18_reg_623(2),
      R => '0'
    );
\mul_ln18_reg_623_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(30),
      Q => mul_ln18_reg_623(30),
      R => '0'
    );
\mul_ln18_reg_623_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(31),
      Q => mul_ln18_reg_623(31),
      R => '0'
    );
\mul_ln18_reg_623_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(32),
      Q => mul_ln18_reg_623(32),
      R => '0'
    );
\mul_ln18_reg_623_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(33),
      Q => mul_ln18_reg_623(33),
      R => '0'
    );
\mul_ln18_reg_623_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(34),
      Q => mul_ln18_reg_623(34),
      R => '0'
    );
\mul_ln18_reg_623_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(3),
      Q => mul_ln18_reg_623(3),
      R => '0'
    );
\mul_ln18_reg_623_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => dout_reg(5),
      Q => mul_ln18_reg_623(5),
      R => '0'
    );
\mul_ln37_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_19,
      Q => mul_ln37_reg_563(0),
      R => '0'
    );
\mul_ln37_reg_563_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_9,
      Q => mul_ln37_reg_563(10),
      R => '0'
    );
\mul_ln37_reg_563_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_8,
      Q => mul_ln37_reg_563(11),
      R => '0'
    );
\mul_ln37_reg_563_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_7,
      Q => mul_ln37_reg_563(12),
      R => '0'
    );
\mul_ln37_reg_563_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_6,
      Q => mul_ln37_reg_563(13),
      R => '0'
    );
\mul_ln37_reg_563_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_5,
      Q => mul_ln37_reg_563(14),
      R => '0'
    );
\mul_ln37_reg_563_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_4,
      Q => mul_ln37_reg_563(15),
      R => '0'
    );
\mul_ln37_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_18,
      Q => mul_ln37_reg_563(1),
      R => '0'
    );
\mul_ln37_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_17,
      Q => mul_ln37_reg_563(2),
      R => '0'
    );
\mul_ln37_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_16,
      Q => mul_ln37_reg_563(3),
      R => '0'
    );
\mul_ln37_reg_563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_15,
      Q => mul_ln37_reg_563(4),
      R => '0'
    );
\mul_ln37_reg_563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_14,
      Q => mul_ln37_reg_563(5),
      R => '0'
    );
\mul_ln37_reg_563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_13,
      Q => mul_ln37_reg_563(6),
      R => '0'
    );
\mul_ln37_reg_563_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_12,
      Q => mul_ln37_reg_563(7),
      R => '0'
    );
\mul_ln37_reg_563_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_11,
      Q => mul_ln37_reg_563(8),
      R => '0'
    );
\mul_ln37_reg_563_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_12s_6s_16_4_1_U43_n_10,
      Q => mul_ln37_reg_563(9),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_15,
      Q => mul_ln43_1_reg_676(0),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_5,
      Q => mul_ln43_1_reg_676(10),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_4,
      Q => mul_ln43_1_reg_676(11),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_14,
      Q => mul_ln43_1_reg_676(1),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_13,
      Q => mul_ln43_1_reg_676(2),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_12,
      Q => mul_ln43_1_reg_676(3),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_11,
      Q => mul_ln43_1_reg_676(4),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_10,
      Q => mul_ln43_1_reg_676(5),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_9,
      Q => mul_ln43_1_reg_676(6),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_8,
      Q => mul_ln43_1_reg_676(7),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_7,
      Q => mul_ln43_1_reg_676(8),
      R => '0'
    );
\mul_ln43_1_reg_676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_9ns_3ns_12_1_1_U41_n_6,
      Q => mul_ln43_1_reg_676(9),
      R => '0'
    );
\mul_ln43_2_reg_681[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => kernel_size_read_reg_501(0),
      I1 => kernel_size_read_reg_501(2),
      I2 => kernel_size_read_reg_501(1),
      O => \mul_ln43_2_reg_681[3]_i_1_n_4\
    );
\mul_ln43_2_reg_681[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => kernel_size_read_reg_501(2),
      I1 => kernel_size_read_reg_501(1),
      I2 => kernel_size_read_reg_501(0),
      O => \mul_ln43_2_reg_681[4]_i_1_n_4\
    );
\mul_ln43_2_reg_681[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kernel_size_read_reg_501(2),
      I1 => kernel_size_read_reg_501(1),
      O => \mul_ln43_2_reg_681[5]_i_1_n_4\
    );
\mul_ln43_2_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => kernel_size_read_reg_501(0),
      Q => mul_ln43_2_reg_681(0),
      R => '0'
    );
\mul_ln43_2_reg_681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => mul_6ns_35ns_41_2_1_U37_n_22,
      Q => mul_ln43_2_reg_681(2),
      R => '0'
    );
\mul_ln43_2_reg_681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \mul_ln43_2_reg_681[3]_i_1_n_4\,
      Q => mul_ln43_2_reg_681(3),
      R => '0'
    );
\mul_ln43_2_reg_681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \mul_ln43_2_reg_681[4]_i_1_n_4\,
      Q => mul_ln43_2_reg_681(4),
      R => '0'
    );
\mul_ln43_2_reg_681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \mul_ln43_2_reg_681[5]_i_1_n_4\,
      Q => mul_ln43_2_reg_681(5),
      R => '0'
    );
\mul_ln43_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_12,
      Q => mul_ln43_reg_661(0),
      R => '0'
    );
\mul_ln43_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_11,
      Q => mul_ln43_reg_661(1),
      R => '0'
    );
\mul_ln43_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_10,
      Q => mul_ln43_reg_661(2),
      R => '0'
    );
\mul_ln43_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_9,
      Q => mul_ln43_reg_661(3),
      R => '0'
    );
\mul_ln43_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_8,
      Q => mul_ln43_reg_661(4),
      R => '0'
    );
\mul_ln43_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_7,
      Q => mul_ln43_reg_661(5),
      R => '0'
    );
\mul_ln43_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_6,
      Q => mul_ln43_reg_661(6),
      R => '0'
    );
\mul_ln43_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_5,
      Q => mul_ln43_reg_661(7),
      R => '0'
    );
\mul_ln43_reg_661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => mul_6ns_3ns_9_1_1_U39_n_4,
      Q => mul_ln43_reg_661(8),
      R => '0'
    );
mul_mul_12s_6s_16_4_1_U43: entity work.design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1
     port map (
      A(11 downto 0) => A(11 downto 0),
      D(15) => mul_mul_12s_6s_16_4_1_U43_n_4,
      D(14) => mul_mul_12s_6s_16_4_1_U43_n_5,
      D(13) => mul_mul_12s_6s_16_4_1_U43_n_6,
      D(12) => mul_mul_12s_6s_16_4_1_U43_n_7,
      D(11) => mul_mul_12s_6s_16_4_1_U43_n_8,
      D(10) => mul_mul_12s_6s_16_4_1_U43_n_9,
      D(9) => mul_mul_12s_6s_16_4_1_U43_n_10,
      D(8) => mul_mul_12s_6s_16_4_1_U43_n_11,
      D(7) => mul_mul_12s_6s_16_4_1_U43_n_12,
      D(6) => mul_mul_12s_6s_16_4_1_U43_n_13,
      D(5) => mul_mul_12s_6s_16_4_1_U43_n_14,
      D(4) => mul_mul_12s_6s_16_4_1_U43_n_15,
      D(3) => mul_mul_12s_6s_16_4_1_U43_n_16,
      D(2) => mul_mul_12s_6s_16_4_1_U43_n_17,
      D(1) => mul_mul_12s_6s_16_4_1_U43_n_18,
      D(0) => mul_mul_12s_6s_16_4_1_U43_n_19,
      ap_clk => ap_clk,
      inchannels(5 downto 0) => inchannels(5 downto 0)
    );
sdiv_8s_3s_8_12_seq_1_U34: entity work.design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1
     port map (
      E(0) => start0,
      Q(2 downto 0) => kernel_size_read_reg_501(2 downto 0),
      ap_clk => ap_clk,
      \dividend0_reg[7]_0\(5 downto 0) => mat_h_read_reg_496(5 downto 0),
      \dividend_tmp_reg[7]\(0) => dividend_tmp(7),
      p_1_in => p_1_in,
      p_2_out(0) => \im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u/p_2_out\(0),
      \quot_reg[0]_0\(0) => done0,
      \quot_reg[7]_0\(7 downto 0) => grp_fu_319_p2(7 downto 0),
      \remd_tmp_reg[0]\ => sdiv_8s_3s_8_12_seq_1_U35_n_4,
      \remd_tmp_reg[1]\ => sdiv_8s_3s_8_12_seq_1_U35_n_7,
      \remd_tmp_reg[2]\(2 downto 0) => remd_tmp(2 downto 0),
      \remd_tmp_reg[2]_0\ => sdiv_8s_3s_8_12_seq_1_U35_n_14,
      \remd_tmp_reg[3]\ => sdiv_8s_3s_8_12_seq_1_U35_n_11,
      \remd_tmp_reg[4]\ => sdiv_8s_3s_8_12_seq_1_U35_n_12,
      \remd_tmp_reg[5]\ => sdiv_8s_3s_8_12_seq_1_U35_n_9,
      \remd_tmp_reg[5]_0\ => sdiv_8s_3s_8_12_seq_1_U35_n_6,
      \remd_tmp_reg[5]_1\ => sdiv_8s_3s_8_12_seq_1_U35_n_13,
      sign_i(0) => sign_i(1)
    );
sdiv_8s_3s_8_12_seq_1_U35: entity work.design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0
     port map (
      CO(0) => icmp_ln1072_fu_250_p2,
      D(0) => grp_fu_319_ap_start,
      E(0) => start0,
      Q(2 downto 0) => stride_read_reg_515(2 downto 0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[15]_i_2_0\(15 downto 0) => mul_ln37_reg_563(15 downto 0),
      \ap_CS_fsm_reg[15]_i_3_0\(10 downto 0) => i_fu_104_reg(10 downto 0),
      ap_clk => ap_clk,
      \dividend0_reg[3]_0\(2 downto 0) => kernel_size_read_reg_501(2 downto 0),
      \dividend0_reg[7]_0\(5 downto 0) => sext_ln18_1_reg_558(5 downto 0),
      \divisor0_reg[0]_0\ => sdiv_8s_3s_8_12_seq_1_U35_n_4,
      \divisor0_reg[0]_1\ => sdiv_8s_3s_8_12_seq_1_U35_n_13,
      \divisor0_reg[1]_0\ => sdiv_8s_3s_8_12_seq_1_U35_n_7,
      \divisor0_reg[2]_0\ => sdiv_8s_3s_8_12_seq_1_U35_n_6,
      \divisor0_reg[2]_1\ => sdiv_8s_3s_8_12_seq_1_U35_n_14,
      dout(7 downto 0) => grp_fu_334_p2(7 downto 0),
      p_1_in => p_1_in,
      p_2_out(0) => \im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_u/p_2_out\(0),
      \r_stage_reg[0]\ => sdiv_8s_3s_8_12_seq_1_U35_n_9,
      \r_stage_reg[8]\(0) => done0,
      \remd_tmp_reg[1]\ => sdiv_8s_3s_8_12_seq_1_U35_n_12,
      \remd_tmp_reg[2]\ => sdiv_8s_3s_8_12_seq_1_U35_n_11,
      \remd_tmp_reg[2]_0\(0) => dividend_tmp(7),
      \remd_tmp_reg[3]\(2 downto 0) => remd_tmp(2 downto 0),
      sign_i(0) => sign_i(1),
      start0_reg_0(0) => ap_CS_fsm_state5
    );
\sdiv_ln1558_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(0),
      Q => sdiv_ln1558_reg_630(0),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(1),
      Q => sdiv_ln1558_reg_630(1),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(2),
      Q => sdiv_ln1558_reg_630(2),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(3),
      Q => sdiv_ln1558_reg_630(3),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(4),
      Q => sdiv_ln1558_reg_630(4),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(5),
      Q => sdiv_ln1558_reg_630(5),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(6),
      Q => sdiv_ln1558_reg_630(6),
      R => '0'
    );
\sdiv_ln1558_reg_630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => grp_fu_319_p2(7),
      Q => sdiv_ln1558_reg_630(7),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(0),
      Q => sext_ln18_1_reg_558(0),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(1),
      Q => sext_ln18_1_reg_558(1),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(2),
      Q => sext_ln18_1_reg_558(2),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(3),
      Q => sext_ln18_1_reg_558(3),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(4),
      Q => sext_ln18_1_reg_558(4),
      R => '0'
    );
\sext_ln18_1_reg_558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mat_w_read_reg_489(5),
      Q => sext_ln18_1_reg_558(5),
      R => '0'
    );
\stride_read_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => stride(0),
      Q => stride_read_reg_515(0),
      R => '0'
    );
\stride_read_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => stride(1),
      Q => stride_read_reg_515(1),
      R => '0'
    );
\stride_read_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => stride(2),
      Q => stride_read_reg_515(2),
      R => '0'
    );
\trunc_ln37_2_reg_608[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(24),
      I1 => gmem_addr_read_reg_603(8),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(16),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(0),
      O => trunc_ln37_2_fu_356_p1(0)
    );
\trunc_ln37_2_reg_608[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(25),
      I1 => gmem_addr_read_reg_603(9),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(17),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(1),
      O => trunc_ln37_2_fu_356_p1(1)
    );
\trunc_ln37_2_reg_608[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(26),
      I1 => gmem_addr_read_reg_603(10),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(18),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(2),
      O => trunc_ln37_2_fu_356_p1(2)
    );
\trunc_ln37_2_reg_608[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(27),
      I1 => gmem_addr_read_reg_603(11),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(19),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(3),
      O => trunc_ln37_2_fu_356_p1(3)
    );
\trunc_ln37_2_reg_608[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(28),
      I1 => gmem_addr_read_reg_603(12),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(20),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(4),
      O => trunc_ln37_2_fu_356_p1(4)
    );
\trunc_ln37_2_reg_608[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(29),
      I1 => gmem_addr_read_reg_603(13),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(21),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(5),
      O => trunc_ln37_2_fu_356_p1(5)
    );
\trunc_ln37_2_reg_608[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(30),
      I1 => gmem_addr_read_reg_603(14),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(22),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(6),
      O => trunc_ln37_2_fu_356_p1(6)
    );
\trunc_ln37_2_reg_608[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => gmem_addr_read_reg_603(31),
      I1 => gmem_addr_read_reg_603(15),
      I2 => zext_ln37_fu_347_p1(3),
      I3 => gmem_addr_read_reg_603(23),
      I4 => zext_ln37_fu_347_p1(4),
      I5 => gmem_addr_read_reg_603(7),
      O => trunc_ln37_2_fu_356_p1(7)
    );
\trunc_ln37_2_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(0),
      Q => trunc_ln37_2_reg_608(0),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(1),
      Q => trunc_ln37_2_reg_608(1),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(2),
      Q => trunc_ln37_2_reg_608(2),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(3),
      Q => trunc_ln37_2_reg_608(3),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(4),
      Q => trunc_ln37_2_reg_608(4),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(5),
      Q => trunc_ln37_2_reg_608(5),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(6),
      Q => trunc_ln37_2_reg_608(6),
      R => '0'
    );
\trunc_ln37_2_reg_608_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => trunc_ln37_2_fu_356_p1(7),
      Q => trunc_ln37_2_reg_608(7),
      R => '0'
    );
\trunc_ln37_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_168,
      Q => trunc_ln37_reg_553(0),
      R => '0'
    );
\trunc_ln37_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control_s_axi_U_n_167,
      Q => trunc_ln37_reg_553(1),
      R => '0'
    );
\zext_ln1072_reg_568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(0),
      Q => zext_ln1072_reg_568_reg(0),
      R => '0'
    );
\zext_ln1072_reg_568_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(10),
      Q => zext_ln1072_reg_568_reg(10),
      R => '0'
    );
\zext_ln1072_reg_568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(1),
      Q => zext_ln1072_reg_568_reg(1),
      R => '0'
    );
\zext_ln1072_reg_568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(2),
      Q => zext_ln1072_reg_568_reg(2),
      R => '0'
    );
\zext_ln1072_reg_568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(3),
      Q => zext_ln1072_reg_568_reg(3),
      R => '0'
    );
\zext_ln1072_reg_568_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(4),
      Q => zext_ln1072_reg_568_reg(4),
      R => '0'
    );
\zext_ln1072_reg_568_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(5),
      Q => zext_ln1072_reg_568_reg(5),
      R => '0'
    );
\zext_ln1072_reg_568_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(6),
      Q => zext_ln1072_reg_568_reg(6),
      R => '0'
    );
\zext_ln1072_reg_568_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(7),
      Q => zext_ln1072_reg_568_reg(7),
      R => '0'
    );
\zext_ln1072_reg_568_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(8),
      Q => zext_ln1072_reg_568_reg(8),
      R => '0'
    );
\zext_ln1072_reg_568_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_fu_104_reg(9),
      Q => zext_ln1072_reg_568_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_im2col_mat_0_0 is
  port (
    ap_local_block : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_im2col_mat_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_im2col_mat_0_0 : entity is "design_1_im2col_mat_0_0,im2col_mat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_im2col_mat_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_im2col_mat_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_im2col_mat_0_0 : entity is "im2col_mat,Vivado 2021.2";
  attribute hls_module : string;
  attribute hls_module of design_1_im2col_mat_0_0 : entity is "yes";
end design_1_im2col_mat_0_0;

architecture STRUCTURE of design_1_im2col_mat_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ap_local_block_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "31'b0000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "31'b0000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "31'b0000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "31'b0000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "31'b0000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "31'b0000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "31'b0000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "31'b0000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "31'b0000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "31'b0000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "31'b0000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "31'b0000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "31'b0000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "31'b0000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "31'b0000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "31'b0000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "31'b0000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "31'b0000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "31'b0000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "31'b0000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "31'b0001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "31'b0010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "31'b0000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "31'b0100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "31'b1000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "31'b0000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "31'b0000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "31'b0000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "31'b0000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "31'b0000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "31'b0000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  ap_local_block <= \<const0>\;
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_1_im2col_mat_0_0_im2col_mat
     port map (
      ap_clk => ap_clk,
      ap_local_block => NLW_inst_ap_local_block_UNCONNECTED,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 2) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
