CPU Reference Output for FPGA Verification
==========================================

Input window:
[50, 109, 112,
 50, 106, 119,
 49,  85, 112]

Kernel:
[1, 0, -1,
 1, 0, -1,
 1, 0, -1]

Output: -194

---

This is the GOLDEN REFERENCE.
FPGA RTL output must match this value.
