

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Jan 18 21:39:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  23169|  23169|  23169|  23169|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  23168|  23168|       362|          -|          -|    64|    no    |
        | + Row_Loop             |    360|    360|        72|          -|          -|     5|    no    |
        |  ++ Col_Loop           |     70|     70|        14|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    319|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     139|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     205|    662|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U21  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_294_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln28_1_fu_365_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln28_fu_352_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln35_1_fu_304_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln35_2_fu_317_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_243_p2     |     +    |      0|  0|  15|           6|           6|
    |c_fu_255_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_193_p2            |     +    |      0|  0|  15|           7|           1|
    |i_fu_285_p2            |     +    |      0|  0|  13|           4|           4|
    |j_fu_343_p2            |     +    |      0|  0|  13|           4|           4|
    |mpc_fu_337_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_279_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_213_p2            |     +    |      0|  0|  12|           3|           1|
    |and_ln28_1_fu_453_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_447_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_207_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln15_fu_249_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln19_fu_273_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_331_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_417_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_429_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_435_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_411_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_187_p2     |   icmp   |      0|  0|  11|           7|           8|
    |or_ln28_1_fu_441_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_423_p2      |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_459_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 319|         159|         125|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_122    |   9|          2|    3|          6|
    |f_0_reg_100    |   9|          2|    7|         14|
    |max_0_reg_134  |   9|          2|   32|         64|
    |max_1_reg_158  |   9|          2|   32|         64|
    |mpc_0_reg_170  |   9|          2|    2|          4|
    |mpr_0_reg_147  |   9|          2|    2|          4|
    |r_0_reg_111    |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   82|        170|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln35_reg_498     |   6|   0|    6|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_0_reg_122          |   3|   0|    3|          0|
    |c_reg_506            |   3|   0|    3|          0|
    |f_0_reg_100          |   7|   0|    7|          0|
    |f_reg_470            |   7|   0|    7|          0|
    |max_0_reg_134        |  32|   0|   32|          0|
    |max_1_reg_158        |  32|   0|   32|          0|
    |mpc_0_reg_170        |   2|   0|    2|          0|
    |mpc_reg_532          |   2|   0|    2|          0|
    |mpr_0_reg_147        |   2|   0|    2|          0|
    |mpr_reg_519          |   2|   0|    2|          0|
    |mul_ln28_reg_524     |   8|   0|    8|          0|
    |r_0_reg_111          |   3|   0|    3|          0|
    |r_reg_488            |   3|   0|    3|          0|
    |shl_ln1_reg_511      |   3|   0|    4|          1|
    |shl_ln_reg_493       |   3|   0|    4|          1|
    |zext_ln12_1_reg_480  |   7|   0|   12|          5|
    |zext_ln12_reg_475    |   7|   0|   14|          7|
    +---------------------+----+----+-----+-----------+
    |Total                | 139|   0|  153|         14|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_address0    | out |   13|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce0         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q0          |  in |   32|  ap_memory |  conv_2_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

