
microfuzz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  20000000  20000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003274  200001d0  200001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  20003444  20003444  00004444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  2000355c  2000355c  000045d4  2**0
                  CONTENTS
  4 .ARM          00000008  2000355c  2000355c  0000455c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  20003564  200035d4  000045d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  20003564  20003564  00004564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  20003568  20003568  00004568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  2000356c  2000356c  0000456c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200035d4  200035d4  000045d4  2**2
                  ALLOC
 10 ._user_heap_stack 000060e4  200038e4  200038e4  000045d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000045d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000045e3  00000000  00000000  00004604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012d2  00000000  00000000  00008be7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000568  00000000  00000000  00009ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003e0  00000000  00000000  0000a428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000216c7  00000000  00000000  0000a808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006bc4  00000000  00000000  0002becf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7a38  00000000  00000000  00032a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa4cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d14  00000000  00000000  000fa510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000fc224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

200001d0 <__do_global_dtors_aux>:
200001d0:	b510      	push	{r4, lr}
200001d2:	4c05      	ldr	r4, [pc, #20]	@ (200001e8 <__do_global_dtors_aux+0x18>)
200001d4:	7823      	ldrb	r3, [r4, #0]
200001d6:	b933      	cbnz	r3, 200001e6 <__do_global_dtors_aux+0x16>
200001d8:	4b04      	ldr	r3, [pc, #16]	@ (200001ec <__do_global_dtors_aux+0x1c>)
200001da:	b113      	cbz	r3, 200001e2 <__do_global_dtors_aux+0x12>
200001dc:	4804      	ldr	r0, [pc, #16]	@ (200001f0 <__do_global_dtors_aux+0x20>)
200001de:	f3af 8000 	nop.w
200001e2:	2301      	movs	r3, #1
200001e4:	7023      	strb	r3, [r4, #0]
200001e6:	bd10      	pop	{r4, pc}
200001e8:	200035d4 	.word	0x200035d4
200001ec:	00000000 	.word	0x00000000
200001f0:	2000342c 	.word	0x2000342c

200001f4 <frame_dummy>:
200001f4:	b508      	push	{r3, lr}
200001f6:	4b03      	ldr	r3, [pc, #12]	@ (20000204 <frame_dummy+0x10>)
200001f8:	b11b      	cbz	r3, 20000202 <frame_dummy+0xe>
200001fa:	4903      	ldr	r1, [pc, #12]	@ (20000208 <frame_dummy+0x14>)
200001fc:	4803      	ldr	r0, [pc, #12]	@ (2000020c <frame_dummy+0x18>)
200001fe:	f3af 8000 	nop.w
20000202:	bd08      	pop	{r3, pc}
20000204:	00000000 	.word	0x00000000
20000208:	200035d8 	.word	0x200035d8
2000020c:	2000342c 	.word	0x2000342c

20000210 <_coverage_trace>:
    .global _coverage_trace
    .extern g_coverageList, g_sutStartPtr, g_covListPtr, g_isIncreasing //Theses variables are defined in fuzz.c

_coverage_trace:
    //Let's store the register context by pushing everything to the stack.
    PUSH {lr}
20000210:	b500      	push	{lr}
    PUSH {r0}
20000212:	b401      	push	{r0}
    PUSH {r1}
20000214:	b402      	push	{r1}
    PUSH {r2}
20000216:	b404      	push	{r2}
    PUSH {r3}
20000218:	b408      	push	{r3}
    PUSH {r4}
2000021a:	b410      	push	{r4}
    PUSH {r5}
2000021c:	b420      	push	{r5}
    PUSH {r6}
2000021e:	b440      	push	{r6}
    PUSH {r7}
20000220:	b480      	push	{r7}
    SUB sp, sp, #12				//Maintain stack alignment
20000222:	b083      	sub	sp, #12
    //PUSH {r9}
    //PUSH {r10}
    //PUSH {r11}
    //PUSH {r12}

    MOV r0, lr                  //Store Return Address in R0.
20000224:	4670      	mov	r0, lr
    SUB r0, #5                   //Minus 5 from the return address to get to the start of the call .
20000226:	3805      	subs	r0, #5
    NOP
20000228:	46c0      	nop			@ (mov r8, r8)

    MOV r1, #0xBF               //Store NOP instruction in R1. Only can fit 0xBF
2000022a:	21bf      	movs	r1, #191	@ 0xbf
    LSL r1, r1, #8				//Logical Left Shift to 0xBF00
2000022c:	0209      	lsls	r1, r1, #8
    STRH r1, [r0]               //Overwrite coverage call. Stores half a word which is 16-bits
2000022e:	8001      	strh	r1, [r0, #0]
    ADD r0, #2					//Move to next half word
20000230:	3002      	adds	r0, #2
    STRH r1, [r0]				//Write another NOP instruction at next half word
20000232:	8001      	strh	r1, [r0, #0]
    							//NOTE: Calls are word sized while Nops are half-word sized.
    //Okay we have overwritten the coverage call, time to track where we have hit.
    LDR r1, =g_sutStartPtr
20000234:	490a      	ldr	r1, [pc, #40]	@ (20000260 <_coverage_trace+0x50>)
    LDR r2, [r1]
20000236:	680a      	ldr	r2, [r1, #0]
    SUB r0, r0, r2              //RetAddress - SutStartAddress = list value.
20000238:	1a80      	subs	r0, r0, r2

    LDR r2, =g_covListPtr
2000023a:	4a0a      	ldr	r2, [pc, #40]	@ (20000264 <_coverage_trace+0x54>)
    LDR r3, [r2]
2000023c:	6813      	ldr	r3, [r2, #0]
    STR r0, [r3]                //Store the found coverage offset in the list.
2000023e:	6018      	str	r0, [r3, #0]

    ADD r3, #1                  //Add one to the head pointer.
20000240:	3301      	adds	r3, #1
    STR r3, [r2]                //Store the new head pointer value.
20000242:	6013      	str	r3, [r2, #0]

    LDR r4, =g_isIncreasing
20000244:	4c08      	ldr	r4, [pc, #32]	@ (20000268 <_coverage_trace+0x58>)
    LDR r3, [r4]
20000246:	6823      	ldr	r3, [r4, #0]
    ADD r3, r3, #1
20000248:	3301      	adds	r3, #1
    STR r3, [r4]
2000024a:	6023      	str	r3, [r4, #0]
    //POP {r12}
    //POP {r11}
    //POP {r10}
    //POP {r9}
    //POP {r8}
    ADD sp, sp, #12 				//Align the stack
2000024c:	b003      	add	sp, #12
    POP {r7}
2000024e:	bc80      	pop	{r7}
    POP {r6}
20000250:	bc40      	pop	{r6}
    POP {r5}
20000252:	bc20      	pop	{r5}
    POP {r4}
20000254:	bc10      	pop	{r4}
    POP {r3}
20000256:	bc08      	pop	{r3}
    POP {r2}
20000258:	bc04      	pop	{r2}
    POP {r1}
2000025a:	bc02      	pop	{r1}
    POP {r0}
2000025c:	bc01      	pop	{r0}
    //POP {lr}
    //BX lr
    POP {pc}
2000025e:	bd00      	pop	{pc}
    LDR r1, =g_sutStartPtr
20000260:	20003784 	.word	0x20003784
    LDR r2, =g_covListPtr
20000264:	20003780 	.word	0x20003780
    LDR r4, =g_isIncreasing
20000268:	20003788 	.word	0x20003788
2000026c:	00000000 	.word	0x00000000

20000270 <memchr>:
20000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
20000274:	2a10      	cmp	r2, #16
20000276:	db2b      	blt.n	200002d0 <memchr+0x60>
20000278:	f010 0f07 	tst.w	r0, #7
2000027c:	d008      	beq.n	20000290 <memchr+0x20>
2000027e:	f810 3b01 	ldrb.w	r3, [r0], #1
20000282:	3a01      	subs	r2, #1
20000284:	428b      	cmp	r3, r1
20000286:	d02d      	beq.n	200002e4 <memchr+0x74>
20000288:	f010 0f07 	tst.w	r0, #7
2000028c:	b342      	cbz	r2, 200002e0 <memchr+0x70>
2000028e:	d1f6      	bne.n	2000027e <memchr+0xe>
20000290:	b4f0      	push	{r4, r5, r6, r7}
20000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
20000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
2000029a:	f022 0407 	bic.w	r4, r2, #7
2000029e:	f07f 0700 	mvns.w	r7, #0
200002a2:	2300      	movs	r3, #0
200002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
200002a8:	3c08      	subs	r4, #8
200002aa:	ea85 0501 	eor.w	r5, r5, r1
200002ae:	ea86 0601 	eor.w	r6, r6, r1
200002b2:	fa85 f547 	uadd8	r5, r5, r7
200002b6:	faa3 f587 	sel	r5, r3, r7
200002ba:	fa86 f647 	uadd8	r6, r6, r7
200002be:	faa5 f687 	sel	r6, r5, r7
200002c2:	b98e      	cbnz	r6, 200002e8 <memchr+0x78>
200002c4:	d1ee      	bne.n	200002a4 <memchr+0x34>
200002c6:	bcf0      	pop	{r4, r5, r6, r7}
200002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
200002cc:	f002 0207 	and.w	r2, r2, #7
200002d0:	b132      	cbz	r2, 200002e0 <memchr+0x70>
200002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
200002d6:	3a01      	subs	r2, #1
200002d8:	ea83 0301 	eor.w	r3, r3, r1
200002dc:	b113      	cbz	r3, 200002e4 <memchr+0x74>
200002de:	d1f8      	bne.n	200002d2 <memchr+0x62>
200002e0:	2000      	movs	r0, #0
200002e2:	4770      	bx	lr
200002e4:	3801      	subs	r0, #1
200002e6:	4770      	bx	lr
200002e8:	2d00      	cmp	r5, #0
200002ea:	bf06      	itte	eq
200002ec:	4635      	moveq	r5, r6
200002ee:	3803      	subeq	r0, #3
200002f0:	3807      	subne	r0, #7
200002f2:	f015 0f01 	tst.w	r5, #1
200002f6:	d107      	bne.n	20000308 <memchr+0x98>
200002f8:	3001      	adds	r0, #1
200002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
200002fe:	bf02      	ittt	eq
20000300:	3001      	addeq	r0, #1
20000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
20000306:	3001      	addeq	r0, #1
20000308:	bcf0      	pop	{r4, r5, r6, r7}
2000030a:	3801      	subs	r0, #1
2000030c:	4770      	bx	lr
2000030e:	bf00      	nop

20000310 <__aeabi_uldivmod>:
20000310:	b953      	cbnz	r3, 20000328 <__aeabi_uldivmod+0x18>
20000312:	b94a      	cbnz	r2, 20000328 <__aeabi_uldivmod+0x18>
20000314:	2900      	cmp	r1, #0
20000316:	bf08      	it	eq
20000318:	2800      	cmpeq	r0, #0
2000031a:	bf1c      	itt	ne
2000031c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
20000320:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
20000324:	f000 b96a 	b.w	200005fc <__aeabi_idiv0>
20000328:	f1ad 0c08 	sub.w	ip, sp, #8
2000032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
20000330:	f000 f806 	bl	20000340 <__udivmoddi4>
20000334:	f8dd e004 	ldr.w	lr, [sp, #4]
20000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
2000033c:	b004      	add	sp, #16
2000033e:	4770      	bx	lr

20000340 <__udivmoddi4>:
20000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20000344:	9d08      	ldr	r5, [sp, #32]
20000346:	460c      	mov	r4, r1
20000348:	2b00      	cmp	r3, #0
2000034a:	d14e      	bne.n	200003ea <__udivmoddi4+0xaa>
2000034c:	4694      	mov	ip, r2
2000034e:	458c      	cmp	ip, r1
20000350:	4686      	mov	lr, r0
20000352:	fab2 f282 	clz	r2, r2
20000356:	d962      	bls.n	2000041e <__udivmoddi4+0xde>
20000358:	b14a      	cbz	r2, 2000036e <__udivmoddi4+0x2e>
2000035a:	f1c2 0320 	rsb	r3, r2, #32
2000035e:	4091      	lsls	r1, r2
20000360:	fa20 f303 	lsr.w	r3, r0, r3
20000364:	fa0c fc02 	lsl.w	ip, ip, r2
20000368:	4319      	orrs	r1, r3
2000036a:	fa00 fe02 	lsl.w	lr, r0, r2
2000036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
20000372:	fa1f f68c 	uxth.w	r6, ip
20000376:	fbb1 f4f7 	udiv	r4, r1, r7
2000037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
2000037e:	fb07 1114 	mls	r1, r7, r4, r1
20000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000386:	fb04 f106 	mul.w	r1, r4, r6
2000038a:	4299      	cmp	r1, r3
2000038c:	d90a      	bls.n	200003a4 <__udivmoddi4+0x64>
2000038e:	eb1c 0303 	adds.w	r3, ip, r3
20000392:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
20000396:	f080 8112 	bcs.w	200005be <__udivmoddi4+0x27e>
2000039a:	4299      	cmp	r1, r3
2000039c:	f240 810f 	bls.w	200005be <__udivmoddi4+0x27e>
200003a0:	3c02      	subs	r4, #2
200003a2:	4463      	add	r3, ip
200003a4:	1a59      	subs	r1, r3, r1
200003a6:	fa1f f38e 	uxth.w	r3, lr
200003aa:	fbb1 f0f7 	udiv	r0, r1, r7
200003ae:	fb07 1110 	mls	r1, r7, r0, r1
200003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200003b6:	fb00 f606 	mul.w	r6, r0, r6
200003ba:	429e      	cmp	r6, r3
200003bc:	d90a      	bls.n	200003d4 <__udivmoddi4+0x94>
200003be:	eb1c 0303 	adds.w	r3, ip, r3
200003c2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
200003c6:	f080 80fc 	bcs.w	200005c2 <__udivmoddi4+0x282>
200003ca:	429e      	cmp	r6, r3
200003cc:	f240 80f9 	bls.w	200005c2 <__udivmoddi4+0x282>
200003d0:	4463      	add	r3, ip
200003d2:	3802      	subs	r0, #2
200003d4:	1b9b      	subs	r3, r3, r6
200003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
200003da:	2100      	movs	r1, #0
200003dc:	b11d      	cbz	r5, 200003e6 <__udivmoddi4+0xa6>
200003de:	40d3      	lsrs	r3, r2
200003e0:	2200      	movs	r2, #0
200003e2:	e9c5 3200 	strd	r3, r2, [r5]
200003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200003ea:	428b      	cmp	r3, r1
200003ec:	d905      	bls.n	200003fa <__udivmoddi4+0xba>
200003ee:	b10d      	cbz	r5, 200003f4 <__udivmoddi4+0xb4>
200003f0:	e9c5 0100 	strd	r0, r1, [r5]
200003f4:	2100      	movs	r1, #0
200003f6:	4608      	mov	r0, r1
200003f8:	e7f5      	b.n	200003e6 <__udivmoddi4+0xa6>
200003fa:	fab3 f183 	clz	r1, r3
200003fe:	2900      	cmp	r1, #0
20000400:	d146      	bne.n	20000490 <__udivmoddi4+0x150>
20000402:	42a3      	cmp	r3, r4
20000404:	d302      	bcc.n	2000040c <__udivmoddi4+0xcc>
20000406:	4290      	cmp	r0, r2
20000408:	f0c0 80f0 	bcc.w	200005ec <__udivmoddi4+0x2ac>
2000040c:	1a86      	subs	r6, r0, r2
2000040e:	eb64 0303 	sbc.w	r3, r4, r3
20000412:	2001      	movs	r0, #1
20000414:	2d00      	cmp	r5, #0
20000416:	d0e6      	beq.n	200003e6 <__udivmoddi4+0xa6>
20000418:	e9c5 6300 	strd	r6, r3, [r5]
2000041c:	e7e3      	b.n	200003e6 <__udivmoddi4+0xa6>
2000041e:	2a00      	cmp	r2, #0
20000420:	f040 8090 	bne.w	20000544 <__udivmoddi4+0x204>
20000424:	eba1 040c 	sub.w	r4, r1, ip
20000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
2000042c:	fa1f f78c 	uxth.w	r7, ip
20000430:	2101      	movs	r1, #1
20000432:	fbb4 f6f8 	udiv	r6, r4, r8
20000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
2000043a:	fb08 4416 	mls	r4, r8, r6, r4
2000043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
20000442:	fb07 f006 	mul.w	r0, r7, r6
20000446:	4298      	cmp	r0, r3
20000448:	d908      	bls.n	2000045c <__udivmoddi4+0x11c>
2000044a:	eb1c 0303 	adds.w	r3, ip, r3
2000044e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
20000452:	d202      	bcs.n	2000045a <__udivmoddi4+0x11a>
20000454:	4298      	cmp	r0, r3
20000456:	f200 80cd 	bhi.w	200005f4 <__udivmoddi4+0x2b4>
2000045a:	4626      	mov	r6, r4
2000045c:	1a1c      	subs	r4, r3, r0
2000045e:	fa1f f38e 	uxth.w	r3, lr
20000462:	fbb4 f0f8 	udiv	r0, r4, r8
20000466:	fb08 4410 	mls	r4, r8, r0, r4
2000046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
2000046e:	fb00 f707 	mul.w	r7, r0, r7
20000472:	429f      	cmp	r7, r3
20000474:	d908      	bls.n	20000488 <__udivmoddi4+0x148>
20000476:	eb1c 0303 	adds.w	r3, ip, r3
2000047a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
2000047e:	d202      	bcs.n	20000486 <__udivmoddi4+0x146>
20000480:	429f      	cmp	r7, r3
20000482:	f200 80b0 	bhi.w	200005e6 <__udivmoddi4+0x2a6>
20000486:	4620      	mov	r0, r4
20000488:	1bdb      	subs	r3, r3, r7
2000048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
2000048e:	e7a5      	b.n	200003dc <__udivmoddi4+0x9c>
20000490:	f1c1 0620 	rsb	r6, r1, #32
20000494:	408b      	lsls	r3, r1
20000496:	fa22 f706 	lsr.w	r7, r2, r6
2000049a:	431f      	orrs	r7, r3
2000049c:	fa20 fc06 	lsr.w	ip, r0, r6
200004a0:	fa04 f301 	lsl.w	r3, r4, r1
200004a4:	ea43 030c 	orr.w	r3, r3, ip
200004a8:	40f4      	lsrs	r4, r6
200004aa:	fa00 f801 	lsl.w	r8, r0, r1
200004ae:	0c38      	lsrs	r0, r7, #16
200004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
200004b4:	fbb4 fef0 	udiv	lr, r4, r0
200004b8:	fa1f fc87 	uxth.w	ip, r7
200004bc:	fb00 441e 	mls	r4, r0, lr, r4
200004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
200004c4:	fb0e f90c 	mul.w	r9, lr, ip
200004c8:	45a1      	cmp	r9, r4
200004ca:	fa02 f201 	lsl.w	r2, r2, r1
200004ce:	d90a      	bls.n	200004e6 <__udivmoddi4+0x1a6>
200004d0:	193c      	adds	r4, r7, r4
200004d2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
200004d6:	f080 8084 	bcs.w	200005e2 <__udivmoddi4+0x2a2>
200004da:	45a1      	cmp	r9, r4
200004dc:	f240 8081 	bls.w	200005e2 <__udivmoddi4+0x2a2>
200004e0:	f1ae 0e02 	sub.w	lr, lr, #2
200004e4:	443c      	add	r4, r7
200004e6:	eba4 0409 	sub.w	r4, r4, r9
200004ea:	fa1f f983 	uxth.w	r9, r3
200004ee:	fbb4 f3f0 	udiv	r3, r4, r0
200004f2:	fb00 4413 	mls	r4, r0, r3, r4
200004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
200004fa:	fb03 fc0c 	mul.w	ip, r3, ip
200004fe:	45a4      	cmp	ip, r4
20000500:	d907      	bls.n	20000512 <__udivmoddi4+0x1d2>
20000502:	193c      	adds	r4, r7, r4
20000504:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
20000508:	d267      	bcs.n	200005da <__udivmoddi4+0x29a>
2000050a:	45a4      	cmp	ip, r4
2000050c:	d965      	bls.n	200005da <__udivmoddi4+0x29a>
2000050e:	3b02      	subs	r3, #2
20000510:	443c      	add	r4, r7
20000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
20000516:	fba0 9302 	umull	r9, r3, r0, r2
2000051a:	eba4 040c 	sub.w	r4, r4, ip
2000051e:	429c      	cmp	r4, r3
20000520:	46ce      	mov	lr, r9
20000522:	469c      	mov	ip, r3
20000524:	d351      	bcc.n	200005ca <__udivmoddi4+0x28a>
20000526:	d04e      	beq.n	200005c6 <__udivmoddi4+0x286>
20000528:	b155      	cbz	r5, 20000540 <__udivmoddi4+0x200>
2000052a:	ebb8 030e 	subs.w	r3, r8, lr
2000052e:	eb64 040c 	sbc.w	r4, r4, ip
20000532:	fa04 f606 	lsl.w	r6, r4, r6
20000536:	40cb      	lsrs	r3, r1
20000538:	431e      	orrs	r6, r3
2000053a:	40cc      	lsrs	r4, r1
2000053c:	e9c5 6400 	strd	r6, r4, [r5]
20000540:	2100      	movs	r1, #0
20000542:	e750      	b.n	200003e6 <__udivmoddi4+0xa6>
20000544:	f1c2 0320 	rsb	r3, r2, #32
20000548:	fa20 f103 	lsr.w	r1, r0, r3
2000054c:	fa0c fc02 	lsl.w	ip, ip, r2
20000550:	fa24 f303 	lsr.w	r3, r4, r3
20000554:	4094      	lsls	r4, r2
20000556:	430c      	orrs	r4, r1
20000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
2000055c:	fa00 fe02 	lsl.w	lr, r0, r2
20000560:	fa1f f78c 	uxth.w	r7, ip
20000564:	fbb3 f0f8 	udiv	r0, r3, r8
20000568:	fb08 3110 	mls	r1, r8, r0, r3
2000056c:	0c23      	lsrs	r3, r4, #16
2000056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000572:	fb00 f107 	mul.w	r1, r0, r7
20000576:	4299      	cmp	r1, r3
20000578:	d908      	bls.n	2000058c <__udivmoddi4+0x24c>
2000057a:	eb1c 0303 	adds.w	r3, ip, r3
2000057e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
20000582:	d22c      	bcs.n	200005de <__udivmoddi4+0x29e>
20000584:	4299      	cmp	r1, r3
20000586:	d92a      	bls.n	200005de <__udivmoddi4+0x29e>
20000588:	3802      	subs	r0, #2
2000058a:	4463      	add	r3, ip
2000058c:	1a5b      	subs	r3, r3, r1
2000058e:	b2a4      	uxth	r4, r4
20000590:	fbb3 f1f8 	udiv	r1, r3, r8
20000594:	fb08 3311 	mls	r3, r8, r1, r3
20000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
2000059c:	fb01 f307 	mul.w	r3, r1, r7
200005a0:	42a3      	cmp	r3, r4
200005a2:	d908      	bls.n	200005b6 <__udivmoddi4+0x276>
200005a4:	eb1c 0404 	adds.w	r4, ip, r4
200005a8:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
200005ac:	d213      	bcs.n	200005d6 <__udivmoddi4+0x296>
200005ae:	42a3      	cmp	r3, r4
200005b0:	d911      	bls.n	200005d6 <__udivmoddi4+0x296>
200005b2:	3902      	subs	r1, #2
200005b4:	4464      	add	r4, ip
200005b6:	1ae4      	subs	r4, r4, r3
200005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
200005bc:	e739      	b.n	20000432 <__udivmoddi4+0xf2>
200005be:	4604      	mov	r4, r0
200005c0:	e6f0      	b.n	200003a4 <__udivmoddi4+0x64>
200005c2:	4608      	mov	r0, r1
200005c4:	e706      	b.n	200003d4 <__udivmoddi4+0x94>
200005c6:	45c8      	cmp	r8, r9
200005c8:	d2ae      	bcs.n	20000528 <__udivmoddi4+0x1e8>
200005ca:	ebb9 0e02 	subs.w	lr, r9, r2
200005ce:	eb63 0c07 	sbc.w	ip, r3, r7
200005d2:	3801      	subs	r0, #1
200005d4:	e7a8      	b.n	20000528 <__udivmoddi4+0x1e8>
200005d6:	4631      	mov	r1, r6
200005d8:	e7ed      	b.n	200005b6 <__udivmoddi4+0x276>
200005da:	4603      	mov	r3, r0
200005dc:	e799      	b.n	20000512 <__udivmoddi4+0x1d2>
200005de:	4630      	mov	r0, r6
200005e0:	e7d4      	b.n	2000058c <__udivmoddi4+0x24c>
200005e2:	46d6      	mov	lr, sl
200005e4:	e77f      	b.n	200004e6 <__udivmoddi4+0x1a6>
200005e6:	4463      	add	r3, ip
200005e8:	3802      	subs	r0, #2
200005ea:	e74d      	b.n	20000488 <__udivmoddi4+0x148>
200005ec:	4606      	mov	r6, r0
200005ee:	4623      	mov	r3, r4
200005f0:	4608      	mov	r0, r1
200005f2:	e70f      	b.n	20000414 <__udivmoddi4+0xd4>
200005f4:	3e02      	subs	r6, #2
200005f6:	4463      	add	r3, ip
200005f8:	e730      	b.n	2000045c <__udivmoddi4+0x11c>
200005fa:	bf00      	nop

200005fc <__aeabi_idiv0>:
200005fc:	4770      	bx	lr
200005fe:	bf00      	nop

20000600 <branch_test>:
#include <stdio.h>
#include <stdint.h>
#include <string.h>

int16_t branch_test(uint8_t * args, size_t size){
20000600:	b580      	push	{r7, lr}
20000602:	b082      	sub	sp, #8
20000604:	af00      	add	r7, sp, #0
20000606:	6078      	str	r0, [r7, #4]
20000608:	6039      	str	r1, [r7, #0]
_coverage_trace();
2000060a:	f7ff fe01 	bl	20000210 <_coverage_trace>
	if(args[0] == 'D'){
2000060e:	687b      	ldr	r3, [r7, #4]
20000610:	781b      	ldrb	r3, [r3, #0]
20000612:	2b44      	cmp	r3, #68	@ 0x44
20000614:	d130      	bne.n	20000678 <branch_test+0x78>
		_coverage_trace();
20000616:	f7ff fdfb 	bl	20000210 <_coverage_trace>
//		printf("Hit the D case\n");
		if(args[1] == 'E'){
2000061a:	687b      	ldr	r3, [r7, #4]
2000061c:	3301      	adds	r3, #1
2000061e:	781b      	ldrb	r3, [r3, #0]
20000620:	2b45      	cmp	r3, #69	@ 0x45
20000622:	d129      	bne.n	20000678 <branch_test+0x78>
//			_coverage_trace();
//			printf("Hit the E case\n");
			if(args[2]== 'A'){
20000624:	687b      	ldr	r3, [r7, #4]
20000626:	3302      	adds	r3, #2
20000628:	781b      	ldrb	r3, [r3, #0]
2000062a:	2b41      	cmp	r3, #65	@ 0x41
2000062c:	d124      	bne.n	20000678 <branch_test+0x78>
				_coverage_trace();
2000062e:	f7ff fdef 	bl	20000210 <_coverage_trace>
//				printf("Hit the A case \n");
				if(args[3] == 'D'){
20000632:	687b      	ldr	r3, [r7, #4]
20000634:	3303      	adds	r3, #3
20000636:	781b      	ldrb	r3, [r3, #0]
20000638:	2b44      	cmp	r3, #68	@ 0x44
2000063a:	d11d      	bne.n	20000678 <branch_test+0x78>
					_coverage_trace();		
2000063c:	f7ff fde8 	bl	20000210 <_coverage_trace>
//					printf("Hit the D case \n");
						if(args[4] == 'B'){
20000640:	687b      	ldr	r3, [r7, #4]
20000642:	3304      	adds	r3, #4
20000644:	781b      	ldrb	r3, [r3, #0]
20000646:	2b42      	cmp	r3, #66	@ 0x42
20000648:	d116      	bne.n	20000678 <branch_test+0x78>
						_coverage_trace();		
2000064a:	f7ff fde1 	bl	20000210 <_coverage_trace>
//						printf("Hit the D case\n");
						if(args[5] == 'E'){
2000064e:	687b      	ldr	r3, [r7, #4]
20000650:	3305      	adds	r3, #5
20000652:	781b      	ldrb	r3, [r3, #0]
20000654:	2b45      	cmp	r3, #69	@ 0x45
20000656:	d10f      	bne.n	20000678 <branch_test+0x78>
							_coverage_trace();		
20000658:	f7ff fdda 	bl	20000210 <_coverage_trace>
//							printf("Hit the E case\n");
							if(args[6]== 'E'){
2000065c:	687b      	ldr	r3, [r7, #4]
2000065e:	3306      	adds	r3, #6
20000660:	781b      	ldrb	r3, [r3, #0]
20000662:	2b45      	cmp	r3, #69	@ 0x45
20000664:	d108      	bne.n	20000678 <branch_test+0x78>
								_coverage_trace();		
20000666:	f7ff fdd3 	bl	20000210 <_coverage_trace>
//								printf("Hit the E case \n");
								if(args[7] == 'F'){
2000066a:	687b      	ldr	r3, [r7, #4]
2000066c:	3307      	adds	r3, #7
2000066e:	781b      	ldrb	r3, [r3, #0]
20000670:	2b46      	cmp	r3, #70	@ 0x46
20000672:	d101      	bne.n	20000678 <branch_test+0x78>
									_coverage_trace();		
20000674:	f7ff fdcc 	bl	20000210 <_coverage_trace>
					}
				}
			}
		}
	}
	return 0;
20000678:	2300      	movs	r3, #0
}
2000067a:	4618      	mov	r0, r3
2000067c:	3708      	adds	r7, #8
2000067e:	46bd      	mov	sp, r7
20000680:	bd80      	pop	{r7, pc}
	...

20000684 <fuzzer_setup>:
void crash_void(){ //The place where all bad errors go
    while(1);
}


int16_t fuzzer_setup(void * funPtr, mutationContext_t * mutPtr, poolContext_t * poolPtr){
20000684:	b580      	push	{r7, lr}
20000686:	b084      	sub	sp, #16
20000688:	af00      	add	r7, sp, #0
2000068a:	60f8      	str	r0, [r7, #12]
2000068c:	60b9      	str	r1, [r7, #8]
2000068e:	607a      	str	r2, [r7, #4]
 * 			poolPtr: Pointer to poolContext
 * @return 0 on success, -1 on failure
********************************************************/


	mutPtr->stageCycles = 0;
20000690:	68bb      	ldr	r3, [r7, #8]
20000692:	2200      	movs	r2, #0
20000694:	701a      	strb	r2, [r3, #0]
	mutPtr->mutationDegression = 1;
20000696:	68bb      	ldr	r3, [r7, #8]
20000698:	2201      	movs	r2, #1
2000069a:	805a      	strh	r2, [r3, #2]
	mutPtr->currentMutation = BITFLIP1_1;
2000069c:	68bb      	ldr	r3, [r7, #8]
2000069e:	2200      	movs	r2, #0
200006a0:	809a      	strh	r2, [r3, #4]
	mutPtr->testCaseBuffer = calloc(1, sizeof(testCase_t));
200006a2:	f44f 7182 	mov.w	r1, #260	@ 0x104
200006a6:	2001      	movs	r0, #1
200006a8:	f001 fe7a 	bl	200023a0 <calloc>
200006ac:	4603      	mov	r3, r0
200006ae:	461a      	mov	r2, r3
200006b0:	68bb      	ldr	r3, [r7, #8]
200006b2:	609a      	str	r2, [r3, #8]

	if(mutPtr->testCaseBuffer == NULL){
200006b4:	68bb      	ldr	r3, [r7, #8]
200006b6:	689b      	ldr	r3, [r3, #8]
200006b8:	2b00      	cmp	r3, #0
200006ba:	d105      	bne.n	200006c8 <fuzzer_setup+0x44>
		printf("Failed to get memory for input buffer.\n");
200006bc:	4817      	ldr	r0, [pc, #92]	@ (2000071c <fuzzer_setup+0x98>)
200006be:	f002 f8a1 	bl	20002804 <puts>
		return -1;
200006c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
200006c6:	e025      	b.n	20000714 <fuzzer_setup+0x90>
	}


	poolPtr->nSeeds = 0;	/*To be loaded later by the debugger*/
200006c8:	687b      	ldr	r3, [r7, #4]
200006ca:	2200      	movs	r2, #0
200006cc:	f8c3 2f40 	str.w	r2, [r3, #3904]	@ 0xf40
	poolPtr->poolCycles = 0;
200006d0:	687b      	ldr	r3, [r7, #4]
200006d2:	2200      	movs	r2, #0
200006d4:	805a      	strh	r2, [r3, #2]
	poolPtr->seedHead = 0;
200006d6:	687b      	ldr	r3, [r7, #4]
200006d8:	2200      	movs	r2, #0
200006da:	701a      	strb	r2, [r3, #0]
	poolPtr->seedTail = LOCAL_POOL_SIZE - 1;
200006dc:	687b      	ldr	r3, [r7, #4]
200006de:	220e      	movs	r2, #14
200006e0:	705a      	strb	r2, [r3, #1]
	memset(poolPtr->localPool, 0, sizeof(poolPtr->localPool));
200006e2:	687b      	ldr	r3, [r7, #4]
200006e4:	3304      	adds	r3, #4
200006e6:	f640 723c 	movw	r2, #3900	@ 0xf3c
200006ea:	2100      	movs	r1, #0
200006ec:	4618      	mov	r0, r3
200006ee:	f002 f969 	bl	200029c4 <memset>


	memset(g_coverageList,0,sizeof(g_coverageList));
200006f2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
200006f6:	2100      	movs	r1, #0
200006f8:	4809      	ldr	r0, [pc, #36]	@ (20000720 <fuzzer_setup+0x9c>)
200006fa:	f002 f963 	bl	200029c4 <memset>
    g_coverageList[0] = UINT_MAX;
200006fe:	4b08      	ldr	r3, [pc, #32]	@ (20000720 <fuzzer_setup+0x9c>)
20000700:	f64f 72ff 	movw	r2, #65535	@ 0xffff
20000704:	801a      	strh	r2, [r3, #0]

    g_covListPtr = g_coverageList; //Used in ASM function to point to the coverage list
20000706:	4b07      	ldr	r3, [pc, #28]	@ (20000724 <fuzzer_setup+0xa0>)
20000708:	4a05      	ldr	r2, [pc, #20]	@ (20000720 <fuzzer_setup+0x9c>)
2000070a:	601a      	str	r2, [r3, #0]
    g_sutStartPtr = (uint32_t *)funPtr;
2000070c:	4a06      	ldr	r2, [pc, #24]	@ (20000728 <fuzzer_setup+0xa4>)
2000070e:	68fb      	ldr	r3, [r7, #12]
20000710:	6013      	str	r3, [r2, #0]

//    sut_start_address = ((uint32_t *)function_pointer); /*Finds the offset in memory of the start of our sut */


   return 0;
20000712:	2300      	movs	r3, #0

}
20000714:	4618      	mov	r0, r3
20000716:	3710      	adds	r7, #16
20000718:	46bd      	mov	sp, r7
2000071a:	bd80      	pop	{r7, pc}
2000071c:	20003444 	.word	0x20003444
20000720:	200035f0 	.word	0x200035f0
20000724:	20003780 	.word	0x20003780
20000728:	20003784 	.word	0x20003784

2000072c <mutator>:



int16_t  mutator(mutationContext_t * mutPtr, poolContext_t * poolPtr){
2000072c:	b580      	push	{r7, lr}
2000072e:	b08c      	sub	sp, #48	@ 0x30
20000730:	af00      	add	r7, sp, #0
20000732:	6078      	str	r0, [r7, #4]
20000734:	6039      	str	r1, [r7, #0]
 * @return void
 ********************************************************/
#define bitflip(value, b) (value ^ (1 << (b)))

	size_t i,j;
	uint8_t b = 0;
20000736:	2300      	movs	r3, #0
20000738:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    size_t rndByte = 0;
2000073c:	2300      	movs	r3, #0
2000073e:	623b      	str	r3, [r7, #32]
    uint8_t rndBit = 0;
20000740:	2300      	movs	r3, #0
20000742:	75fb      	strb	r3, [r7, #23]
    uint8_t rndValue = 0;
20000744:	2300      	movs	r3, #0
20000746:	75bb      	strb	r3, [r7, #22]

    uint8_t mutationPick = 0;
20000748:	2300      	movs	r3, #0
2000074a:	757b      	strb	r3, [r7, #21]

    //TEST
    mutPtr->testCaseBuffer->size = 15;
2000074c:	687b      	ldr	r3, [r7, #4]
2000074e:	689b      	ldr	r3, [r3, #8]
20000750:	220f      	movs	r2, #15
20000752:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    size_t inputSize = mutPtr->testCaseBuffer->size; //For readablity
20000756:	687b      	ldr	r3, [r7, #4]
20000758:	689b      	ldr	r3, [r3, #8]
2000075a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000075e:	613b      	str	r3, [r7, #16]
    volatile uint8_t * testCase = mutPtr->testCaseBuffer->testCase;
20000760:	687b      	ldr	r3, [r7, #4]
20000762:	689b      	ldr	r3, [r3, #8]
20000764:	60fb      	str	r3, [r7, #12]



    if(mutPtr == NULL){
20000766:	687b      	ldr	r3, [r7, #4]
20000768:	2b00      	cmp	r3, #0
2000076a:	d103      	bne.n	20000774 <mutator+0x48>
		return -1;
2000076c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
20000770:	f000 bc86 	b.w	20001080 <mutator+0x954>
    }

    if(inputSize < MIN_TESTCASE_LEN || inputSize > MAX_TESTCASE_LEN){
20000774:	693b      	ldr	r3, [r7, #16]
20000776:	2b03      	cmp	r3, #3
20000778:	d903      	bls.n	20000782 <mutator+0x56>
2000077a:	693b      	ldr	r3, [r7, #16]
2000077c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20000780:	d903      	bls.n	2000078a <mutator+0x5e>
        return -2;
20000782:	f06f 0301 	mvn.w	r3, #1
20000786:	f000 bc7b 	b.w	20001080 <mutator+0x954>
    }

    /*Mutation type calced here to increase readability. Readable out of struct easier from host*/
    if(mutPtr->stageCycles >= 135 || mutPtr->mutationDegression > 1){
2000078a:	687b      	ldr	r3, [r7, #4]
2000078c:	781b      	ldrb	r3, [r3, #0]
2000078e:	2b86      	cmp	r3, #134	@ 0x86
20000790:	d803      	bhi.n	2000079a <mutator+0x6e>
20000792:	687b      	ldr	r3, [r7, #4]
20000794:	885b      	ldrh	r3, [r3, #2]
20000796:	2b01      	cmp	r3, #1
20000798:	d903      	bls.n	200007a2 <mutator+0x76>
    	mutPtr->currentMutation = RANDOM;
2000079a:	687b      	ldr	r3, [r7, #4]
2000079c:	2208      	movs	r2, #8
2000079e:	809a      	strh	r2, [r3, #4]
200007a0:	e05b      	b.n	2000085a <mutator+0x12e>
    }
    else if(mutPtr->stageCycles < 2){
200007a2:	687b      	ldr	r3, [r7, #4]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	2b01      	cmp	r3, #1
200007a8:	d803      	bhi.n	200007b2 <mutator+0x86>
    	mutPtr->currentMutation = BITFLIP1_1;
200007aa:	687b      	ldr	r3, [r7, #4]
200007ac:	2200      	movs	r2, #0
200007ae:	809a      	strh	r2, [r3, #4]
200007b0:	e053      	b.n	2000085a <mutator+0x12e>
    }
    else if(mutPtr->stageCycles < 4){
200007b2:	687b      	ldr	r3, [r7, #4]
200007b4:	781b      	ldrb	r3, [r3, #0]
200007b6:	2b03      	cmp	r3, #3
200007b8:	d803      	bhi.n	200007c2 <mutator+0x96>
		mutPtr->currentMutation = BITFLIP2_1;
200007ba:	687b      	ldr	r3, [r7, #4]
200007bc:	2201      	movs	r2, #1
200007be:	809a      	strh	r2, [r3, #4]
200007c0:	e04b      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 6){
200007c2:	687b      	ldr	r3, [r7, #4]
200007c4:	781b      	ldrb	r3, [r3, #0]
200007c6:	2b05      	cmp	r3, #5
200007c8:	d803      	bhi.n	200007d2 <mutator+0xa6>
		mutPtr->currentMutation = BITFLIP4_1;
200007ca:	687b      	ldr	r3, [r7, #4]
200007cc:	2202      	movs	r2, #2
200007ce:	809a      	strh	r2, [r3, #4]
200007d0:	e043      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 8){
200007d2:	687b      	ldr	r3, [r7, #4]
200007d4:	781b      	ldrb	r3, [r3, #0]
200007d6:	2b07      	cmp	r3, #7
200007d8:	d803      	bhi.n	200007e2 <mutator+0xb6>
		mutPtr->currentMutation = BYTEFLIP1_1;
200007da:	687b      	ldr	r3, [r7, #4]
200007dc:	2203      	movs	r2, #3
200007de:	809a      	strh	r2, [r3, #4]
200007e0:	e03b      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 10){
200007e2:	687b      	ldr	r3, [r7, #4]
200007e4:	781b      	ldrb	r3, [r3, #0]
200007e6:	2b09      	cmp	r3, #9
200007e8:	d803      	bhi.n	200007f2 <mutator+0xc6>
		mutPtr->currentMutation = BYTEFLIP2_1;
200007ea:	687b      	ldr	r3, [r7, #4]
200007ec:	2204      	movs	r2, #4
200007ee:	809a      	strh	r2, [r3, #4]
200007f0:	e033      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 12){
200007f2:	687b      	ldr	r3, [r7, #4]
200007f4:	781b      	ldrb	r3, [r3, #0]
200007f6:	2b0b      	cmp	r3, #11
200007f8:	d803      	bhi.n	20000802 <mutator+0xd6>
		mutPtr->currentMutation = BYTEFLIP4_1;
200007fa:	687b      	ldr	r3, [r7, #4]
200007fc:	2205      	movs	r2, #5
200007fe:	809a      	strh	r2, [r3, #4]
20000800:	e02b      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 48){
20000802:	687b      	ldr	r3, [r7, #4]
20000804:	781b      	ldrb	r3, [r3, #0]
20000806:	2b2f      	cmp	r3, #47	@ 0x2f
20000808:	d803      	bhi.n	20000812 <mutator+0xe6>
		mutPtr->currentMutation = ADDINTVALUE;
2000080a:	687b      	ldr	r3, [r7, #4]
2000080c:	2206      	movs	r2, #6
2000080e:	809a      	strh	r2, [r3, #4]
20000810:	e023      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 82){
20000812:	687b      	ldr	r3, [r7, #4]
20000814:	781b      	ldrb	r3, [r3, #0]
20000816:	2b51      	cmp	r3, #81	@ 0x51
20000818:	d803      	bhi.n	20000822 <mutator+0xf6>
		mutPtr->currentMutation = SUBINTVALUE;
2000081a:	687b      	ldr	r3, [r7, #4]
2000081c:	2207      	movs	r2, #7
2000081e:	809a      	strh	r2, [r3, #4]
20000820:	e01b      	b.n	2000085a <mutator+0x12e>
	}
    else if(mutPtr->stageCycles < 100 && poolPtr->nSeeds > 1){
20000822:	687b      	ldr	r3, [r7, #4]
20000824:	781b      	ldrb	r3, [r3, #0]
20000826:	2b63      	cmp	r3, #99	@ 0x63
20000828:	d808      	bhi.n	2000083c <mutator+0x110>
2000082a:	683b      	ldr	r3, [r7, #0]
2000082c:	f8d3 3f40 	ldr.w	r3, [r3, #3904]	@ 0xf40
20000830:	2b01      	cmp	r3, #1
20000832:	d903      	bls.n	2000083c <mutator+0x110>
    	//TODO: Add checks for input size here.
    	mutPtr->currentMutation = SPLICE;
20000834:	687b      	ldr	r3, [r7, #4]
20000836:	2209      	movs	r2, #9
20000838:	809a      	strh	r2, [r3, #4]
2000083a:	e00e      	b.n	2000085a <mutator+0x12e>
    }
    else if(mutPtr->stageCycles < 105){
2000083c:	687b      	ldr	r3, [r7, #4]
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	2b68      	cmp	r3, #104	@ 0x68
20000842:	d803      	bhi.n	2000084c <mutator+0x120>
    	mutPtr->currentMutation = SHRINK;
20000844:	687b      	ldr	r3, [r7, #4]
20000846:	220a      	movs	r2, #10
20000848:	809a      	strh	r2, [r3, #4]
2000084a:	e006      	b.n	2000085a <mutator+0x12e>
    }
    else if(mutPtr->stageCycles < 110){
2000084c:	687b      	ldr	r3, [r7, #4]
2000084e:	781b      	ldrb	r3, [r3, #0]
20000850:	2b6d      	cmp	r3, #109	@ 0x6d
20000852:	d802      	bhi.n	2000085a <mutator+0x12e>
		mutPtr->currentMutation = PAD;
20000854:	687b      	ldr	r3, [r7, #4]
20000856:	220b      	movs	r2, #11
20000858:	809a      	strh	r2, [r3, #4]
    }


/*-------------------------Mutator Body--------------------------------*/

    if(mutPtr->currentMutation == BITFLIP1_1){
2000085a:	687b      	ldr	r3, [r7, #4]
2000085c:	889b      	ldrh	r3, [r3, #4]
2000085e:	2b00      	cmp	r3, #0
20000860:	d128      	bne.n	200008b4 <mutator+0x188>
        for(i = 0; i < inputSize; i++){
20000862:	2300      	movs	r3, #0
20000864:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000866:	e020      	b.n	200008aa <mutator+0x17e>
            for(j = mutPtr->stageCycles % 2; j < 8; j += 2){
20000868:	687b      	ldr	r3, [r7, #4]
2000086a:	781b      	ldrb	r3, [r3, #0]
2000086c:	f003 0301 	and.w	r3, r3, #1
20000870:	62bb      	str	r3, [r7, #40]	@ 0x28
20000872:	e014      	b.n	2000089e <mutator+0x172>
				testCase[i] = bitflip(testCase[i], j);
20000874:	68fa      	ldr	r2, [r7, #12]
20000876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000878:	4413      	add	r3, r2
2000087a:	781b      	ldrb	r3, [r3, #0]
2000087c:	b2db      	uxtb	r3, r3
2000087e:	b25a      	sxtb	r2, r3
20000880:	2101      	movs	r1, #1
20000882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20000884:	fa01 f303 	lsl.w	r3, r1, r3
20000888:	b25b      	sxtb	r3, r3
2000088a:	4053      	eors	r3, r2
2000088c:	b259      	sxtb	r1, r3
2000088e:	68fa      	ldr	r2, [r7, #12]
20000890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000892:	4413      	add	r3, r2
20000894:	b2ca      	uxtb	r2, r1
20000896:	701a      	strb	r2, [r3, #0]
            for(j = mutPtr->stageCycles % 2; j < 8; j += 2){
20000898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000089a:	3302      	adds	r3, #2
2000089c:	62bb      	str	r3, [r7, #40]	@ 0x28
2000089e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200008a0:	2b07      	cmp	r3, #7
200008a2:	d9e7      	bls.n	20000874 <mutator+0x148>
        for(i = 0; i < inputSize; i++){
200008a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200008a6:	3301      	adds	r3, #1
200008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
200008aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200008ac:	693b      	ldr	r3, [r7, #16]
200008ae:	429a      	cmp	r2, r3
200008b0:	d3da      	bcc.n	20000868 <mutator+0x13c>
200008b2:	e3de      	b.n	20001072 <mutator+0x946>
			}
        }
    }

    else if(mutPtr->currentMutation == BITFLIP2_1){
200008b4:	687b      	ldr	r3, [r7, #4]
200008b6:	889b      	ldrh	r3, [r3, #4]
200008b8:	2b01      	cmp	r3, #1
200008ba:	d135      	bne.n	20000928 <mutator+0x1fc>
        for(i = 0; i < inputSize; i++){
200008bc:	2300      	movs	r3, #0
200008be:	62fb      	str	r3, [r7, #44]	@ 0x2c
200008c0:	e02d      	b.n	2000091e <mutator+0x1f2>

        	for(j = 0; j < 8; j++){
200008c2:	2300      	movs	r3, #0
200008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
200008c6:	e024      	b.n	20000912 <mutator+0x1e6>
				if(b % 2 == 0){
200008c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200008cc:	f003 0301 	and.w	r3, r3, #1
200008d0:	b2db      	uxtb	r3, r3
200008d2:	2b00      	cmp	r3, #0
200008d4:	d117      	bne.n	20000906 <mutator+0x1da>
					testCase[i] = bitflip(testCase[i], j);
200008d6:	68fa      	ldr	r2, [r7, #12]
200008d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200008da:	4413      	add	r3, r2
200008dc:	781b      	ldrb	r3, [r3, #0]
200008de:	b2db      	uxtb	r3, r3
200008e0:	b25a      	sxtb	r2, r3
200008e2:	2101      	movs	r1, #1
200008e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200008e6:	fa01 f303 	lsl.w	r3, r1, r3
200008ea:	b25b      	sxtb	r3, r3
200008ec:	4053      	eors	r3, r2
200008ee:	b259      	sxtb	r1, r3
200008f0:	68fa      	ldr	r2, [r7, #12]
200008f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200008f4:	4413      	add	r3, r2
200008f6:	b2ca      	uxtb	r2, r1
200008f8:	701a      	strb	r2, [r3, #0]
					b++;
200008fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200008fe:	3301      	adds	r3, #1
20000900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
20000904:	e002      	b.n	2000090c <mutator+0x1e0>
				}
				else{
					b = 0;
20000906:	2300      	movs	r3, #0
20000908:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        	for(j = 0; j < 8; j++){
2000090c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000090e:	3301      	adds	r3, #1
20000910:	62bb      	str	r3, [r7, #40]	@ 0x28
20000912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20000914:	2b07      	cmp	r3, #7
20000916:	d9d7      	bls.n	200008c8 <mutator+0x19c>
        for(i = 0; i < inputSize; i++){
20000918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000091a:	3301      	adds	r3, #1
2000091c:	62fb      	str	r3, [r7, #44]	@ 0x2c
2000091e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000920:	693b      	ldr	r3, [r7, #16]
20000922:	429a      	cmp	r2, r3
20000924:	d3cd      	bcc.n	200008c2 <mutator+0x196>
20000926:	e3a4      	b.n	20001072 <mutator+0x946>
				}
			}
        }
    }

    else if(mutPtr->currentMutation == BITFLIP4_1){
20000928:	687b      	ldr	r3, [r7, #4]
2000092a:	889b      	ldrh	r3, [r3, #4]
2000092c:	2b02      	cmp	r3, #2
2000092e:	d135      	bne.n	2000099c <mutator+0x270>
        for(i = 0; i < inputSize; i++){
20000930:	2300      	movs	r3, #0
20000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000934:	e02d      	b.n	20000992 <mutator+0x266>
            for(j = 0; j < 8; j++){
20000936:	2300      	movs	r3, #0
20000938:	62bb      	str	r3, [r7, #40]	@ 0x28
2000093a:	e024      	b.n	20000986 <mutator+0x25a>

            	if(b % 4 == 0){
2000093c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20000940:	f003 0303 	and.w	r3, r3, #3
20000944:	b2db      	uxtb	r3, r3
20000946:	2b00      	cmp	r3, #0
20000948:	d117      	bne.n	2000097a <mutator+0x24e>
            		testCase[i] = bitflip(testCase[i], j);
2000094a:	68fa      	ldr	r2, [r7, #12]
2000094c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000094e:	4413      	add	r3, r2
20000950:	781b      	ldrb	r3, [r3, #0]
20000952:	b2db      	uxtb	r3, r3
20000954:	b25a      	sxtb	r2, r3
20000956:	2101      	movs	r1, #1
20000958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000095a:	fa01 f303 	lsl.w	r3, r1, r3
2000095e:	b25b      	sxtb	r3, r3
20000960:	4053      	eors	r3, r2
20000962:	b259      	sxtb	r1, r3
20000964:	68fa      	ldr	r2, [r7, #12]
20000966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000968:	4413      	add	r3, r2
2000096a:	b2ca      	uxtb	r2, r1
2000096c:	701a      	strb	r2, [r3, #0]
            		b++;
2000096e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20000972:	3301      	adds	r3, #1
20000974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
20000978:	e002      	b.n	20000980 <mutator+0x254>
            	}
            	else{
            		b = 0;
2000097a:	2300      	movs	r3, #0
2000097c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            for(j = 0; j < 8; j++){
20000980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20000982:	3301      	adds	r3, #1
20000984:	62bb      	str	r3, [r7, #40]	@ 0x28
20000986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20000988:	2b07      	cmp	r3, #7
2000098a:	d9d7      	bls.n	2000093c <mutator+0x210>
        for(i = 0; i < inputSize; i++){
2000098c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000098e:	3301      	adds	r3, #1
20000990:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000992:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000994:	693b      	ldr	r3, [r7, #16]
20000996:	429a      	cmp	r2, r3
20000998:	d3cd      	bcc.n	20000936 <mutator+0x20a>
2000099a:	e36a      	b.n	20001072 <mutator+0x946>
            	}
            }
        }
    }

    else if(mutPtr->currentMutation == BYTEFLIP1_1){
2000099c:	687b      	ldr	r3, [r7, #4]
2000099e:	889b      	ldrh	r3, [r3, #4]
200009a0:	2b03      	cmp	r3, #3
200009a2:	d118      	bne.n	200009d6 <mutator+0x2aa>
        for(i = mutPtr->stageCycles % 2; i < inputSize; i+=2){
200009a4:	687b      	ldr	r3, [r7, #4]
200009a6:	781b      	ldrb	r3, [r3, #0]
200009a8:	f003 0301 	and.w	r3, r3, #1
200009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
200009ae:	e00d      	b.n	200009cc <mutator+0x2a0>
            testCase[i] = testCase[i] ^ 0xFF;
200009b0:	68fa      	ldr	r2, [r7, #12]
200009b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200009b4:	4413      	add	r3, r2
200009b6:	781b      	ldrb	r3, [r3, #0]
200009b8:	b2da      	uxtb	r2, r3
200009ba:	68f9      	ldr	r1, [r7, #12]
200009bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200009be:	440b      	add	r3, r1
200009c0:	43d2      	mvns	r2, r2
200009c2:	b2d2      	uxtb	r2, r2
200009c4:	701a      	strb	r2, [r3, #0]
        for(i = mutPtr->stageCycles % 2; i < inputSize; i+=2){
200009c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200009c8:	3302      	adds	r3, #2
200009ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
200009cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200009ce:	693b      	ldr	r3, [r7, #16]
200009d0:	429a      	cmp	r2, r3
200009d2:	d3ed      	bcc.n	200009b0 <mutator+0x284>
200009d4:	e34d      	b.n	20001072 <mutator+0x946>
        }
    }

    else if(mutPtr->currentMutation == BYTEFLIP2_1){
200009d6:	687b      	ldr	r3, [r7, #4]
200009d8:	889b      	ldrh	r3, [r3, #4]
200009da:	2b04      	cmp	r3, #4
200009dc:	d128      	bne.n	20000a30 <mutator+0x304>
        for(i = mutPtr->stageCycles % 2; i < inputSize; i++){
200009de:	687b      	ldr	r3, [r7, #4]
200009e0:	781b      	ldrb	r3, [r3, #0]
200009e2:	f003 0301 	and.w	r3, r3, #1
200009e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
200009e8:	e01d      	b.n	20000a26 <mutator+0x2fa>

        	if(!(b % 2 == 0)){
200009ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200009ee:	f003 0301 	and.w	r3, r3, #1
200009f2:	b2db      	uxtb	r3, r3
200009f4:	2b00      	cmp	r3, #0
200009f6:	d010      	beq.n	20000a1a <mutator+0x2ee>
        		testCase[i] = testCase[i] ^ 0xFF;
200009f8:	68fa      	ldr	r2, [r7, #12]
200009fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200009fc:	4413      	add	r3, r2
200009fe:	781b      	ldrb	r3, [r3, #0]
20000a00:	b2da      	uxtb	r2, r3
20000a02:	68f9      	ldr	r1, [r7, #12]
20000a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a06:	440b      	add	r3, r1
20000a08:	43d2      	mvns	r2, r2
20000a0a:	b2d2      	uxtb	r2, r2
20000a0c:	701a      	strb	r2, [r3, #0]
        		b++;
20000a0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20000a12:	3301      	adds	r3, #1
20000a14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
20000a18:	e002      	b.n	20000a20 <mutator+0x2f4>
        	}
        	else{
        		b = 0;
20000a1a:	2300      	movs	r3, #0
20000a1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        for(i = mutPtr->stageCycles % 2; i < inputSize; i++){
20000a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a22:	3301      	adds	r3, #1
20000a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000a28:	693b      	ldr	r3, [r7, #16]
20000a2a:	429a      	cmp	r2, r3
20000a2c:	d3dd      	bcc.n	200009ea <mutator+0x2be>
20000a2e:	e320      	b.n	20001072 <mutator+0x946>
        	}
        }
    }

    else if(mutPtr->currentMutation == BYTEFLIP4_1){
20000a30:	687b      	ldr	r3, [r7, #4]
20000a32:	889b      	ldrh	r3, [r3, #4]
20000a34:	2b05      	cmp	r3, #5
20000a36:	d11d      	bne.n	20000a74 <mutator+0x348>

        for(i = mutPtr->stageCycles % 2; i < inputSize; i++){
20000a38:	687b      	ldr	r3, [r7, #4]
20000a3a:	781b      	ldrb	r3, [r3, #0]
20000a3c:	f003 0301 	and.w	r3, r3, #1
20000a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000a42:	e012      	b.n	20000a6a <mutator+0x33e>
        	if(!(i % 4 == 0)){
20000a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a46:	f003 0303 	and.w	r3, r3, #3
20000a4a:	2b00      	cmp	r3, #0
20000a4c:	d00a      	beq.n	20000a64 <mutator+0x338>
				testCase[i] = testCase[i] ^ 0xFF;
20000a4e:	68fa      	ldr	r2, [r7, #12]
20000a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a52:	4413      	add	r3, r2
20000a54:	781b      	ldrb	r3, [r3, #0]
20000a56:	b2da      	uxtb	r2, r3
20000a58:	68f9      	ldr	r1, [r7, #12]
20000a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a5c:	440b      	add	r3, r1
20000a5e:	43d2      	mvns	r2, r2
20000a60:	b2d2      	uxtb	r2, r2
20000a62:	701a      	strb	r2, [r3, #0]
        for(i = mutPtr->stageCycles % 2; i < inputSize; i++){
20000a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a66:	3301      	adds	r3, #1
20000a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000a6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000a6c:	693b      	ldr	r3, [r7, #16]
20000a6e:	429a      	cmp	r2, r3
20000a70:	d3e8      	bcc.n	20000a44 <mutator+0x318>
20000a72:	e2fe      	b.n	20001072 <mutator+0x946>
			}
        }
    }
    else if(mutPtr->currentMutation == ADDINTVALUE){
20000a74:	687b      	ldr	r3, [r7, #4]
20000a76:	889b      	ldrh	r3, [r3, #4]
20000a78:	2b06      	cmp	r3, #6
20000a7a:	d125      	bne.n	20000ac8 <mutator+0x39c>
        for(i = 0; i < inputSize; i+=2){
20000a7c:	2300      	movs	r3, #0
20000a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000a80:	e01d      	b.n	20000abe <mutator+0x392>
        	testCase[i] = testCase[i] + (mutPtr->stageCycles % 35);
20000a82:	68fa      	ldr	r2, [r7, #12]
20000a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000a86:	4413      	add	r3, r2
20000a88:	781b      	ldrb	r3, [r3, #0]
20000a8a:	b2d8      	uxtb	r0, r3
20000a8c:	687b      	ldr	r3, [r7, #4]
20000a8e:	7819      	ldrb	r1, [r3, #0]
20000a90:	4b95      	ldr	r3, [pc, #596]	@ (20000ce8 <mutator+0x5bc>)
20000a92:	fba3 2301 	umull	r2, r3, r3, r1
20000a96:	1aca      	subs	r2, r1, r3
20000a98:	0852      	lsrs	r2, r2, #1
20000a9a:	4413      	add	r3, r2
20000a9c:	095a      	lsrs	r2, r3, #5
20000a9e:	4613      	mov	r3, r2
20000aa0:	009b      	lsls	r3, r3, #2
20000aa2:	4413      	add	r3, r2
20000aa4:	00da      	lsls	r2, r3, #3
20000aa6:	1ad2      	subs	r2, r2, r3
20000aa8:	1a8b      	subs	r3, r1, r2
20000aaa:	b2da      	uxtb	r2, r3
20000aac:	68f9      	ldr	r1, [r7, #12]
20000aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000ab0:	440b      	add	r3, r1
20000ab2:	4402      	add	r2, r0
20000ab4:	b2d2      	uxtb	r2, r2
20000ab6:	701a      	strb	r2, [r3, #0]
        for(i = 0; i < inputSize; i+=2){
20000ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000aba:	3302      	adds	r3, #2
20000abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000abe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000ac0:	693b      	ldr	r3, [r7, #16]
20000ac2:	429a      	cmp	r2, r3
20000ac4:	d3dd      	bcc.n	20000a82 <mutator+0x356>
20000ac6:	e2d4      	b.n	20001072 <mutator+0x946>

        }
    }
    else if(mutPtr->currentMutation == SUBINTVALUE){
20000ac8:	687b      	ldr	r3, [r7, #4]
20000aca:	889b      	ldrh	r3, [r3, #4]
20000acc:	2b07      	cmp	r3, #7
20000ace:	d125      	bne.n	20000b1c <mutator+0x3f0>
        for(i = 0; i < inputSize; i+=2){
20000ad0:	2300      	movs	r3, #0
20000ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000ad4:	e01d      	b.n	20000b12 <mutator+0x3e6>
                testCase[i] = testCase[i] - (mutPtr->stageCycles % 35);
20000ad6:	68fa      	ldr	r2, [r7, #12]
20000ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000ada:	4413      	add	r3, r2
20000adc:	781b      	ldrb	r3, [r3, #0]
20000ade:	b2d8      	uxtb	r0, r3
20000ae0:	687b      	ldr	r3, [r7, #4]
20000ae2:	7819      	ldrb	r1, [r3, #0]
20000ae4:	4b80      	ldr	r3, [pc, #512]	@ (20000ce8 <mutator+0x5bc>)
20000ae6:	fba3 2301 	umull	r2, r3, r3, r1
20000aea:	1aca      	subs	r2, r1, r3
20000aec:	0852      	lsrs	r2, r2, #1
20000aee:	4413      	add	r3, r2
20000af0:	095a      	lsrs	r2, r3, #5
20000af2:	4613      	mov	r3, r2
20000af4:	009b      	lsls	r3, r3, #2
20000af6:	4413      	add	r3, r2
20000af8:	00da      	lsls	r2, r3, #3
20000afa:	1ad2      	subs	r2, r2, r3
20000afc:	1a8b      	subs	r3, r1, r2
20000afe:	b2da      	uxtb	r2, r3
20000b00:	68f9      	ldr	r1, [r7, #12]
20000b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000b04:	440b      	add	r3, r1
20000b06:	1a82      	subs	r2, r0, r2
20000b08:	b2d2      	uxtb	r2, r2
20000b0a:	701a      	strb	r2, [r3, #0]
        for(i = 0; i < inputSize; i+=2){
20000b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000b0e:	3302      	adds	r3, #2
20000b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000b14:	693b      	ldr	r3, [r7, #16]
20000b16:	429a      	cmp	r2, r3
20000b18:	d3dd      	bcc.n	20000ad6 <mutator+0x3aa>
20000b1a:	e2aa      	b.n	20001072 <mutator+0x946>

        }
    }
    else if(mutPtr->currentMutation == SPLICE){
20000b1c:	687b      	ldr	r3, [r7, #4]
20000b1e:	889b      	ldrh	r3, [r3, #4]
20000b20:	2b09      	cmp	r3, #9
20000b22:	d158      	bne.n	20000bd6 <mutator+0x4aa>
    	size_t rndSeed = rand() % poolPtr->nSeeds; //Choose a random seed to SPLICE with current testcase
20000b24:	f001 fd18 	bl	20002558 <rand>
20000b28:	4603      	mov	r3, r0
20000b2a:	461a      	mov	r2, r3
20000b2c:	683b      	ldr	r3, [r7, #0]
20000b2e:	f8d3 3f40 	ldr.w	r3, [r3, #3904]	@ 0xf40
20000b32:	fbb2 f1f3 	udiv	r1, r2, r3
20000b36:	fb01 f303 	mul.w	r3, r1, r3
20000b3a:	1ad3      	subs	r3, r2, r3
20000b3c:	60bb      	str	r3, [r7, #8]
    	size_t posCur = mutPtr->testCaseBuffer->size/2;
20000b3e:	687b      	ldr	r3, [r7, #4]
20000b40:	689b      	ldr	r3, [r3, #8]
20000b42:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20000b46:	085b      	lsrs	r3, r3, #1
20000b48:	61fb      	str	r3, [r7, #28]
    	size_t posNext = poolPtr->localPool[rndSeed].size/2;
20000b4a:	6839      	ldr	r1, [r7, #0]
20000b4c:	68ba      	ldr	r2, [r7, #8]
20000b4e:	4613      	mov	r3, r2
20000b50:	019b      	lsls	r3, r3, #6
20000b52:	4413      	add	r3, r2
20000b54:	009b      	lsls	r3, r3, #2
20000b56:	440b      	add	r3, r1
20000b58:	f503 7382 	add.w	r3, r3, #260	@ 0x104
20000b5c:	681b      	ldr	r3, [r3, #0]
20000b5e:	085b      	lsrs	r3, r3, #1
20000b60:	61bb      	str	r3, [r7, #24]

    	//This will eventaully cause a problem
    	if(posCur == 0){
20000b62:	69fb      	ldr	r3, [r7, #28]
20000b64:	2b00      	cmp	r3, #0
20000b66:	d102      	bne.n	20000b6e <mutator+0x442>
    		posCur++;
20000b68:	69fb      	ldr	r3, [r7, #28]
20000b6a:	3301      	adds	r3, #1
20000b6c:	61fb      	str	r3, [r7, #28]
    	}
    	if(posNext == 0){
20000b6e:	69bb      	ldr	r3, [r7, #24]
20000b70:	2b00      	cmp	r3, #0
20000b72:	d128      	bne.n	20000bc6 <mutator+0x49a>
    		posNext++;
20000b74:	69bb      	ldr	r3, [r7, #24]
20000b76:	3301      	adds	r3, #1
20000b78:	61bb      	str	r3, [r7, #24]
    	}
    	for(posCur; posCur < mutPtr->testCaseBuffer->size; posCur++){
20000b7a:	e024      	b.n	20000bc6 <mutator+0x49a>
    		testCase[posCur] = poolPtr->localPool[rndSeed].testCase[posNext];
20000b7c:	68fa      	ldr	r2, [r7, #12]
20000b7e:	69fb      	ldr	r3, [r7, #28]
20000b80:	18d1      	adds	r1, r2, r3
20000b82:	6838      	ldr	r0, [r7, #0]
20000b84:	68ba      	ldr	r2, [r7, #8]
20000b86:	4613      	mov	r3, r2
20000b88:	019b      	lsls	r3, r3, #6
20000b8a:	4413      	add	r3, r2
20000b8c:	009b      	lsls	r3, r3, #2
20000b8e:	18c2      	adds	r2, r0, r3
20000b90:	69bb      	ldr	r3, [r7, #24]
20000b92:	4413      	add	r3, r2
20000b94:	3304      	adds	r3, #4
20000b96:	781b      	ldrb	r3, [r3, #0]
20000b98:	b2db      	uxtb	r3, r3
20000b9a:	700b      	strb	r3, [r1, #0]
    		posNext++;
20000b9c:	69bb      	ldr	r3, [r7, #24]
20000b9e:	3301      	adds	r3, #1
20000ba0:	61bb      	str	r3, [r7, #24]
    		if(posNext >= poolPtr->localPool[rndSeed].size/2){
20000ba2:	6839      	ldr	r1, [r7, #0]
20000ba4:	68ba      	ldr	r2, [r7, #8]
20000ba6:	4613      	mov	r3, r2
20000ba8:	019b      	lsls	r3, r3, #6
20000baa:	4413      	add	r3, r2
20000bac:	009b      	lsls	r3, r3, #2
20000bae:	440b      	add	r3, r1
20000bb0:	f503 7382 	add.w	r3, r3, #260	@ 0x104
20000bb4:	681b      	ldr	r3, [r3, #0]
20000bb6:	085b      	lsrs	r3, r3, #1
20000bb8:	69ba      	ldr	r2, [r7, #24]
20000bba:	429a      	cmp	r2, r3
20000bbc:	f080 8258 	bcs.w	20001070 <mutator+0x944>
    	for(posCur; posCur < mutPtr->testCaseBuffer->size; posCur++){
20000bc0:	69fb      	ldr	r3, [r7, #28]
20000bc2:	3301      	adds	r3, #1
20000bc4:	61fb      	str	r3, [r7, #28]
20000bc6:	687b      	ldr	r3, [r7, #4]
20000bc8:	689b      	ldr	r3, [r3, #8]
20000bca:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20000bce:	69fa      	ldr	r2, [r7, #28]
20000bd0:	429a      	cmp	r2, r3
20000bd2:	d3d3      	bcc.n	20000b7c <mutator+0x450>
20000bd4:	e24d      	b.n	20001072 <mutator+0x946>
    		}
    	}


    }
    else if(mutPtr->currentMutation == SHRINK){
20000bd6:	687b      	ldr	r3, [r7, #4]
20000bd8:	889b      	ldrh	r3, [r3, #4]
20000bda:	2b0a      	cmp	r3, #10
20000bdc:	d137      	bne.n	20000c4e <mutator+0x522>
    	rndValue = (uint8_t)rand() % (MAX_TESTCASE_LEN /2);
20000bde:	f001 fcbb 	bl	20002558 <rand>
20000be2:	4603      	mov	r3, r0
20000be4:	b2db      	uxtb	r3, r3
20000be6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20000bea:	75bb      	strb	r3, [r7, #22]

    	if((int16_t)(mutPtr->testCaseBuffer->size - rndValue) <= MIN_TESTCASE_LEN){
20000bec:	687b      	ldr	r3, [r7, #4]
20000bee:	689b      	ldr	r3, [r3, #8]
20000bf0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20000bf4:	b29a      	uxth	r2, r3
20000bf6:	7dbb      	ldrb	r3, [r7, #22]
20000bf8:	b29b      	uxth	r3, r3
20000bfa:	1ad3      	subs	r3, r2, r3
20000bfc:	b29b      	uxth	r3, r3
20000bfe:	b21b      	sxth	r3, r3
20000c00:	2b04      	cmp	r3, #4
20000c02:	f340 8236 	ble.w	20001072 <mutator+0x946>
    		; //Don't need to shrink this test case. It is already at a minimum.
    	}
    	else{
    		for(i = mutPtr->testCaseBuffer->size -1; i > mutPtr->testCaseBuffer->size - rndValue; i--){
20000c06:	687b      	ldr	r3, [r7, #4]
20000c08:	689b      	ldr	r3, [r3, #8]
20000c0a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20000c0e:	3b01      	subs	r3, #1
20000c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000c12:	e008      	b.n	20000c26 <mutator+0x4fa>
    			mutPtr->testCaseBuffer->testCase[i] = (uint8_t)'\0';
20000c14:	687b      	ldr	r3, [r7, #4]
20000c16:	689a      	ldr	r2, [r3, #8]
20000c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000c1a:	4413      	add	r3, r2
20000c1c:	2200      	movs	r2, #0
20000c1e:	701a      	strb	r2, [r3, #0]
    		for(i = mutPtr->testCaseBuffer->size -1; i > mutPtr->testCaseBuffer->size - rndValue; i--){
20000c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000c22:	3b01      	subs	r3, #1
20000c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000c26:	687b      	ldr	r3, [r7, #4]
20000c28:	689b      	ldr	r3, [r3, #8]
20000c2a:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
20000c2e:	7dbb      	ldrb	r3, [r7, #22]
20000c30:	1ad3      	subs	r3, r2, r3
20000c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000c34:	429a      	cmp	r2, r3
20000c36:	d8ed      	bhi.n	20000c14 <mutator+0x4e8>
    		}
    		mutPtr->testCaseBuffer->size -= rndValue;
20000c38:	687b      	ldr	r3, [r7, #4]
20000c3a:	689b      	ldr	r3, [r3, #8]
20000c3c:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
20000c40:	7dba      	ldrb	r2, [r7, #22]
20000c42:	687b      	ldr	r3, [r7, #4]
20000c44:	689b      	ldr	r3, [r3, #8]
20000c46:	1a8a      	subs	r2, r1, r2
20000c48:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
20000c4c:	e211      	b.n	20001072 <mutator+0x946>
    	}
    }
    else if(mutPtr->currentMutation == PAD){
20000c4e:	687b      	ldr	r3, [r7, #4]
20000c50:	889b      	ldrh	r3, [r3, #4]
20000c52:	2b0b      	cmp	r3, #11
20000c54:	d132      	bne.n	20000cbc <mutator+0x590>
    	rndValue = (uint8_t)rand() % (MAX_TESTCASE_LEN /2);
20000c56:	f001 fc7f 	bl	20002558 <rand>
20000c5a:	4603      	mov	r3, r0
20000c5c:	b2db      	uxtb	r3, r3
20000c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20000c62:	75bb      	strb	r3, [r7, #22]
    	if((mutPtr->testCaseBuffer->size + rndValue) >= MAX_TESTCASE_LEN){
20000c64:	687b      	ldr	r3, [r7, #4]
20000c66:	689b      	ldr	r3, [r3, #8]
20000c68:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
20000c6c:	7dbb      	ldrb	r3, [r7, #22]
20000c6e:	4413      	add	r3, r2
20000c70:	2bff      	cmp	r3, #255	@ 0xff
20000c72:	f200 81fe 	bhi.w	20001072 <mutator+0x946>
			;//Don't need to pad this test case. It is already at a maximal range.
		}
		else{
			for(i = mutPtr->testCaseBuffer->size; i < mutPtr->testCaseBuffer->size + rndValue; i++){
20000c76:	687b      	ldr	r3, [r7, #4]
20000c78:	689b      	ldr	r3, [r3, #8]
20000c7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000c80:	e008      	b.n	20000c94 <mutator+0x568>
				mutPtr->testCaseBuffer->testCase[i] = (uint8_t)'E';
20000c82:	687b      	ldr	r3, [r7, #4]
20000c84:	689a      	ldr	r2, [r3, #8]
20000c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000c88:	4413      	add	r3, r2
20000c8a:	2245      	movs	r2, #69	@ 0x45
20000c8c:	701a      	strb	r2, [r3, #0]
			for(i = mutPtr->testCaseBuffer->size; i < mutPtr->testCaseBuffer->size + rndValue; i++){
20000c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20000c90:	3301      	adds	r3, #1
20000c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000c94:	687b      	ldr	r3, [r7, #4]
20000c96:	689b      	ldr	r3, [r3, #8]
20000c98:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
20000c9c:	7dbb      	ldrb	r3, [r7, #22]
20000c9e:	4413      	add	r3, r2
20000ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20000ca2:	429a      	cmp	r2, r3
20000ca4:	d3ed      	bcc.n	20000c82 <mutator+0x556>
			}
			mutPtr->testCaseBuffer->size += rndValue;
20000ca6:	687b      	ldr	r3, [r7, #4]
20000ca8:	689b      	ldr	r3, [r3, #8]
20000caa:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
20000cae:	7dba      	ldrb	r2, [r7, #22]
20000cb0:	687b      	ldr	r3, [r7, #4]
20000cb2:	689b      	ldr	r3, [r3, #8]
20000cb4:	440a      	add	r2, r1
20000cb6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
20000cba:	e1da      	b.n	20001072 <mutator+0x946>
		}
    }

    else if(mutPtr->currentMutation == RANDOM){
20000cbc:	687b      	ldr	r3, [r7, #4]
20000cbe:	889b      	ldrh	r3, [r3, #4]
20000cc0:	2b08      	cmp	r3, #8
20000cc2:	f040 81d6 	bne.w	20001072 <mutator+0x946>
    	//TODO: Interface with the mutaiton degression here
//        if(mutation_degression == 0){
//        	exit(-1);
//        }

        rndValue = (uint8_t)rand() % 100; // Perform a random amount of random mutations
20000cc6:	f001 fc47 	bl	20002558 <rand>
20000cca:	4603      	mov	r3, r0
20000ccc:	b2db      	uxtb	r3, r3
20000cce:	4a07      	ldr	r2, [pc, #28]	@ (20000cec <mutator+0x5c0>)
20000cd0:	fba2 1203 	umull	r1, r2, r2, r3
20000cd4:	0952      	lsrs	r2, r2, #5
20000cd6:	2164      	movs	r1, #100	@ 0x64
20000cd8:	fb01 f202 	mul.w	r2, r1, r2
20000cdc:	1a9b      	subs	r3, r3, r2
20000cde:	75bb      	strb	r3, [r7, #22]

        for(i = 0; i < rndValue; i++){
20000ce0:	2300      	movs	r3, #0
20000ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
20000ce4:	e1be      	b.n	20001064 <mutator+0x938>
20000ce6:	bf00      	nop
20000ce8:	d41d41d5 	.word	0xd41d41d5
20000cec:	51eb851f 	.word	0x51eb851f
        	mutationPick = (uint8_t)rand() % 12; //Choose another mutatation
20000cf0:	f001 fc32 	bl	20002558 <rand>
20000cf4:	4603      	mov	r3, r0
20000cf6:	b2da      	uxtb	r2, r3
20000cf8:	4b9f      	ldr	r3, [pc, #636]	@ (20000f78 <mutator+0x84c>)
20000cfa:	fba3 1302 	umull	r1, r3, r3, r2
20000cfe:	08d9      	lsrs	r1, r3, #3
20000d00:	460b      	mov	r3, r1
20000d02:	005b      	lsls	r3, r3, #1
20000d04:	440b      	add	r3, r1
20000d06:	009b      	lsls	r3, r3, #2
20000d08:	1ad3      	subs	r3, r2, r3
20000d0a:	757b      	strb	r3, [r7, #21]

            rndByte = (uint8_t)rand() % inputSize;
20000d0c:	f001 fc24 	bl	20002558 <rand>
20000d10:	4603      	mov	r3, r0
20000d12:	b2db      	uxtb	r3, r3
20000d14:	693a      	ldr	r2, [r7, #16]
20000d16:	fbb3 f2f2 	udiv	r2, r3, r2
20000d1a:	6939      	ldr	r1, [r7, #16]
20000d1c:	fb01 f202 	mul.w	r2, r1, r2
20000d20:	1a9b      	subs	r3, r3, r2
20000d22:	623b      	str	r3, [r7, #32]

            switch (mutationPick)
20000d24:	7d7b      	ldrb	r3, [r7, #21]
20000d26:	2b0b      	cmp	r3, #11
20000d28:	f200 8198 	bhi.w	2000105c <mutator+0x930>
20000d2c:	a201      	add	r2, pc, #4	@ (adr r2, 20000d34 <mutator+0x608>)
20000d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000d32:	bf00      	nop
20000d34:	20000d65 	.word	0x20000d65
20000d38:	20000d77 	.word	0x20000d77
20000d3c:	20000da7 	.word	0x20000da7
20000d40:	20000dc3 	.word	0x20000dc3
20000d44:	20000ddf 	.word	0x20000ddf
20000d48:	20000e0f 	.word	0x20000e0f
20000d4c:	20000e43 	.word	0x20000e43
20000d50:	20000eaf 	.word	0x20000eaf
20000d54:	20000f61 	.word	0x20000f61
20000d58:	20000f89 	.word	0x20000f89
20000d5c:	20000fd3 	.word	0x20000fd3
20000d60:	20001051 	.word	0x20001051
            {
            case 0:
                testCase[rndByte] = (uint8_t)rand() % 256; //Replace a random byte with another random byte.
20000d64:	f001 fbf8 	bl	20002558 <rand>
20000d68:	4601      	mov	r1, r0
20000d6a:	68fa      	ldr	r2, [r7, #12]
20000d6c:	6a3b      	ldr	r3, [r7, #32]
20000d6e:	4413      	add	r3, r2
20000d70:	b2ca      	uxtb	r2, r1
20000d72:	701a      	strb	r2, [r3, #0]
                break;
20000d74:	e173      	b.n	2000105e <mutator+0x932>
            case 1:
                testCase[rndByte] = testCase[rndByte] + (mutPtr->stageCycles % 34); //Add a random 'char'
20000d76:	68fa      	ldr	r2, [r7, #12]
20000d78:	6a3b      	ldr	r3, [r7, #32]
20000d7a:	4413      	add	r3, r2
20000d7c:	781b      	ldrb	r3, [r3, #0]
20000d7e:	b2d8      	uxtb	r0, r3
20000d80:	687b      	ldr	r3, [r7, #4]
20000d82:	781a      	ldrb	r2, [r3, #0]
20000d84:	4b7d      	ldr	r3, [pc, #500]	@ (20000f7c <mutator+0x850>)
20000d86:	fba3 1302 	umull	r1, r3, r3, r2
20000d8a:	0959      	lsrs	r1, r3, #5
20000d8c:	460b      	mov	r3, r1
20000d8e:	011b      	lsls	r3, r3, #4
20000d90:	440b      	add	r3, r1
20000d92:	005b      	lsls	r3, r3, #1
20000d94:	1ad3      	subs	r3, r2, r3
20000d96:	b2da      	uxtb	r2, r3
20000d98:	68f9      	ldr	r1, [r7, #12]
20000d9a:	6a3b      	ldr	r3, [r7, #32]
20000d9c:	440b      	add	r3, r1
20000d9e:	4402      	add	r2, r0
20000da0:	b2d2      	uxtb	r2, r2
20000da2:	701a      	strb	r2, [r3, #0]
                break;
20000da4:	e15b      	b.n	2000105e <mutator+0x932>
            case 2:
                testCase[rndByte] = testCase[rndByte] + (mutPtr->stageCycles % 256); //Add a random byte
20000da6:	68fa      	ldr	r2, [r7, #12]
20000da8:	6a3b      	ldr	r3, [r7, #32]
20000daa:	4413      	add	r3, r2
20000dac:	781b      	ldrb	r3, [r3, #0]
20000dae:	b2d9      	uxtb	r1, r3
20000db0:	687b      	ldr	r3, [r7, #4]
20000db2:	781a      	ldrb	r2, [r3, #0]
20000db4:	68f8      	ldr	r0, [r7, #12]
20000db6:	6a3b      	ldr	r3, [r7, #32]
20000db8:	4403      	add	r3, r0
20000dba:	440a      	add	r2, r1
20000dbc:	b2d2      	uxtb	r2, r2
20000dbe:	701a      	strb	r2, [r3, #0]
                break;
20000dc0:	e14d      	b.n	2000105e <mutator+0x932>
            case 3:
                testCase[rndByte] = testCase[rndByte] - (mutPtr->stageCycles % 256); //Subtract a random byte
20000dc2:	68fa      	ldr	r2, [r7, #12]
20000dc4:	6a3b      	ldr	r3, [r7, #32]
20000dc6:	4413      	add	r3, r2
20000dc8:	781b      	ldrb	r3, [r3, #0]
20000dca:	b2d9      	uxtb	r1, r3
20000dcc:	687b      	ldr	r3, [r7, #4]
20000dce:	781a      	ldrb	r2, [r3, #0]
20000dd0:	68f8      	ldr	r0, [r7, #12]
20000dd2:	6a3b      	ldr	r3, [r7, #32]
20000dd4:	4403      	add	r3, r0
20000dd6:	1a8a      	subs	r2, r1, r2
20000dd8:	b2d2      	uxtb	r2, r2
20000dda:	701a      	strb	r2, [r3, #0]
                break;
20000ddc:	e13f      	b.n	2000105e <mutator+0x932>
            case 4:
                testCase[rndByte] = testCase[rndByte] - (mutPtr->stageCycles % 34); //Subtract a random 'char'
20000dde:	68fa      	ldr	r2, [r7, #12]
20000de0:	6a3b      	ldr	r3, [r7, #32]
20000de2:	4413      	add	r3, r2
20000de4:	781b      	ldrb	r3, [r3, #0]
20000de6:	b2d8      	uxtb	r0, r3
20000de8:	687b      	ldr	r3, [r7, #4]
20000dea:	781a      	ldrb	r2, [r3, #0]
20000dec:	4b63      	ldr	r3, [pc, #396]	@ (20000f7c <mutator+0x850>)
20000dee:	fba3 1302 	umull	r1, r3, r3, r2
20000df2:	0959      	lsrs	r1, r3, #5
20000df4:	460b      	mov	r3, r1
20000df6:	011b      	lsls	r3, r3, #4
20000df8:	440b      	add	r3, r1
20000dfa:	005b      	lsls	r3, r3, #1
20000dfc:	1ad3      	subs	r3, r2, r3
20000dfe:	b2da      	uxtb	r2, r3
20000e00:	68f9      	ldr	r1, [r7, #12]
20000e02:	6a3b      	ldr	r3, [r7, #32]
20000e04:	440b      	add	r3, r1
20000e06:	1a82      	subs	r2, r0, r2
20000e08:	b2d2      	uxtb	r2, r2
20000e0a:	701a      	strb	r2, [r3, #0]
                break;
20000e0c:	e127      	b.n	2000105e <mutator+0x932>
            case 5:
                rndBit = ((uint8_t)rand() % 8);
20000e0e:	f001 fba3 	bl	20002558 <rand>
20000e12:	4603      	mov	r3, r0
20000e14:	b2db      	uxtb	r3, r3
20000e16:	f003 0307 	and.w	r3, r3, #7
20000e1a:	75fb      	strb	r3, [r7, #23]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit);
20000e1c:	68fa      	ldr	r2, [r7, #12]
20000e1e:	6a3b      	ldr	r3, [r7, #32]
20000e20:	4413      	add	r3, r2
20000e22:	781b      	ldrb	r3, [r3, #0]
20000e24:	b2db      	uxtb	r3, r3
20000e26:	b25a      	sxtb	r2, r3
20000e28:	7dfb      	ldrb	r3, [r7, #23]
20000e2a:	2101      	movs	r1, #1
20000e2c:	fa01 f303 	lsl.w	r3, r1, r3
20000e30:	b25b      	sxtb	r3, r3
20000e32:	4053      	eors	r3, r2
20000e34:	b259      	sxtb	r1, r3
20000e36:	68fa      	ldr	r2, [r7, #12]
20000e38:	6a3b      	ldr	r3, [r7, #32]
20000e3a:	4413      	add	r3, r2
20000e3c:	b2ca      	uxtb	r2, r1
20000e3e:	701a      	strb	r2, [r3, #0]
                break;
20000e40:	e10d      	b.n	2000105e <mutator+0x932>
            case 6:
                rndBit = ((uint8_t)rand() % 7);
20000e42:	f001 fb89 	bl	20002558 <rand>
20000e46:	4603      	mov	r3, r0
20000e48:	b2da      	uxtb	r2, r3
20000e4a:	4b4d      	ldr	r3, [pc, #308]	@ (20000f80 <mutator+0x854>)
20000e4c:	fba3 1302 	umull	r1, r3, r3, r2
20000e50:	1ad1      	subs	r1, r2, r3
20000e52:	0849      	lsrs	r1, r1, #1
20000e54:	440b      	add	r3, r1
20000e56:	0899      	lsrs	r1, r3, #2
20000e58:	460b      	mov	r3, r1
20000e5a:	00db      	lsls	r3, r3, #3
20000e5c:	1a5b      	subs	r3, r3, r1
20000e5e:	1ad3      	subs	r3, r2, r3
20000e60:	75fb      	strb	r3, [r7, #23]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit);
20000e62:	68fa      	ldr	r2, [r7, #12]
20000e64:	6a3b      	ldr	r3, [r7, #32]
20000e66:	4413      	add	r3, r2
20000e68:	781b      	ldrb	r3, [r3, #0]
20000e6a:	b2db      	uxtb	r3, r3
20000e6c:	b25a      	sxtb	r2, r3
20000e6e:	7dfb      	ldrb	r3, [r7, #23]
20000e70:	2101      	movs	r1, #1
20000e72:	fa01 f303 	lsl.w	r3, r1, r3
20000e76:	b25b      	sxtb	r3, r3
20000e78:	4053      	eors	r3, r2
20000e7a:	b259      	sxtb	r1, r3
20000e7c:	68fa      	ldr	r2, [r7, #12]
20000e7e:	6a3b      	ldr	r3, [r7, #32]
20000e80:	4413      	add	r3, r2
20000e82:	b2ca      	uxtb	r2, r1
20000e84:	701a      	strb	r2, [r3, #0]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit + 1);
20000e86:	68fa      	ldr	r2, [r7, #12]
20000e88:	6a3b      	ldr	r3, [r7, #32]
20000e8a:	4413      	add	r3, r2
20000e8c:	781b      	ldrb	r3, [r3, #0]
20000e8e:	b2db      	uxtb	r3, r3
20000e90:	b25a      	sxtb	r2, r3
20000e92:	7dfb      	ldrb	r3, [r7, #23]
20000e94:	3301      	adds	r3, #1
20000e96:	2101      	movs	r1, #1
20000e98:	fa01 f303 	lsl.w	r3, r1, r3
20000e9c:	b25b      	sxtb	r3, r3
20000e9e:	4053      	eors	r3, r2
20000ea0:	b259      	sxtb	r1, r3
20000ea2:	68fa      	ldr	r2, [r7, #12]
20000ea4:	6a3b      	ldr	r3, [r7, #32]
20000ea6:	4413      	add	r3, r2
20000ea8:	b2ca      	uxtb	r2, r1
20000eaa:	701a      	strb	r2, [r3, #0]
                break;
20000eac:	e0d7      	b.n	2000105e <mutator+0x932>
            case 7:
                rndBit = ((uint8_t)rand() % 5);
20000eae:	f001 fb53 	bl	20002558 <rand>
20000eb2:	4603      	mov	r3, r0
20000eb4:	b2da      	uxtb	r2, r3
20000eb6:	4b33      	ldr	r3, [pc, #204]	@ (20000f84 <mutator+0x858>)
20000eb8:	fba3 1302 	umull	r1, r3, r3, r2
20000ebc:	0899      	lsrs	r1, r3, #2
20000ebe:	460b      	mov	r3, r1
20000ec0:	009b      	lsls	r3, r3, #2
20000ec2:	440b      	add	r3, r1
20000ec4:	1ad3      	subs	r3, r2, r3
20000ec6:	75fb      	strb	r3, [r7, #23]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit);
20000ec8:	68fa      	ldr	r2, [r7, #12]
20000eca:	6a3b      	ldr	r3, [r7, #32]
20000ecc:	4413      	add	r3, r2
20000ece:	781b      	ldrb	r3, [r3, #0]
20000ed0:	b2db      	uxtb	r3, r3
20000ed2:	b25a      	sxtb	r2, r3
20000ed4:	7dfb      	ldrb	r3, [r7, #23]
20000ed6:	2101      	movs	r1, #1
20000ed8:	fa01 f303 	lsl.w	r3, r1, r3
20000edc:	b25b      	sxtb	r3, r3
20000ede:	4053      	eors	r3, r2
20000ee0:	b259      	sxtb	r1, r3
20000ee2:	68fa      	ldr	r2, [r7, #12]
20000ee4:	6a3b      	ldr	r3, [r7, #32]
20000ee6:	4413      	add	r3, r2
20000ee8:	b2ca      	uxtb	r2, r1
20000eea:	701a      	strb	r2, [r3, #0]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit + 1);
20000eec:	68fa      	ldr	r2, [r7, #12]
20000eee:	6a3b      	ldr	r3, [r7, #32]
20000ef0:	4413      	add	r3, r2
20000ef2:	781b      	ldrb	r3, [r3, #0]
20000ef4:	b2db      	uxtb	r3, r3
20000ef6:	b25a      	sxtb	r2, r3
20000ef8:	7dfb      	ldrb	r3, [r7, #23]
20000efa:	3301      	adds	r3, #1
20000efc:	2101      	movs	r1, #1
20000efe:	fa01 f303 	lsl.w	r3, r1, r3
20000f02:	b25b      	sxtb	r3, r3
20000f04:	4053      	eors	r3, r2
20000f06:	b259      	sxtb	r1, r3
20000f08:	68fa      	ldr	r2, [r7, #12]
20000f0a:	6a3b      	ldr	r3, [r7, #32]
20000f0c:	4413      	add	r3, r2
20000f0e:	b2ca      	uxtb	r2, r1
20000f10:	701a      	strb	r2, [r3, #0]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit + 2);
20000f12:	68fa      	ldr	r2, [r7, #12]
20000f14:	6a3b      	ldr	r3, [r7, #32]
20000f16:	4413      	add	r3, r2
20000f18:	781b      	ldrb	r3, [r3, #0]
20000f1a:	b2db      	uxtb	r3, r3
20000f1c:	b25a      	sxtb	r2, r3
20000f1e:	7dfb      	ldrb	r3, [r7, #23]
20000f20:	3302      	adds	r3, #2
20000f22:	2101      	movs	r1, #1
20000f24:	fa01 f303 	lsl.w	r3, r1, r3
20000f28:	b25b      	sxtb	r3, r3
20000f2a:	4053      	eors	r3, r2
20000f2c:	b259      	sxtb	r1, r3
20000f2e:	68fa      	ldr	r2, [r7, #12]
20000f30:	6a3b      	ldr	r3, [r7, #32]
20000f32:	4413      	add	r3, r2
20000f34:	b2ca      	uxtb	r2, r1
20000f36:	701a      	strb	r2, [r3, #0]
                testCase[rndByte] = bitflip(testCase[rndByte],rndBit + 3);
20000f38:	68fa      	ldr	r2, [r7, #12]
20000f3a:	6a3b      	ldr	r3, [r7, #32]
20000f3c:	4413      	add	r3, r2
20000f3e:	781b      	ldrb	r3, [r3, #0]
20000f40:	b2db      	uxtb	r3, r3
20000f42:	b25a      	sxtb	r2, r3
20000f44:	7dfb      	ldrb	r3, [r7, #23]
20000f46:	3303      	adds	r3, #3
20000f48:	2101      	movs	r1, #1
20000f4a:	fa01 f303 	lsl.w	r3, r1, r3
20000f4e:	b25b      	sxtb	r3, r3
20000f50:	4053      	eors	r3, r2
20000f52:	b259      	sxtb	r1, r3
20000f54:	68fa      	ldr	r2, [r7, #12]
20000f56:	6a3b      	ldr	r3, [r7, #32]
20000f58:	4413      	add	r3, r2
20000f5a:	b2ca      	uxtb	r2, r1
20000f5c:	701a      	strb	r2, [r3, #0]
                break;
20000f5e:	e07e      	b.n	2000105e <mutator+0x932>
            case 8:
                testCase[rndByte] = testCase[rndByte] ^ 0xFF;
20000f60:	68fa      	ldr	r2, [r7, #12]
20000f62:	6a3b      	ldr	r3, [r7, #32]
20000f64:	4413      	add	r3, r2
20000f66:	781b      	ldrb	r3, [r3, #0]
20000f68:	b2da      	uxtb	r2, r3
20000f6a:	68f9      	ldr	r1, [r7, #12]
20000f6c:	6a3b      	ldr	r3, [r7, #32]
20000f6e:	440b      	add	r3, r1
20000f70:	43d2      	mvns	r2, r2
20000f72:	b2d2      	uxtb	r2, r2
20000f74:	701a      	strb	r2, [r3, #0]
                break;
20000f76:	e072      	b.n	2000105e <mutator+0x932>
20000f78:	aaaaaaab 	.word	0xaaaaaaab
20000f7c:	f0f0f0f1 	.word	0xf0f0f0f1
20000f80:	24924925 	.word	0x24924925
20000f84:	cccccccd 	.word	0xcccccccd
            case 9:
                rndByte = rndByte - 1;
20000f88:	6a3b      	ldr	r3, [r7, #32]
20000f8a:	3b01      	subs	r3, #1
20000f8c:	623b      	str	r3, [r7, #32]
                if (rndByte < 2 || rndByte > inputSize){ rndByte = 0;}
20000f8e:	6a3b      	ldr	r3, [r7, #32]
20000f90:	2b01      	cmp	r3, #1
20000f92:	d903      	bls.n	20000f9c <mutator+0x870>
20000f94:	6a3a      	ldr	r2, [r7, #32]
20000f96:	693b      	ldr	r3, [r7, #16]
20000f98:	429a      	cmp	r2, r3
20000f9a:	d901      	bls.n	20000fa0 <mutator+0x874>
20000f9c:	2300      	movs	r3, #0
20000f9e:	623b      	str	r3, [r7, #32]

                testCase[rndByte] = testCase[rndByte] ^ 0xFF;
20000fa0:	68fa      	ldr	r2, [r7, #12]
20000fa2:	6a3b      	ldr	r3, [r7, #32]
20000fa4:	4413      	add	r3, r2
20000fa6:	781b      	ldrb	r3, [r3, #0]
20000fa8:	b2da      	uxtb	r2, r3
20000faa:	68f9      	ldr	r1, [r7, #12]
20000fac:	6a3b      	ldr	r3, [r7, #32]
20000fae:	440b      	add	r3, r1
20000fb0:	43d2      	mvns	r2, r2
20000fb2:	b2d2      	uxtb	r2, r2
20000fb4:	701a      	strb	r2, [r3, #0]
                testCase[rndByte + 1] = testCase[rndByte + 1] ^ 0xFF;
20000fb6:	6a3b      	ldr	r3, [r7, #32]
20000fb8:	3301      	adds	r3, #1
20000fba:	68fa      	ldr	r2, [r7, #12]
20000fbc:	4413      	add	r3, r2
20000fbe:	781b      	ldrb	r3, [r3, #0]
20000fc0:	b2da      	uxtb	r2, r3
20000fc2:	6a3b      	ldr	r3, [r7, #32]
20000fc4:	3301      	adds	r3, #1
20000fc6:	68f9      	ldr	r1, [r7, #12]
20000fc8:	440b      	add	r3, r1
20000fca:	43d2      	mvns	r2, r2
20000fcc:	b2d2      	uxtb	r2, r2
20000fce:	701a      	strb	r2, [r3, #0]
                break;
20000fd0:	e045      	b.n	2000105e <mutator+0x932>
            case 10:
                rndByte = rndByte - 4;
20000fd2:	6a3b      	ldr	r3, [r7, #32]
20000fd4:	3b04      	subs	r3, #4
20000fd6:	623b      	str	r3, [r7, #32]

                if (rndByte < 4 || rndByte > inputSize){rndByte = 0;}
20000fd8:	6a3b      	ldr	r3, [r7, #32]
20000fda:	2b03      	cmp	r3, #3
20000fdc:	d903      	bls.n	20000fe6 <mutator+0x8ba>
20000fde:	6a3a      	ldr	r2, [r7, #32]
20000fe0:	693b      	ldr	r3, [r7, #16]
20000fe2:	429a      	cmp	r2, r3
20000fe4:	d901      	bls.n	20000fea <mutator+0x8be>
20000fe6:	2300      	movs	r3, #0
20000fe8:	623b      	str	r3, [r7, #32]

                testCase[rndByte] = testCase[rndByte] ^ 0xFF;
20000fea:	68fa      	ldr	r2, [r7, #12]
20000fec:	6a3b      	ldr	r3, [r7, #32]
20000fee:	4413      	add	r3, r2
20000ff0:	781b      	ldrb	r3, [r3, #0]
20000ff2:	b2da      	uxtb	r2, r3
20000ff4:	68f9      	ldr	r1, [r7, #12]
20000ff6:	6a3b      	ldr	r3, [r7, #32]
20000ff8:	440b      	add	r3, r1
20000ffa:	43d2      	mvns	r2, r2
20000ffc:	b2d2      	uxtb	r2, r2
20000ffe:	701a      	strb	r2, [r3, #0]
                testCase[rndByte + 1] = testCase[rndByte + 1] ^ 0xFF;
20001000:	6a3b      	ldr	r3, [r7, #32]
20001002:	3301      	adds	r3, #1
20001004:	68fa      	ldr	r2, [r7, #12]
20001006:	4413      	add	r3, r2
20001008:	781b      	ldrb	r3, [r3, #0]
2000100a:	b2da      	uxtb	r2, r3
2000100c:	6a3b      	ldr	r3, [r7, #32]
2000100e:	3301      	adds	r3, #1
20001010:	68f9      	ldr	r1, [r7, #12]
20001012:	440b      	add	r3, r1
20001014:	43d2      	mvns	r2, r2
20001016:	b2d2      	uxtb	r2, r2
20001018:	701a      	strb	r2, [r3, #0]
                testCase[rndByte + 2] = testCase[rndByte + 2] ^ 0xFF;
2000101a:	6a3b      	ldr	r3, [r7, #32]
2000101c:	3302      	adds	r3, #2
2000101e:	68fa      	ldr	r2, [r7, #12]
20001020:	4413      	add	r3, r2
20001022:	781b      	ldrb	r3, [r3, #0]
20001024:	b2da      	uxtb	r2, r3
20001026:	6a3b      	ldr	r3, [r7, #32]
20001028:	3302      	adds	r3, #2
2000102a:	68f9      	ldr	r1, [r7, #12]
2000102c:	440b      	add	r3, r1
2000102e:	43d2      	mvns	r2, r2
20001030:	b2d2      	uxtb	r2, r2
20001032:	701a      	strb	r2, [r3, #0]
                testCase[rndByte + 3] = testCase[rndByte + 3] ^ 0xFF;
20001034:	6a3b      	ldr	r3, [r7, #32]
20001036:	3303      	adds	r3, #3
20001038:	68fa      	ldr	r2, [r7, #12]
2000103a:	4413      	add	r3, r2
2000103c:	781b      	ldrb	r3, [r3, #0]
2000103e:	b2da      	uxtb	r2, r3
20001040:	6a3b      	ldr	r3, [r7, #32]
20001042:	3303      	adds	r3, #3
20001044:	68f9      	ldr	r1, [r7, #12]
20001046:	440b      	add	r3, r1
20001048:	43d2      	mvns	r2, r2
2000104a:	b2d2      	uxtb	r2, r2
2000104c:	701a      	strb	r2, [r3, #0]

                break;
2000104e:	e006      	b.n	2000105e <mutator+0x932>
            case 11:
                //set a random byte to zero
                testCase[rndByte] = 0;
20001050:	68fa      	ldr	r2, [r7, #12]
20001052:	6a3b      	ldr	r3, [r7, #32]
20001054:	4413      	add	r3, r2
20001056:	2200      	movs	r2, #0
20001058:	701a      	strb	r2, [r3, #0]
                break;
2000105a:	e000      	b.n	2000105e <mutator+0x932>
            default:
            	break;
2000105c:	bf00      	nop
        for(i = 0; i < rndValue; i++){
2000105e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20001060:	3301      	adds	r3, #1
20001062:	62fb      	str	r3, [r7, #44]	@ 0x2c
20001064:	7dbb      	ldrb	r3, [r7, #22]
20001066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20001068:	429a      	cmp	r2, r3
2000106a:	f4ff ae41 	bcc.w	20000cf0 <mutator+0x5c4>
2000106e:	e000      	b.n	20001072 <mutator+0x946>
    			break;
20001070:	bf00      	nop
            }
            //TODO: Add shrinking mutator, and add test case splicing.
            }
        }

    mutPtr->stageCycles++;
20001072:	687b      	ldr	r3, [r7, #4]
20001074:	781b      	ldrb	r3, [r3, #0]
20001076:	3301      	adds	r3, #1
20001078:	b2da      	uxtb	r2, r3
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	701a      	strb	r2, [r3, #0]
    return 0;
2000107e:	2300      	movs	r3, #0
}
20001080:	4618      	mov	r0, r3
20001082:	3730      	adds	r7, #48	@ 0x30
20001084:	46bd      	mov	sp, r7
20001086:	bd80      	pop	{r7, pc}

20001088 <dequeue_seed>:


void dequeue_seed(mutationContext_t * mutPtr, poolContext_t * poolPtr){
20001088:	b480      	push	{r7}
2000108a:	b085      	sub	sp, #20
2000108c:	af00      	add	r7, sp, #0
2000108e:	6078      	str	r0, [r7, #4]
20001090:	6039      	str	r1, [r7, #0]
 * @return void
 ********************************************************/

    size_t i ;

    if(poolPtr->seedHead == poolPtr->seedTail){ //Circular queue of Seeds
20001092:	683b      	ldr	r3, [r7, #0]
20001094:	781a      	ldrb	r2, [r3, #0]
20001096:	683b      	ldr	r3, [r7, #0]
20001098:	785b      	ldrb	r3, [r3, #1]
2000109a:	429a      	cmp	r2, r3
2000109c:	d102      	bne.n	200010a4 <dequeue_seed+0x1c>
        poolPtr->seedHead = 0;
2000109e:	683b      	ldr	r3, [r7, #0]
200010a0:	2200      	movs	r2, #0
200010a2:	701a      	strb	r2, [r3, #0]
    }

   if(mutPtr->stageCycles == MAX_CYCLES){ //We have done enough cycles next seed.
200010a4:	687b      	ldr	r3, [r7, #4]
200010a6:	781b      	ldrb	r3, [r3, #0]
200010a8:	2bfa      	cmp	r3, #250	@ 0xfa
200010aa:	d108      	bne.n	200010be <dequeue_seed+0x36>
	   mutPtr->stageCycles = 0;
200010ac:	687b      	ldr	r3, [r7, #4]
200010ae:	2200      	movs	r2, #0
200010b0:	701a      	strb	r2, [r3, #0]
	   poolPtr->seedHead++;
200010b2:	683b      	ldr	r3, [r7, #0]
200010b4:	781b      	ldrb	r3, [r3, #0]
200010b6:	3301      	adds	r3, #1
200010b8:	b2da      	uxtb	r2, r3
200010ba:	683b      	ldr	r3, [r7, #0]
200010bc:	701a      	strb	r2, [r3, #0]
   }
   if(poolPtr->seedHead >= poolPtr->nSeeds){ //As time goes on lets get less aggressive.
200010be:	683b      	ldr	r3, [r7, #0]
200010c0:	781b      	ldrb	r3, [r3, #0]
200010c2:	461a      	mov	r2, r3
200010c4:	683b      	ldr	r3, [r7, #0]
200010c6:	f8d3 3f40 	ldr.w	r3, [r3, #3904]	@ 0xf40
200010ca:	429a      	cmp	r2, r3
200010cc:	d308      	bcc.n	200010e0 <dequeue_seed+0x58>
	poolPtr->seedHead = 0;
200010ce:	683b      	ldr	r3, [r7, #0]
200010d0:	2200      	movs	r2, #0
200010d2:	701a      	strb	r2, [r3, #0]
    poolPtr->poolCycles++;
200010d4:	683b      	ldr	r3, [r7, #0]
200010d6:	885b      	ldrh	r3, [r3, #2]
200010d8:	3301      	adds	r3, #1
200010da:	b29a      	uxth	r2, r3
200010dc:	683b      	ldr	r3, [r7, #0]
200010de:	805a      	strh	r2, [r3, #2]
   }

   if(poolPtr->poolCycles > 5){
200010e0:	683b      	ldr	r3, [r7, #0]
200010e2:	885b      	ldrh	r3, [r3, #2]
200010e4:	2b05      	cmp	r3, #5
200010e6:	d910      	bls.n	2000110a <dequeue_seed+0x82>
       if(mutPtr->mutationDegression < 10){
200010e8:	687b      	ldr	r3, [r7, #4]
200010ea:	885b      	ldrh	r3, [r3, #2]
200010ec:	2b09      	cmp	r3, #9
200010ee:	d805      	bhi.n	200010fc <dequeue_seed+0x74>
    	   mutPtr->mutationDegression++;
200010f0:	687b      	ldr	r3, [r7, #4]
200010f2:	885b      	ldrh	r3, [r3, #2]
200010f4:	3301      	adds	r3, #1
200010f6:	b29a      	uxth	r2, r3
200010f8:	687b      	ldr	r3, [r7, #4]
200010fa:	805a      	strh	r2, [r3, #2]
       }
       if(mutPtr->mutationDegression <= 10){
200010fc:	687b      	ldr	r3, [r7, #4]
200010fe:	885b      	ldrh	r3, [r3, #2]
20001100:	2b0a      	cmp	r3, #10
20001102:	d802      	bhi.n	2000110a <dequeue_seed+0x82>
    	   mutPtr->mutationDegression = 1;
20001104:	687b      	ldr	r3, [r7, #4]
20001106:	2201      	movs	r2, #1
20001108:	805a      	strh	r2, [r3, #2]
       }
   }
   for(i = 0; i < poolPtr->localPool[poolPtr->seedHead].size; i++){
2000110a:	2300      	movs	r3, #0
2000110c:	60fb      	str	r3, [r7, #12]
2000110e:	e016      	b.n	2000113e <dequeue_seed+0xb6>
	   mutPtr->testCaseBuffer->testCase[i] = poolPtr->localPool[poolPtr->seedHead].testCase[i];
20001110:	683b      	ldr	r3, [r7, #0]
20001112:	781b      	ldrb	r3, [r3, #0]
20001114:	4618      	mov	r0, r3
20001116:	687b      	ldr	r3, [r7, #4]
20001118:	689a      	ldr	r2, [r3, #8]
2000111a:	6839      	ldr	r1, [r7, #0]
2000111c:	4603      	mov	r3, r0
2000111e:	019b      	lsls	r3, r3, #6
20001120:	4403      	add	r3, r0
20001122:	009b      	lsls	r3, r3, #2
20001124:	4419      	add	r1, r3
20001126:	68fb      	ldr	r3, [r7, #12]
20001128:	440b      	add	r3, r1
2000112a:	3304      	adds	r3, #4
2000112c:	781b      	ldrb	r3, [r3, #0]
2000112e:	b2d9      	uxtb	r1, r3
20001130:	68fb      	ldr	r3, [r7, #12]
20001132:	4413      	add	r3, r2
20001134:	460a      	mov	r2, r1
20001136:	701a      	strb	r2, [r3, #0]
   for(i = 0; i < poolPtr->localPool[poolPtr->seedHead].size; i++){
20001138:	68fb      	ldr	r3, [r7, #12]
2000113a:	3301      	adds	r3, #1
2000113c:	60fb      	str	r3, [r7, #12]
2000113e:	683b      	ldr	r3, [r7, #0]
20001140:	781b      	ldrb	r3, [r3, #0]
20001142:	4619      	mov	r1, r3
20001144:	683a      	ldr	r2, [r7, #0]
20001146:	460b      	mov	r3, r1
20001148:	019b      	lsls	r3, r3, #6
2000114a:	440b      	add	r3, r1
2000114c:	009b      	lsls	r3, r3, #2
2000114e:	4413      	add	r3, r2
20001150:	f503 7382 	add.w	r3, r3, #260	@ 0x104
20001154:	681b      	ldr	r3, [r3, #0]
20001156:	68fa      	ldr	r2, [r7, #12]
20001158:	429a      	cmp	r2, r3
2000115a:	d3d9      	bcc.n	20001110 <dequeue_seed+0x88>
   }
   mutPtr->testCaseBuffer->size = poolPtr->localPool[poolPtr->seedHead].size;
2000115c:	683b      	ldr	r3, [r7, #0]
2000115e:	781b      	ldrb	r3, [r3, #0]
20001160:	4618      	mov	r0, r3
20001162:	687b      	ldr	r3, [r7, #4]
20001164:	689a      	ldr	r2, [r3, #8]
20001166:	6839      	ldr	r1, [r7, #0]
20001168:	4603      	mov	r3, r0
2000116a:	019b      	lsls	r3, r3, #6
2000116c:	4403      	add	r3, r0
2000116e:	009b      	lsls	r3, r3, #2
20001170:	440b      	add	r3, r1
20001172:	f503 7382 	add.w	r3, r3, #260	@ 0x104
20001176:	681b      	ldr	r3, [r3, #0]
20001178:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

}
2000117c:	bf00      	nop
2000117e:	3714      	adds	r7, #20
20001180:	46bd      	mov	sp, r7
20001182:	f85d 7b04 	ldr.w	r7, [sp], #4
20001186:	4770      	bx	lr

20001188 <bubble_coverage>:


void bubble_coverage(){
20001188:	b480      	push	{r7}
2000118a:	af00      	add	r7, sp, #0
	return;
2000118c:	bf00      	nop
}
2000118e:	46bd      	mov	sp, r7
20001190:	f85d 7b04 	ldr.w	r7, [sp], #4
20001194:	4770      	bx	lr
	...

20001198 <check_for_coverage>:

void check_for_coverage(mutationContext_t * mutPtr){
20001198:	b580      	push	{r7, lr}
2000119a:	b084      	sub	sp, #16
2000119c:	af00      	add	r7, sp, #0
2000119e:	6078      	str	r0, [r7, #4]
	size_t i ;

    if(g_isIncreasing && (g_coverageList[0] != UINT_MAX)){
200011a0:	4b1a      	ldr	r3, [pc, #104]	@ (2000120c <check_for_coverage+0x74>)
200011a2:	781b      	ldrb	r3, [r3, #0]
200011a4:	2b00      	cmp	r3, #0
200011a6:	d024      	beq.n	200011f2 <check_for_coverage+0x5a>
200011a8:	4b19      	ldr	r3, [pc, #100]	@ (20001210 <check_for_coverage+0x78>)
200011aa:	881b      	ldrh	r3, [r3, #0]
200011ac:	b29b      	uxth	r3, r3
200011ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
200011b2:	4293      	cmp	r3, r2
200011b4:	d01d      	beq.n	200011f2 <check_for_coverage+0x5a>
//        intersting_cases++;
        bubble_coverage();
200011b6:	f7ff ffe7 	bl	20001188 <bubble_coverage>
    	//Breakpoint HERE
        /* Clear the coverage map*/
        for(i = 0; i < MAX_BLOCKS_PER_INPUT; i++){
200011ba:	2300      	movs	r3, #0
200011bc:	60fb      	str	r3, [r7, #12]
200011be:	e007      	b.n	200011d0 <check_for_coverage+0x38>
            g_coverageList[i] = 0;
200011c0:	4a13      	ldr	r2, [pc, #76]	@ (20001210 <check_for_coverage+0x78>)
200011c2:	68fb      	ldr	r3, [r7, #12]
200011c4:	2100      	movs	r1, #0
200011c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(i = 0; i < MAX_BLOCKS_PER_INPUT; i++){
200011ca:	68fb      	ldr	r3, [r7, #12]
200011cc:	3301      	adds	r3, #1
200011ce:	60fb      	str	r3, [r7, #12]
200011d0:	68fb      	ldr	r3, [r7, #12]
200011d2:	2bc7      	cmp	r3, #199	@ 0xc7
200011d4:	d9f4      	bls.n	200011c0 <check_for_coverage+0x28>
        }
        g_coverageList[0] = UINT_MAX;
200011d6:	4b0e      	ldr	r3, [pc, #56]	@ (20001210 <check_for_coverage+0x78>)
200011d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
200011dc:	801a      	strh	r2, [r3, #0]
        g_covListPtr = &g_coverageList[0];
200011de:	4b0d      	ldr	r3, [pc, #52]	@ (20001214 <check_for_coverage+0x7c>)
200011e0:	4a0b      	ldr	r2, [pc, #44]	@ (20001210 <check_for_coverage+0x78>)
200011e2:	601a      	str	r2, [r3, #0]
        g_isIncreasing = 0;
200011e4:	4b09      	ldr	r3, [pc, #36]	@ (2000120c <check_for_coverage+0x74>)
200011e6:	2200      	movs	r2, #0
200011e8:	701a      	strb	r2, [r3, #0]

        mutPtr->mutationDegression = 1; //We need to be more aggressive with the new test case
200011ea:	687b      	ldr	r3, [r7, #4]
200011ec:	2201      	movs	r2, #1
200011ee:	805a      	strh	r2, [r3, #2]
200011f0:	e008      	b.n	20001204 <check_for_coverage+0x6c>
    }
    else if(g_isIncreasing){
200011f2:	4b06      	ldr	r3, [pc, #24]	@ (2000120c <check_for_coverage+0x74>)
200011f4:	781b      	ldrb	r3, [r3, #0]
200011f6:	2b00      	cmp	r3, #0
200011f8:	d003      	beq.n	20001202 <check_for_coverage+0x6a>
    	//Error condition: increasing coverage indicated but list empty...
//        printf("ERROR: Coverage map is zeroed but flag is set. \n");
        exit(-1);
200011fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200011fe:	f001 f8eb 	bl	200023d8 <exit>
    }
    else{
    	return;
20001202:	bf00      	nop
    }

}
20001204:	3710      	adds	r7, #16
20001206:	46bd      	mov	sp, r7
20001208:	bd80      	pop	{r7, pc}
2000120a:	bf00      	nop
2000120c:	20003788 	.word	0x20003788
20001210:	200035f0 	.word	0x200035f0
20001214:	20003780 	.word	0x20003780

20001218 <harness_loop>:

void harness_loop(){
20001218:	b580      	push	{r7, lr}
2000121a:	f6ad 7d58 	subw	sp, sp, #3928	@ 0xf58
2000121e:	af00      	add	r7, sp, #0
 * @return void
 ********************************************************/
	mutationContext_t mutC;
	poolContext_t poolC;

	int16_t retVal = 0;
20001220:	2300      	movs	r3, #0
20001222:	f8a7 3f56 	strh.w	r3, [r7, #3926]	@ 0xf56

    retVal = fuzzer_setup(&branch_test, &mutC, &poolC);
20001226:	1d3a      	adds	r2, r7, #4
20001228:	f607 7348 	addw	r3, r7, #3912	@ 0xf48
2000122c:	4619      	mov	r1, r3
2000122e:	481f      	ldr	r0, [pc, #124]	@ (200012ac <harness_loop+0x94>)
20001230:	f7ff fa28 	bl	20000684 <fuzzer_setup>
20001234:	4603      	mov	r3, r0
20001236:	f8a7 3f56 	strh.w	r3, [r7, #3926]	@ 0xf56

    if(retVal != 0){
2000123a:	f9b7 3f56 	ldrsh.w	r3, [r7, #3926]	@ 0xf56
2000123e:	2b00      	cmp	r3, #0
20001240:	d003      	beq.n	2000124a <harness_loop+0x32>
    	exit(-1);
20001242:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20001246:	f001 f8c7 	bl	200023d8 <exit>
//    setjmp(saved_context);


    while(1){

    g_iterations++;
2000124a:	4b19      	ldr	r3, [pc, #100]	@ (200012b0 <harness_loop+0x98>)
2000124c:	681b      	ldr	r3, [r3, #0]
2000124e:	3301      	adds	r3, #1
20001250:	4a17      	ldr	r2, [pc, #92]	@ (200012b0 <harness_loop+0x98>)
20001252:	6013      	str	r3, [r2, #0]
	dequeue_seed(&mutC,&poolC);
20001254:	1d3a      	adds	r2, r7, #4
20001256:	f607 7348 	addw	r3, r7, #3912	@ 0xf48
2000125a:	4611      	mov	r1, r2
2000125c:	4618      	mov	r0, r3
2000125e:	f7ff ff13 	bl	20001088 <dequeue_seed>

    retVal = mutator(&mutC, &poolC);
20001262:	1d3a      	adds	r2, r7, #4
20001264:	f607 7348 	addw	r3, r7, #3912	@ 0xf48
20001268:	4611      	mov	r1, r2
2000126a:	4618      	mov	r0, r3
2000126c:	f7ff fa5e 	bl	2000072c <mutator>
20001270:	4603      	mov	r3, r0
20001272:	f8a7 3f56 	strh.w	r3, [r7, #3926]	@ 0xf56

    if(retVal != 0){
20001276:	f9b7 3f56 	ldrsh.w	r3, [r7, #3926]	@ 0xf56
2000127a:	2b00      	cmp	r3, #0
2000127c:	d003      	beq.n	20001286 <harness_loop+0x6e>
    	exit(-1);
2000127e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20001282:	f001 f8a9 	bl	200023d8 <exit>
    }
    //TODO: Implement Timing of Test Cases HERE
    branch_test(mutC.testCaseBuffer->testCase,mutC.testCaseBuffer->size);
20001286:	f8d7 3f50 	ldr.w	r3, [r7, #3920]	@ 0xf50
2000128a:	461a      	mov	r2, r3
2000128c:	f8d7 3f50 	ldr.w	r3, [r7, #3920]	@ 0xf50
20001290:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20001294:	b21b      	sxth	r3, r3
20001296:	4619      	mov	r1, r3
20001298:	4610      	mov	r0, r2
2000129a:	f7ff f9b1 	bl	20000600 <branch_test>

    check_for_coverage(&mutC);
2000129e:	f607 7348 	addw	r3, r7, #3912	@ 0xf48
200012a2:	4618      	mov	r0, r3
200012a4:	f7ff ff78 	bl	20001198 <check_for_coverage>
    g_iterations++;
200012a8:	e7cf      	b.n	2000124a <harness_loop+0x32>
200012aa:	bf00      	nop
200012ac:	20000601 	.word	0x20000601
200012b0:	2000378c 	.word	0x2000378c

200012b4 <board_setup>:

    }
}


void board_setup(){
200012b4:	b480      	push	{r7}
200012b6:	b083      	sub	sp, #12
200012b8:	af00      	add	r7, sp, #0
/*** Handle any registers we need to setup here...
 *
***/
//	volatile uint32_t * SHCSR = (volatile uint32_t *)0xE000ED24;
//	volatile uint32_t * VTOR = (volatile uint32_t *)0xE000ED08; // Vector Table Offset Register
	volatile uint32_t * ACTLR = (volatile uint32_t *)0xE000E008;
200012ba:	4b0c      	ldr	r3, [pc, #48]	@ (200012ec <board_setup+0x38>)
200012bc:	607b      	str	r3, [r7, #4]


	volatile uint32_t reg_value = 0;
200012be:	2300      	movs	r3, #0
200012c0:	603b      	str	r3, [r7, #0]

//	reg_value = *SHCSR;
//	reg_value = reg_value | 0x30000; //Enable BUSFAULT, MEMFAULT:bits 18,17,16
//	*SHCSR = reg_value;

	reg_value = *ACTLR;
200012c2:	687b      	ldr	r3, [r7, #4]
200012c4:	681b      	ldr	r3, [r3, #0]
200012c6:	603b      	str	r3, [r7, #0]
//	reg_value = reg_value | 0x1; //MultiCycle Instructions
	reg_value = reg_value | 0x2; //Disables write buffers; makes bus faults precise.
200012c8:	683b      	ldr	r3, [r7, #0]
200012ca:	f043 0302 	orr.w	r3, r3, #2
200012ce:	603b      	str	r3, [r7, #0]
	reg_value = reg_value | 0x4; //Disables IT instruction folding.
200012d0:	683b      	ldr	r3, [r7, #0]
200012d2:	f043 0304 	orr.w	r3, r3, #4
200012d6:	603b      	str	r3, [r7, #0]
	*ACTLR = reg_value;
200012d8:	683a      	ldr	r2, [r7, #0]
200012da:	687b      	ldr	r3, [r7, #4]
200012dc:	601a      	str	r2, [r3, #0]
//	*VTOR = g_pfnVectors; //Set the vector table offset register

}
200012de:	bf00      	nop
200012e0:	370c      	adds	r7, #12
200012e2:	46bd      	mov	sp, r7
200012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200012e8:	4770      	bx	lr
200012ea:	bf00      	nop
200012ec:	e000e008 	.word	0xe000e008

200012f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int16_t main(void)
{
200012f0:	b580      	push	{r7, lr}
200012f2:	af00      	add	r7, sp, #0


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
200012f4:	f000 f9ce 	bl	20001694 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
200012f8:	f000 f808 	bl	2000130c <SystemClock_Config>

  board_setup();
200012fc:	f7ff ffda 	bl	200012b4 <board_setup>
  /* Initialize all configured peripherals */

  harness_loop();
20001300:	f7ff ff8a 	bl	20001218 <harness_loop>

  return 0;
20001304:	2300      	movs	r3, #0
}
20001306:	4618      	mov	r0, r3
20001308:	bd80      	pop	{r7, pc}
	...

2000130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
2000130c:	b580      	push	{r7, lr}
2000130e:	b094      	sub	sp, #80	@ 0x50
20001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
20001312:	f107 031c 	add.w	r3, r7, #28
20001316:	2234      	movs	r2, #52	@ 0x34
20001318:	2100      	movs	r1, #0
2000131a:	4618      	mov	r0, r3
2000131c:	f001 fb52 	bl	200029c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
20001320:	f107 0308 	add.w	r3, r7, #8
20001324:	2200      	movs	r2, #0
20001326:	601a      	str	r2, [r3, #0]
20001328:	605a      	str	r2, [r3, #4]
2000132a:	609a      	str	r2, [r3, #8]
2000132c:	60da      	str	r2, [r3, #12]
2000132e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
20001330:	2300      	movs	r3, #0
20001332:	607b      	str	r3, [r7, #4]
20001334:	4b23      	ldr	r3, [pc, #140]	@ (200013c4 <SystemClock_Config+0xb8>)
20001336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20001338:	4a22      	ldr	r2, [pc, #136]	@ (200013c4 <SystemClock_Config+0xb8>)
2000133a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000133e:	6413      	str	r3, [r2, #64]	@ 0x40
20001340:	4b20      	ldr	r3, [pc, #128]	@ (200013c4 <SystemClock_Config+0xb8>)
20001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20001344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20001348:	607b      	str	r3, [r7, #4]
2000134a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
2000134c:	2300      	movs	r3, #0
2000134e:	603b      	str	r3, [r7, #0]
20001350:	4b1d      	ldr	r3, [pc, #116]	@ (200013c8 <SystemClock_Config+0xbc>)
20001352:	681b      	ldr	r3, [r3, #0]
20001354:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
20001358:	4a1b      	ldr	r2, [pc, #108]	@ (200013c8 <SystemClock_Config+0xbc>)
2000135a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000135e:	6013      	str	r3, [r2, #0]
20001360:	4b19      	ldr	r3, [pc, #100]	@ (200013c8 <SystemClock_Config+0xbc>)
20001362:	681b      	ldr	r3, [r3, #0]
20001364:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
20001368:	603b      	str	r3, [r7, #0]
2000136a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
2000136c:	2302      	movs	r3, #2
2000136e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
20001370:	2301      	movs	r3, #1
20001372:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
20001374:	2310      	movs	r3, #16
20001376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
20001378:	2300      	movs	r3, #0
2000137a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
2000137c:	f107 031c 	add.w	r3, r7, #28
20001380:	4618      	mov	r0, r3
20001382:	f000 fd6f 	bl	20001e64 <HAL_RCC_OscConfig>
20001386:	4603      	mov	r3, r0
20001388:	2b00      	cmp	r3, #0
2000138a:	d001      	beq.n	20001390 <SystemClock_Config+0x84>
  {
    Error_Handler();
2000138c:	f000 f81e 	bl	200013cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
20001390:	230f      	movs	r3, #15
20001392:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
20001394:	2300      	movs	r3, #0
20001396:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
20001398:	2300      	movs	r3, #0
2000139a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
2000139c:	2300      	movs	r3, #0
2000139e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
200013a0:	2300      	movs	r3, #0
200013a2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
200013a4:	f107 0308 	add.w	r3, r7, #8
200013a8:	2100      	movs	r1, #0
200013aa:	4618      	mov	r0, r3
200013ac:	f000 faca 	bl	20001944 <HAL_RCC_ClockConfig>
200013b0:	4603      	mov	r3, r0
200013b2:	2b00      	cmp	r3, #0
200013b4:	d001      	beq.n	200013ba <SystemClock_Config+0xae>
  {
    Error_Handler();
200013b6:	f000 f809 	bl	200013cc <Error_Handler>
  }
}
200013ba:	bf00      	nop
200013bc:	3750      	adds	r7, #80	@ 0x50
200013be:	46bd      	mov	sp, r7
200013c0:	bd80      	pop	{r7, pc}
200013c2:	bf00      	nop
200013c4:	40023800 	.word	0x40023800
200013c8:	40007000 	.word	0x40007000

200013cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
200013cc:	b480      	push	{r7}
200013ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
200013d0:	b672      	cpsid	i
}
200013d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
200013d4:	bf00      	nop
200013d6:	e7fd      	b.n	200013d4 <Error_Handler+0x8>

200013d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
200013d8:	b480      	push	{r7}
200013da:	b083      	sub	sp, #12
200013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
200013de:	2300      	movs	r3, #0
200013e0:	607b      	str	r3, [r7, #4]
200013e2:	4b10      	ldr	r3, [pc, #64]	@ (20001424 <HAL_MspInit+0x4c>)
200013e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200013e6:	4a0f      	ldr	r2, [pc, #60]	@ (20001424 <HAL_MspInit+0x4c>)
200013e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
200013ec:	6453      	str	r3, [r2, #68]	@ 0x44
200013ee:	4b0d      	ldr	r3, [pc, #52]	@ (20001424 <HAL_MspInit+0x4c>)
200013f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200013f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
200013f6:	607b      	str	r3, [r7, #4]
200013f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
200013fa:	2300      	movs	r3, #0
200013fc:	603b      	str	r3, [r7, #0]
200013fe:	4b09      	ldr	r3, [pc, #36]	@ (20001424 <HAL_MspInit+0x4c>)
20001400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20001402:	4a08      	ldr	r2, [pc, #32]	@ (20001424 <HAL_MspInit+0x4c>)
20001404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20001408:	6413      	str	r3, [r2, #64]	@ 0x40
2000140a:	4b06      	ldr	r3, [pc, #24]	@ (20001424 <HAL_MspInit+0x4c>)
2000140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000140e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20001412:	603b      	str	r3, [r7, #0]
20001414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
20001416:	bf00      	nop
20001418:	370c      	adds	r7, #12
2000141a:	46bd      	mov	sp, r7
2000141c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001420:	4770      	bx	lr
20001422:	bf00      	nop
20001424:	40023800 	.word	0x40023800

20001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
20001428:	b480      	push	{r7}
2000142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
2000142c:	bf00      	nop
2000142e:	e7fd      	b.n	2000142c <NMI_Handler+0x4>

20001430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
20001430:	b480      	push	{r7}
20001432:	af00      	add	r7, sp, #0
	__BKPT(10);
20001434:	be0a      	bkpt	0x000a
  while (1)
20001436:	bf00      	nop
20001438:	e7fd      	b.n	20001436 <HardFault_Handler+0x6>

2000143a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
2000143a:	b480      	push	{r7}
2000143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
2000143e:	bf00      	nop
20001440:	e7fd      	b.n	2000143e <MemManage_Handler+0x4>

20001442 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
20001442:	b480      	push	{r7}
20001444:	af00      	add	r7, sp, #0

  while (1)
20001446:	bf00      	nop
20001448:	e7fd      	b.n	20001446 <BusFault_Handler+0x4>

2000144a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
2000144a:	b480      	push	{r7}
2000144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	__BKPT(10);
2000144e:	be0a      	bkpt	0x000a
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
20001450:	bf00      	nop
20001452:	e7fd      	b.n	20001450 <UsageFault_Handler+0x6>

20001454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
20001454:	b480      	push	{r7}
20001456:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
20001458:	bf00      	nop
2000145a:	46bd      	mov	sp, r7
2000145c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001460:	4770      	bx	lr

20001462 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
20001462:	b480      	push	{r7}
20001464:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
20001466:	bf00      	nop
20001468:	46bd      	mov	sp, r7
2000146a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000146e:	4770      	bx	lr

20001470 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
20001470:	b480      	push	{r7}
20001472:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
20001474:	bf00      	nop
20001476:	46bd      	mov	sp, r7
20001478:	f85d 7b04 	ldr.w	r7, [sp], #4
2000147c:	4770      	bx	lr

2000147e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
2000147e:	b580      	push	{r7, lr}
20001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
20001482:	f000 f959 	bl	20001738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
20001486:	bf00      	nop
20001488:	bd80      	pop	{r7, pc}

2000148a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
2000148a:	b480      	push	{r7}
2000148c:	af00      	add	r7, sp, #0
  return 1;
2000148e:	2301      	movs	r3, #1
}
20001490:	4618      	mov	r0, r3
20001492:	46bd      	mov	sp, r7
20001494:	f85d 7b04 	ldr.w	r7, [sp], #4
20001498:	4770      	bx	lr

2000149a <_kill>:

int _kill(int pid, int sig)
{
2000149a:	b580      	push	{r7, lr}
2000149c:	b082      	sub	sp, #8
2000149e:	af00      	add	r7, sp, #0
200014a0:	6078      	str	r0, [r7, #4]
200014a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
200014a4:	f001 faec 	bl	20002a80 <__errno>
200014a8:	4603      	mov	r3, r0
200014aa:	2216      	movs	r2, #22
200014ac:	601a      	str	r2, [r3, #0]
  return -1;
200014ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200014b2:	4618      	mov	r0, r3
200014b4:	3708      	adds	r7, #8
200014b6:	46bd      	mov	sp, r7
200014b8:	bd80      	pop	{r7, pc}

200014ba <_exit>:

void _exit (int status)
{
200014ba:	b580      	push	{r7, lr}
200014bc:	b082      	sub	sp, #8
200014be:	af00      	add	r7, sp, #0
200014c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
200014c2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
200014c6:	6878      	ldr	r0, [r7, #4]
200014c8:	f7ff ffe7 	bl	2000149a <_kill>
  while (1) {}    /* Make sure we hang here */
200014cc:	bf00      	nop
200014ce:	e7fd      	b.n	200014cc <_exit+0x12>

200014d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
200014d0:	b580      	push	{r7, lr}
200014d2:	b086      	sub	sp, #24
200014d4:	af00      	add	r7, sp, #0
200014d6:	60f8      	str	r0, [r7, #12]
200014d8:	60b9      	str	r1, [r7, #8]
200014da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
200014dc:	2300      	movs	r3, #0
200014de:	617b      	str	r3, [r7, #20]
200014e0:	e00a      	b.n	200014f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
200014e2:	f3af 8000 	nop.w
200014e6:	4601      	mov	r1, r0
200014e8:	68bb      	ldr	r3, [r7, #8]
200014ea:	1c5a      	adds	r2, r3, #1
200014ec:	60ba      	str	r2, [r7, #8]
200014ee:	b2ca      	uxtb	r2, r1
200014f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
200014f2:	697b      	ldr	r3, [r7, #20]
200014f4:	3301      	adds	r3, #1
200014f6:	617b      	str	r3, [r7, #20]
200014f8:	697a      	ldr	r2, [r7, #20]
200014fa:	687b      	ldr	r3, [r7, #4]
200014fc:	429a      	cmp	r2, r3
200014fe:	dbf0      	blt.n	200014e2 <_read+0x12>
  }

  return len;
20001500:	687b      	ldr	r3, [r7, #4]
}
20001502:	4618      	mov	r0, r3
20001504:	3718      	adds	r7, #24
20001506:	46bd      	mov	sp, r7
20001508:	bd80      	pop	{r7, pc}

2000150a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
2000150a:	b580      	push	{r7, lr}
2000150c:	b086      	sub	sp, #24
2000150e:	af00      	add	r7, sp, #0
20001510:	60f8      	str	r0, [r7, #12]
20001512:	60b9      	str	r1, [r7, #8]
20001514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
20001516:	2300      	movs	r3, #0
20001518:	617b      	str	r3, [r7, #20]
2000151a:	e009      	b.n	20001530 <_write+0x26>
  {
    __io_putchar(*ptr++);
2000151c:	68bb      	ldr	r3, [r7, #8]
2000151e:	1c5a      	adds	r2, r3, #1
20001520:	60ba      	str	r2, [r7, #8]
20001522:	781b      	ldrb	r3, [r3, #0]
20001524:	4618      	mov	r0, r3
20001526:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000152a:	697b      	ldr	r3, [r7, #20]
2000152c:	3301      	adds	r3, #1
2000152e:	617b      	str	r3, [r7, #20]
20001530:	697a      	ldr	r2, [r7, #20]
20001532:	687b      	ldr	r3, [r7, #4]
20001534:	429a      	cmp	r2, r3
20001536:	dbf1      	blt.n	2000151c <_write+0x12>
  }
  return len;
20001538:	687b      	ldr	r3, [r7, #4]
}
2000153a:	4618      	mov	r0, r3
2000153c:	3718      	adds	r7, #24
2000153e:	46bd      	mov	sp, r7
20001540:	bd80      	pop	{r7, pc}

20001542 <_close>:

int _close(int file)
{
20001542:	b480      	push	{r7}
20001544:	b083      	sub	sp, #12
20001546:	af00      	add	r7, sp, #0
20001548:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
2000154a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
2000154e:	4618      	mov	r0, r3
20001550:	370c      	adds	r7, #12
20001552:	46bd      	mov	sp, r7
20001554:	f85d 7b04 	ldr.w	r7, [sp], #4
20001558:	4770      	bx	lr

2000155a <_fstat>:


int _fstat(int file, struct stat *st)
{
2000155a:	b480      	push	{r7}
2000155c:	b083      	sub	sp, #12
2000155e:	af00      	add	r7, sp, #0
20001560:	6078      	str	r0, [r7, #4]
20001562:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
20001564:	683b      	ldr	r3, [r7, #0]
20001566:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
2000156a:	605a      	str	r2, [r3, #4]
  return 0;
2000156c:	2300      	movs	r3, #0
}
2000156e:	4618      	mov	r0, r3
20001570:	370c      	adds	r7, #12
20001572:	46bd      	mov	sp, r7
20001574:	f85d 7b04 	ldr.w	r7, [sp], #4
20001578:	4770      	bx	lr

2000157a <_isatty>:

int _isatty(int file)
{
2000157a:	b480      	push	{r7}
2000157c:	b083      	sub	sp, #12
2000157e:	af00      	add	r7, sp, #0
20001580:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
20001582:	2301      	movs	r3, #1
}
20001584:	4618      	mov	r0, r3
20001586:	370c      	adds	r7, #12
20001588:	46bd      	mov	sp, r7
2000158a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000158e:	4770      	bx	lr

20001590 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
20001590:	b480      	push	{r7}
20001592:	b085      	sub	sp, #20
20001594:	af00      	add	r7, sp, #0
20001596:	60f8      	str	r0, [r7, #12]
20001598:	60b9      	str	r1, [r7, #8]
2000159a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
2000159c:	2300      	movs	r3, #0
}
2000159e:	4618      	mov	r0, r3
200015a0:	3714      	adds	r7, #20
200015a2:	46bd      	mov	sp, r7
200015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
200015a8:	4770      	bx	lr
	...

200015ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
200015ac:	b580      	push	{r7, lr}
200015ae:	b086      	sub	sp, #24
200015b0:	af00      	add	r7, sp, #0
200015b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
200015b4:	4a14      	ldr	r2, [pc, #80]	@ (20001608 <_sbrk+0x5c>)
200015b6:	4b15      	ldr	r3, [pc, #84]	@ (2000160c <_sbrk+0x60>)
200015b8:	1ad3      	subs	r3, r2, r3
200015ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
200015bc:	697b      	ldr	r3, [r7, #20]
200015be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
200015c0:	4b13      	ldr	r3, [pc, #76]	@ (20001610 <_sbrk+0x64>)
200015c2:	681b      	ldr	r3, [r3, #0]
200015c4:	2b00      	cmp	r3, #0
200015c6:	d102      	bne.n	200015ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
200015c8:	4b11      	ldr	r3, [pc, #68]	@ (20001610 <_sbrk+0x64>)
200015ca:	4a12      	ldr	r2, [pc, #72]	@ (20001614 <_sbrk+0x68>)
200015cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
200015ce:	4b10      	ldr	r3, [pc, #64]	@ (20001610 <_sbrk+0x64>)
200015d0:	681a      	ldr	r2, [r3, #0]
200015d2:	687b      	ldr	r3, [r7, #4]
200015d4:	4413      	add	r3, r2
200015d6:	693a      	ldr	r2, [r7, #16]
200015d8:	429a      	cmp	r2, r3
200015da:	d207      	bcs.n	200015ec <_sbrk+0x40>
  {
    errno = ENOMEM;
200015dc:	f001 fa50 	bl	20002a80 <__errno>
200015e0:	4603      	mov	r3, r0
200015e2:	220c      	movs	r2, #12
200015e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
200015e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
200015ea:	e009      	b.n	20001600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
200015ec:	4b08      	ldr	r3, [pc, #32]	@ (20001610 <_sbrk+0x64>)
200015ee:	681b      	ldr	r3, [r3, #0]
200015f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
200015f2:	4b07      	ldr	r3, [pc, #28]	@ (20001610 <_sbrk+0x64>)
200015f4:	681a      	ldr	r2, [r3, #0]
200015f6:	687b      	ldr	r3, [r7, #4]
200015f8:	4413      	add	r3, r2
200015fa:	4a05      	ldr	r2, [pc, #20]	@ (20001610 <_sbrk+0x64>)
200015fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
200015fe:	68fb      	ldr	r3, [r7, #12]
}
20001600:	4618      	mov	r0, r3
20001602:	3718      	adds	r7, #24
20001604:	46bd      	mov	sp, r7
20001606:	bd80      	pop	{r7, pc}
20001608:	20020000 	.word	0x20020000
2000160c:	00004096 	.word	0x00004096
20001610:	20003790 	.word	0x20003790
20001614:	200038e8 	.word	0x200038e8

20001618 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
20001618:	b480      	push	{r7}
2000161a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
2000161c:	4b08      	ldr	r3, [pc, #32]	@ (20001640 <SystemInit+0x28>)
2000161e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20001622:	4a07      	ldr	r2, [pc, #28]	@ (20001640 <SystemInit+0x28>)
20001624:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
20001628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
2000162c:	4b04      	ldr	r3, [pc, #16]	@ (20001640 <SystemInit+0x28>)
2000162e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
20001632:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
20001634:	bf00      	nop
20001636:	46bd      	mov	sp, r7
20001638:	f85d 7b04 	ldr.w	r7, [sp], #4
2000163c:	4770      	bx	lr
2000163e:	bf00      	nop
20001640:	e000ed00 	.word	0xe000ed00

20001644 <Reset_Handler>:

  .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
20001644:	f8df d030 	ldr.w	sp, [pc, #48]	@ 20001678 <LoopFillZerobss+0xa>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
20001648:	f7ff ffe6 	bl	20001618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
2000164c:	480b      	ldr	r0, [pc, #44]	@ (2000167c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
2000164e:	490c      	ldr	r1, [pc, #48]	@ (20001680 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
20001650:	4a0c      	ldr	r2, [pc, #48]	@ (20001684 <LoopFillZerobss+0x16>)
  movs r3, #0
20001652:	2300      	movs	r3, #0
  b LoopCopyDataInit
20001654:	e002      	b.n	2000165c <LoopCopyDataInit>

20001656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]	//
20001656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
20001658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
2000165a:	3304      	adds	r3, #4

2000165c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
2000165c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
2000165e:	428c      	cmp	r4, r1
  bcc CopyDataInit
20001660:	d3f9      	bcc.n	20001656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
20001662:	4a09      	ldr	r2, [pc, #36]	@ (20001688 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
20001664:	4c09      	ldr	r4, [pc, #36]	@ (2000168c <LoopFillZerobss+0x1e>)
  movs r3, #0
20001666:	2300      	movs	r3, #0
  b LoopFillZerobss
20001668:	e001      	b.n	2000166e <LoopFillZerobss>

2000166a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
2000166a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
2000166c:	3204      	adds	r2, #4

2000166e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
2000166e:	42a2      	cmp	r2, r4
  bcc FillZerobss
20001670:	d3fb      	bcc.n	2000166a <FillZerobss>
  
/* Call static constructors */
    //bl __libc_init_array
/* Call the application's entry point.*/
  bl  main
20001672:	f7ff fe3d 	bl	200012f0 <main>
  bx  lr    
20001676:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
20001678:	20020000 	.word	0x20020000
  ldr r0, =_sdata
2000167c:	2000356c 	.word	0x2000356c
  ldr r1, =_edata
20001680:	200035d4 	.word	0x200035d4
  ldr r2, =_sidata
20001684:	2000356c 	.word	0x2000356c
  ldr r2, =_sbss
20001688:	200035d4 	.word	0x200035d4
  ldr r4, =_ebss
2000168c:	200038e4 	.word	0x200038e4

20001690 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
20001690:	e7fe      	b.n	20001690 <ADC_IRQHandler>
	...

20001694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
20001694:	b580      	push	{r7, lr}
20001696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
20001698:	4b0e      	ldr	r3, [pc, #56]	@ (200016d4 <HAL_Init+0x40>)
2000169a:	681b      	ldr	r3, [r3, #0]
2000169c:	4a0d      	ldr	r2, [pc, #52]	@ (200016d4 <HAL_Init+0x40>)
2000169e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
200016a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
200016a4:	4b0b      	ldr	r3, [pc, #44]	@ (200016d4 <HAL_Init+0x40>)
200016a6:	681b      	ldr	r3, [r3, #0]
200016a8:	4a0a      	ldr	r2, [pc, #40]	@ (200016d4 <HAL_Init+0x40>)
200016aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
200016ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
200016b0:	4b08      	ldr	r3, [pc, #32]	@ (200016d4 <HAL_Init+0x40>)
200016b2:	681b      	ldr	r3, [r3, #0]
200016b4:	4a07      	ldr	r2, [pc, #28]	@ (200016d4 <HAL_Init+0x40>)
200016b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
200016ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
200016bc:	2003      	movs	r0, #3
200016be:	f000 f90d 	bl	200018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
200016c2:	200f      	movs	r0, #15
200016c4:	f000 f808 	bl	200016d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
200016c8:	f7ff fe86 	bl	200013d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
200016cc:	2300      	movs	r3, #0
}
200016ce:	4618      	mov	r0, r3
200016d0:	bd80      	pop	{r7, pc}
200016d2:	bf00      	nop
200016d4:	40023c00 	.word	0x40023c00

200016d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
200016d8:	b580      	push	{r7, lr}
200016da:	b082      	sub	sp, #8
200016dc:	af00      	add	r7, sp, #0
200016de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
200016e0:	4b12      	ldr	r3, [pc, #72]	@ (2000172c <HAL_InitTick+0x54>)
200016e2:	681a      	ldr	r2, [r3, #0]
200016e4:	4b12      	ldr	r3, [pc, #72]	@ (20001730 <HAL_InitTick+0x58>)
200016e6:	781b      	ldrb	r3, [r3, #0]
200016e8:	4619      	mov	r1, r3
200016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
200016ee:	fbb3 f3f1 	udiv	r3, r3, r1
200016f2:	fbb2 f3f3 	udiv	r3, r2, r3
200016f6:	4618      	mov	r0, r3
200016f8:	f000 f917 	bl	2000192a <HAL_SYSTICK_Config>
200016fc:	4603      	mov	r3, r0
200016fe:	2b00      	cmp	r3, #0
20001700:	d001      	beq.n	20001706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
20001702:	2301      	movs	r3, #1
20001704:	e00e      	b.n	20001724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
20001706:	687b      	ldr	r3, [r7, #4]
20001708:	2b0f      	cmp	r3, #15
2000170a:	d80a      	bhi.n	20001722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
2000170c:	2200      	movs	r2, #0
2000170e:	6879      	ldr	r1, [r7, #4]
20001710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20001714:	f000 f8ed 	bl	200018f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
20001718:	4a06      	ldr	r2, [pc, #24]	@ (20001734 <HAL_InitTick+0x5c>)
2000171a:	687b      	ldr	r3, [r7, #4]
2000171c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
2000171e:	2300      	movs	r3, #0
20001720:	e000      	b.n	20001724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
20001722:	2301      	movs	r3, #1
}
20001724:	4618      	mov	r0, r3
20001726:	3708      	adds	r7, #8
20001728:	46bd      	mov	sp, r7
2000172a:	bd80      	pop	{r7, pc}
2000172c:	2000356c 	.word	0x2000356c
20001730:	20003574 	.word	0x20003574
20001734:	20003570 	.word	0x20003570

20001738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
20001738:	b480      	push	{r7}
2000173a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
2000173c:	4b06      	ldr	r3, [pc, #24]	@ (20001758 <HAL_IncTick+0x20>)
2000173e:	781b      	ldrb	r3, [r3, #0]
20001740:	461a      	mov	r2, r3
20001742:	4b06      	ldr	r3, [pc, #24]	@ (2000175c <HAL_IncTick+0x24>)
20001744:	681b      	ldr	r3, [r3, #0]
20001746:	4413      	add	r3, r2
20001748:	4a04      	ldr	r2, [pc, #16]	@ (2000175c <HAL_IncTick+0x24>)
2000174a:	6013      	str	r3, [r2, #0]
}
2000174c:	bf00      	nop
2000174e:	46bd      	mov	sp, r7
20001750:	f85d 7b04 	ldr.w	r7, [sp], #4
20001754:	4770      	bx	lr
20001756:	bf00      	nop
20001758:	20003574 	.word	0x20003574
2000175c:	20003794 	.word	0x20003794

20001760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
20001760:	b480      	push	{r7}
20001762:	af00      	add	r7, sp, #0
  return uwTick;
20001764:	4b03      	ldr	r3, [pc, #12]	@ (20001774 <HAL_GetTick+0x14>)
20001766:	681b      	ldr	r3, [r3, #0]
}
20001768:	4618      	mov	r0, r3
2000176a:	46bd      	mov	sp, r7
2000176c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001770:	4770      	bx	lr
20001772:	bf00      	nop
20001774:	20003794 	.word	0x20003794

20001778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20001778:	b480      	push	{r7}
2000177a:	b085      	sub	sp, #20
2000177c:	af00      	add	r7, sp, #0
2000177e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20001780:	687b      	ldr	r3, [r7, #4]
20001782:	f003 0307 	and.w	r3, r3, #7
20001786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20001788:	4b0c      	ldr	r3, [pc, #48]	@ (200017bc <__NVIC_SetPriorityGrouping+0x44>)
2000178a:	68db      	ldr	r3, [r3, #12]
2000178c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
2000178e:	68ba      	ldr	r2, [r7, #8]
20001790:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20001794:	4013      	ands	r3, r2
20001796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20001798:	68fb      	ldr	r3, [r7, #12]
2000179a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2000179c:	68bb      	ldr	r3, [r7, #8]
2000179e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
200017a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
200017a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200017a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
200017aa:	4a04      	ldr	r2, [pc, #16]	@ (200017bc <__NVIC_SetPriorityGrouping+0x44>)
200017ac:	68bb      	ldr	r3, [r7, #8]
200017ae:	60d3      	str	r3, [r2, #12]
}
200017b0:	bf00      	nop
200017b2:	3714      	adds	r7, #20
200017b4:	46bd      	mov	sp, r7
200017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
200017ba:	4770      	bx	lr
200017bc:	e000ed00 	.word	0xe000ed00

200017c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
200017c0:	b480      	push	{r7}
200017c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
200017c4:	4b04      	ldr	r3, [pc, #16]	@ (200017d8 <__NVIC_GetPriorityGrouping+0x18>)
200017c6:	68db      	ldr	r3, [r3, #12]
200017c8:	0a1b      	lsrs	r3, r3, #8
200017ca:	f003 0307 	and.w	r3, r3, #7
}
200017ce:	4618      	mov	r0, r3
200017d0:	46bd      	mov	sp, r7
200017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200017d6:	4770      	bx	lr
200017d8:	e000ed00 	.word	0xe000ed00

200017dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
200017dc:	b480      	push	{r7}
200017de:	b083      	sub	sp, #12
200017e0:	af00      	add	r7, sp, #0
200017e2:	4603      	mov	r3, r0
200017e4:	6039      	str	r1, [r7, #0]
200017e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
200017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
200017ec:	2b00      	cmp	r3, #0
200017ee:	db0a      	blt.n	20001806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
200017f0:	683b      	ldr	r3, [r7, #0]
200017f2:	b2da      	uxtb	r2, r3
200017f4:	490c      	ldr	r1, [pc, #48]	@ (20001828 <__NVIC_SetPriority+0x4c>)
200017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
200017fa:	0112      	lsls	r2, r2, #4
200017fc:	b2d2      	uxtb	r2, r2
200017fe:	440b      	add	r3, r1
20001800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20001804:	e00a      	b.n	2000181c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20001806:	683b      	ldr	r3, [r7, #0]
20001808:	b2da      	uxtb	r2, r3
2000180a:	4908      	ldr	r1, [pc, #32]	@ (2000182c <__NVIC_SetPriority+0x50>)
2000180c:	79fb      	ldrb	r3, [r7, #7]
2000180e:	f003 030f 	and.w	r3, r3, #15
20001812:	3b04      	subs	r3, #4
20001814:	0112      	lsls	r2, r2, #4
20001816:	b2d2      	uxtb	r2, r2
20001818:	440b      	add	r3, r1
2000181a:	761a      	strb	r2, [r3, #24]
}
2000181c:	bf00      	nop
2000181e:	370c      	adds	r7, #12
20001820:	46bd      	mov	sp, r7
20001822:	f85d 7b04 	ldr.w	r7, [sp], #4
20001826:	4770      	bx	lr
20001828:	e000e100 	.word	0xe000e100
2000182c:	e000ed00 	.word	0xe000ed00

20001830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
20001830:	b480      	push	{r7}
20001832:	b089      	sub	sp, #36	@ 0x24
20001834:	af00      	add	r7, sp, #0
20001836:	60f8      	str	r0, [r7, #12]
20001838:	60b9      	str	r1, [r7, #8]
2000183a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
2000183c:	68fb      	ldr	r3, [r7, #12]
2000183e:	f003 0307 	and.w	r3, r3, #7
20001842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
20001844:	69fb      	ldr	r3, [r7, #28]
20001846:	f1c3 0307 	rsb	r3, r3, #7
2000184a:	2b04      	cmp	r3, #4
2000184c:	bf28      	it	cs
2000184e:	2304      	movcs	r3, #4
20001850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
20001852:	69fb      	ldr	r3, [r7, #28]
20001854:	3304      	adds	r3, #4
20001856:	2b06      	cmp	r3, #6
20001858:	d902      	bls.n	20001860 <NVIC_EncodePriority+0x30>
2000185a:	69fb      	ldr	r3, [r7, #28]
2000185c:	3b03      	subs	r3, #3
2000185e:	e000      	b.n	20001862 <NVIC_EncodePriority+0x32>
20001860:	2300      	movs	r3, #0
20001862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20001864:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20001868:	69bb      	ldr	r3, [r7, #24]
2000186a:	fa02 f303 	lsl.w	r3, r2, r3
2000186e:	43da      	mvns	r2, r3
20001870:	68bb      	ldr	r3, [r7, #8]
20001872:	401a      	ands	r2, r3
20001874:	697b      	ldr	r3, [r7, #20]
20001876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
20001878:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
2000187c:	697b      	ldr	r3, [r7, #20]
2000187e:	fa01 f303 	lsl.w	r3, r1, r3
20001882:	43d9      	mvns	r1, r3
20001884:	687b      	ldr	r3, [r7, #4]
20001886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20001888:	4313      	orrs	r3, r2
         );
}
2000188a:	4618      	mov	r0, r3
2000188c:	3724      	adds	r7, #36	@ 0x24
2000188e:	46bd      	mov	sp, r7
20001890:	f85d 7b04 	ldr.w	r7, [sp], #4
20001894:	4770      	bx	lr
	...

20001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
20001898:	b580      	push	{r7, lr}
2000189a:	b082      	sub	sp, #8
2000189c:	af00      	add	r7, sp, #0
2000189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
200018a0:	687b      	ldr	r3, [r7, #4]
200018a2:	3b01      	subs	r3, #1
200018a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
200018a8:	d301      	bcc.n	200018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
200018aa:	2301      	movs	r3, #1
200018ac:	e00f      	b.n	200018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
200018ae:	4a0a      	ldr	r2, [pc, #40]	@ (200018d8 <SysTick_Config+0x40>)
200018b0:	687b      	ldr	r3, [r7, #4]
200018b2:	3b01      	subs	r3, #1
200018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
200018b6:	210f      	movs	r1, #15
200018b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200018bc:	f7ff ff8e 	bl	200017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
200018c0:	4b05      	ldr	r3, [pc, #20]	@ (200018d8 <SysTick_Config+0x40>)
200018c2:	2200      	movs	r2, #0
200018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
200018c6:	4b04      	ldr	r3, [pc, #16]	@ (200018d8 <SysTick_Config+0x40>)
200018c8:	2207      	movs	r2, #7
200018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
200018cc:	2300      	movs	r3, #0
}
200018ce:	4618      	mov	r0, r3
200018d0:	3708      	adds	r7, #8
200018d2:	46bd      	mov	sp, r7
200018d4:	bd80      	pop	{r7, pc}
200018d6:	bf00      	nop
200018d8:	e000e010 	.word	0xe000e010

200018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
200018dc:	b580      	push	{r7, lr}
200018de:	b082      	sub	sp, #8
200018e0:	af00      	add	r7, sp, #0
200018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
200018e4:	6878      	ldr	r0, [r7, #4]
200018e6:	f7ff ff47 	bl	20001778 <__NVIC_SetPriorityGrouping>
}
200018ea:	bf00      	nop
200018ec:	3708      	adds	r7, #8
200018ee:	46bd      	mov	sp, r7
200018f0:	bd80      	pop	{r7, pc}

200018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
200018f2:	b580      	push	{r7, lr}
200018f4:	b086      	sub	sp, #24
200018f6:	af00      	add	r7, sp, #0
200018f8:	4603      	mov	r3, r0
200018fa:	60b9      	str	r1, [r7, #8]
200018fc:	607a      	str	r2, [r7, #4]
200018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
20001900:	2300      	movs	r3, #0
20001902:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
20001904:	f7ff ff5c 	bl	200017c0 <__NVIC_GetPriorityGrouping>
20001908:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
2000190a:	687a      	ldr	r2, [r7, #4]
2000190c:	68b9      	ldr	r1, [r7, #8]
2000190e:	6978      	ldr	r0, [r7, #20]
20001910:	f7ff ff8e 	bl	20001830 <NVIC_EncodePriority>
20001914:	4602      	mov	r2, r0
20001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
2000191a:	4611      	mov	r1, r2
2000191c:	4618      	mov	r0, r3
2000191e:	f7ff ff5d 	bl	200017dc <__NVIC_SetPriority>
}
20001922:	bf00      	nop
20001924:	3718      	adds	r7, #24
20001926:	46bd      	mov	sp, r7
20001928:	bd80      	pop	{r7, pc}

2000192a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
2000192a:	b580      	push	{r7, lr}
2000192c:	b082      	sub	sp, #8
2000192e:	af00      	add	r7, sp, #0
20001930:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
20001932:	6878      	ldr	r0, [r7, #4]
20001934:	f7ff ffb0 	bl	20001898 <SysTick_Config>
20001938:	4603      	mov	r3, r0
}
2000193a:	4618      	mov	r0, r3
2000193c:	3708      	adds	r7, #8
2000193e:	46bd      	mov	sp, r7
20001940:	bd80      	pop	{r7, pc}
	...

20001944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
20001944:	b580      	push	{r7, lr}
20001946:	b084      	sub	sp, #16
20001948:	af00      	add	r7, sp, #0
2000194a:	6078      	str	r0, [r7, #4]
2000194c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
2000194e:	687b      	ldr	r3, [r7, #4]
20001950:	2b00      	cmp	r3, #0
20001952:	d101      	bne.n	20001958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
20001954:	2301      	movs	r3, #1
20001956:	e0cc      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
20001958:	4b68      	ldr	r3, [pc, #416]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
2000195a:	681b      	ldr	r3, [r3, #0]
2000195c:	f003 030f 	and.w	r3, r3, #15
20001960:	683a      	ldr	r2, [r7, #0]
20001962:	429a      	cmp	r2, r3
20001964:	d90c      	bls.n	20001980 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
20001966:	4b65      	ldr	r3, [pc, #404]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
20001968:	683a      	ldr	r2, [r7, #0]
2000196a:	b2d2      	uxtb	r2, r2
2000196c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000196e:	4b63      	ldr	r3, [pc, #396]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
20001970:	681b      	ldr	r3, [r3, #0]
20001972:	f003 030f 	and.w	r3, r3, #15
20001976:	683a      	ldr	r2, [r7, #0]
20001978:	429a      	cmp	r2, r3
2000197a:	d001      	beq.n	20001980 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
2000197c:	2301      	movs	r3, #1
2000197e:	e0b8      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
20001980:	687b      	ldr	r3, [r7, #4]
20001982:	681b      	ldr	r3, [r3, #0]
20001984:	f003 0302 	and.w	r3, r3, #2
20001988:	2b00      	cmp	r3, #0
2000198a:	d020      	beq.n	200019ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000198c:	687b      	ldr	r3, [r7, #4]
2000198e:	681b      	ldr	r3, [r3, #0]
20001990:	f003 0304 	and.w	r3, r3, #4
20001994:	2b00      	cmp	r3, #0
20001996:	d005      	beq.n	200019a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
20001998:	4b59      	ldr	r3, [pc, #356]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
2000199a:	689b      	ldr	r3, [r3, #8]
2000199c:	4a58      	ldr	r2, [pc, #352]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
2000199e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
200019a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
200019a4:	687b      	ldr	r3, [r7, #4]
200019a6:	681b      	ldr	r3, [r3, #0]
200019a8:	f003 0308 	and.w	r3, r3, #8
200019ac:	2b00      	cmp	r3, #0
200019ae:	d005      	beq.n	200019bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
200019b0:	4b53      	ldr	r3, [pc, #332]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
200019b2:	689b      	ldr	r3, [r3, #8]
200019b4:	4a52      	ldr	r2, [pc, #328]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
200019b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
200019ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
200019bc:	4b50      	ldr	r3, [pc, #320]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
200019be:	689b      	ldr	r3, [r3, #8]
200019c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
200019c4:	687b      	ldr	r3, [r7, #4]
200019c6:	689b      	ldr	r3, [r3, #8]
200019c8:	494d      	ldr	r1, [pc, #308]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
200019ca:	4313      	orrs	r3, r2
200019cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
200019ce:	687b      	ldr	r3, [r7, #4]
200019d0:	681b      	ldr	r3, [r3, #0]
200019d2:	f003 0301 	and.w	r3, r3, #1
200019d6:	2b00      	cmp	r3, #0
200019d8:	d044      	beq.n	20001a64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
200019da:	687b      	ldr	r3, [r7, #4]
200019dc:	685b      	ldr	r3, [r3, #4]
200019de:	2b01      	cmp	r3, #1
200019e0:	d107      	bne.n	200019f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
200019e2:	4b47      	ldr	r3, [pc, #284]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
200019e4:	681b      	ldr	r3, [r3, #0]
200019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200019ea:	2b00      	cmp	r3, #0
200019ec:	d119      	bne.n	20001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
200019ee:	2301      	movs	r3, #1
200019f0:	e07f      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
200019f2:	687b      	ldr	r3, [r7, #4]
200019f4:	685b      	ldr	r3, [r3, #4]
200019f6:	2b02      	cmp	r3, #2
200019f8:	d003      	beq.n	20001a02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
200019fa:	687b      	ldr	r3, [r7, #4]
200019fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
200019fe:	2b03      	cmp	r3, #3
20001a00:	d107      	bne.n	20001a12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
20001a02:	4b3f      	ldr	r3, [pc, #252]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a04:	681b      	ldr	r3, [r3, #0]
20001a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20001a0a:	2b00      	cmp	r3, #0
20001a0c:	d109      	bne.n	20001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
20001a0e:	2301      	movs	r3, #1
20001a10:	e06f      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
20001a12:	4b3b      	ldr	r3, [pc, #236]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a14:	681b      	ldr	r3, [r3, #0]
20001a16:	f003 0302 	and.w	r3, r3, #2
20001a1a:	2b00      	cmp	r3, #0
20001a1c:	d101      	bne.n	20001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
20001a1e:	2301      	movs	r3, #1
20001a20:	e067      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
20001a22:	4b37      	ldr	r3, [pc, #220]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a24:	689b      	ldr	r3, [r3, #8]
20001a26:	f023 0203 	bic.w	r2, r3, #3
20001a2a:	687b      	ldr	r3, [r7, #4]
20001a2c:	685b      	ldr	r3, [r3, #4]
20001a2e:	4934      	ldr	r1, [pc, #208]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a30:	4313      	orrs	r3, r2
20001a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
20001a34:	f7ff fe94 	bl	20001760 <HAL_GetTick>
20001a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
20001a3a:	e00a      	b.n	20001a52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
20001a3c:	f7ff fe90 	bl	20001760 <HAL_GetTick>
20001a40:	4602      	mov	r2, r0
20001a42:	68fb      	ldr	r3, [r7, #12]
20001a44:	1ad3      	subs	r3, r2, r3
20001a46:	f241 3288 	movw	r2, #5000	@ 0x1388
20001a4a:	4293      	cmp	r3, r2
20001a4c:	d901      	bls.n	20001a52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
20001a4e:	2303      	movs	r3, #3
20001a50:	e04f      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
20001a52:	4b2b      	ldr	r3, [pc, #172]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a54:	689b      	ldr	r3, [r3, #8]
20001a56:	f003 020c 	and.w	r2, r3, #12
20001a5a:	687b      	ldr	r3, [r7, #4]
20001a5c:	685b      	ldr	r3, [r3, #4]
20001a5e:	009b      	lsls	r3, r3, #2
20001a60:	429a      	cmp	r2, r3
20001a62:	d1eb      	bne.n	20001a3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
20001a64:	4b25      	ldr	r3, [pc, #148]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
20001a66:	681b      	ldr	r3, [r3, #0]
20001a68:	f003 030f 	and.w	r3, r3, #15
20001a6c:	683a      	ldr	r2, [r7, #0]
20001a6e:	429a      	cmp	r2, r3
20001a70:	d20c      	bcs.n	20001a8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
20001a72:	4b22      	ldr	r3, [pc, #136]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
20001a74:	683a      	ldr	r2, [r7, #0]
20001a76:	b2d2      	uxtb	r2, r2
20001a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
20001a7a:	4b20      	ldr	r3, [pc, #128]	@ (20001afc <HAL_RCC_ClockConfig+0x1b8>)
20001a7c:	681b      	ldr	r3, [r3, #0]
20001a7e:	f003 030f 	and.w	r3, r3, #15
20001a82:	683a      	ldr	r2, [r7, #0]
20001a84:	429a      	cmp	r2, r3
20001a86:	d001      	beq.n	20001a8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
20001a88:	2301      	movs	r3, #1
20001a8a:	e032      	b.n	20001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
20001a8c:	687b      	ldr	r3, [r7, #4]
20001a8e:	681b      	ldr	r3, [r3, #0]
20001a90:	f003 0304 	and.w	r3, r3, #4
20001a94:	2b00      	cmp	r3, #0
20001a96:	d008      	beq.n	20001aaa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
20001a98:	4b19      	ldr	r3, [pc, #100]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001a9a:	689b      	ldr	r3, [r3, #8]
20001a9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
20001aa0:	687b      	ldr	r3, [r7, #4]
20001aa2:	68db      	ldr	r3, [r3, #12]
20001aa4:	4916      	ldr	r1, [pc, #88]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001aa6:	4313      	orrs	r3, r2
20001aa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
20001aaa:	687b      	ldr	r3, [r7, #4]
20001aac:	681b      	ldr	r3, [r3, #0]
20001aae:	f003 0308 	and.w	r3, r3, #8
20001ab2:	2b00      	cmp	r3, #0
20001ab4:	d009      	beq.n	20001aca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
20001ab6:	4b12      	ldr	r3, [pc, #72]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001ab8:	689b      	ldr	r3, [r3, #8]
20001aba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
20001abe:	687b      	ldr	r3, [r7, #4]
20001ac0:	691b      	ldr	r3, [r3, #16]
20001ac2:	00db      	lsls	r3, r3, #3
20001ac4:	490e      	ldr	r1, [pc, #56]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001ac6:	4313      	orrs	r3, r2
20001ac8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
20001aca:	f000 f821 	bl	20001b10 <HAL_RCC_GetSysClockFreq>
20001ace:	4602      	mov	r2, r0
20001ad0:	4b0b      	ldr	r3, [pc, #44]	@ (20001b00 <HAL_RCC_ClockConfig+0x1bc>)
20001ad2:	689b      	ldr	r3, [r3, #8]
20001ad4:	091b      	lsrs	r3, r3, #4
20001ad6:	f003 030f 	and.w	r3, r3, #15
20001ada:	490a      	ldr	r1, [pc, #40]	@ (20001b04 <HAL_RCC_ClockConfig+0x1c0>)
20001adc:	5ccb      	ldrb	r3, [r1, r3]
20001ade:	fa22 f303 	lsr.w	r3, r2, r3
20001ae2:	4a09      	ldr	r2, [pc, #36]	@ (20001b08 <HAL_RCC_ClockConfig+0x1c4>)
20001ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
20001ae6:	4b09      	ldr	r3, [pc, #36]	@ (20001b0c <HAL_RCC_ClockConfig+0x1c8>)
20001ae8:	681b      	ldr	r3, [r3, #0]
20001aea:	4618      	mov	r0, r3
20001aec:	f7ff fdf4 	bl	200016d8 <HAL_InitTick>

  return HAL_OK;
20001af0:	2300      	movs	r3, #0
}
20001af2:	4618      	mov	r0, r3
20001af4:	3710      	adds	r7, #16
20001af6:	46bd      	mov	sp, r7
20001af8:	bd80      	pop	{r7, pc}
20001afa:	bf00      	nop
20001afc:	40023c00 	.word	0x40023c00
20001b00:	40023800 	.word	0x40023800
20001b04:	2000346c 	.word	0x2000346c
20001b08:	2000356c 	.word	0x2000356c
20001b0c:	20003570 	.word	0x20003570

20001b10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
20001b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20001b14:	b0a6      	sub	sp, #152	@ 0x98
20001b16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
20001b18:	2300      	movs	r3, #0
20001b1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
20001b1e:	2300      	movs	r3, #0
20001b20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
20001b24:	2300      	movs	r3, #0
20001b26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
20001b2a:	2300      	movs	r3, #0
20001b2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
20001b30:	2300      	movs	r3, #0
20001b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
20001b36:	4bc8      	ldr	r3, [pc, #800]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001b38:	689b      	ldr	r3, [r3, #8]
20001b3a:	f003 030c 	and.w	r3, r3, #12
20001b3e:	2b0c      	cmp	r3, #12
20001b40:	f200 817e 	bhi.w	20001e40 <HAL_RCC_GetSysClockFreq+0x330>
20001b44:	a201      	add	r2, pc, #4	@ (adr r2, 20001b4c <HAL_RCC_GetSysClockFreq+0x3c>)
20001b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001b4a:	bf00      	nop
20001b4c:	20001b81 	.word	0x20001b81
20001b50:	20001e41 	.word	0x20001e41
20001b54:	20001e41 	.word	0x20001e41
20001b58:	20001e41 	.word	0x20001e41
20001b5c:	20001b89 	.word	0x20001b89
20001b60:	20001e41 	.word	0x20001e41
20001b64:	20001e41 	.word	0x20001e41
20001b68:	20001e41 	.word	0x20001e41
20001b6c:	20001b91 	.word	0x20001b91
20001b70:	20001e41 	.word	0x20001e41
20001b74:	20001e41 	.word	0x20001e41
20001b78:	20001e41 	.word	0x20001e41
20001b7c:	20001cfb 	.word	0x20001cfb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
20001b80:	4bb6      	ldr	r3, [pc, #728]	@ (20001e5c <HAL_RCC_GetSysClockFreq+0x34c>)
20001b82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
20001b86:	e15f      	b.n	20001e48 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
20001b88:	4bb5      	ldr	r3, [pc, #724]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x350>)
20001b8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
20001b8e:	e15b      	b.n	20001e48 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
20001b90:	4bb1      	ldr	r3, [pc, #708]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001b92:	685b      	ldr	r3, [r3, #4]
20001b94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001b98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
20001b9c:	4bae      	ldr	r3, [pc, #696]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001b9e:	685b      	ldr	r3, [r3, #4]
20001ba0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001ba4:	2b00      	cmp	r3, #0
20001ba6:	d031      	beq.n	20001c0c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
20001ba8:	4bab      	ldr	r3, [pc, #684]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001baa:	685b      	ldr	r3, [r3, #4]
20001bac:	099b      	lsrs	r3, r3, #6
20001bae:	2200      	movs	r2, #0
20001bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
20001bb2:	66fa      	str	r2, [r7, #108]	@ 0x6c
20001bb4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20001bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001bba:	663b      	str	r3, [r7, #96]	@ 0x60
20001bbc:	2300      	movs	r3, #0
20001bbe:	667b      	str	r3, [r7, #100]	@ 0x64
20001bc0:	4ba7      	ldr	r3, [pc, #668]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x350>)
20001bc2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
20001bc6:	462a      	mov	r2, r5
20001bc8:	fb03 f202 	mul.w	r2, r3, r2
20001bcc:	2300      	movs	r3, #0
20001bce:	4621      	mov	r1, r4
20001bd0:	fb01 f303 	mul.w	r3, r1, r3
20001bd4:	4413      	add	r3, r2
20001bd6:	4aa2      	ldr	r2, [pc, #648]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x350>)
20001bd8:	4621      	mov	r1, r4
20001bda:	fba1 1202 	umull	r1, r2, r1, r2
20001bde:	67fa      	str	r2, [r7, #124]	@ 0x7c
20001be0:	460a      	mov	r2, r1
20001be2:	67ba      	str	r2, [r7, #120]	@ 0x78
20001be4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20001be6:	4413      	add	r3, r2
20001be8:	67fb      	str	r3, [r7, #124]	@ 0x7c
20001bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20001bee:	2200      	movs	r2, #0
20001bf0:	65bb      	str	r3, [r7, #88]	@ 0x58
20001bf2:	65fa      	str	r2, [r7, #92]	@ 0x5c
20001bf4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
20001bf8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
20001bfc:	f7fe fb88 	bl	20000310 <__aeabi_uldivmod>
20001c00:	4602      	mov	r2, r0
20001c02:	460b      	mov	r3, r1
20001c04:	4613      	mov	r3, r2
20001c06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20001c0a:	e064      	b.n	20001cd6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
20001c0c:	4b92      	ldr	r3, [pc, #584]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001c0e:	685b      	ldr	r3, [r3, #4]
20001c10:	099b      	lsrs	r3, r3, #6
20001c12:	2200      	movs	r2, #0
20001c14:	653b      	str	r3, [r7, #80]	@ 0x50
20001c16:	657a      	str	r2, [r7, #84]	@ 0x54
20001c18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20001c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
20001c20:	2300      	movs	r3, #0
20001c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
20001c24:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
20001c28:	4622      	mov	r2, r4
20001c2a:	462b      	mov	r3, r5
20001c2c:	f04f 0000 	mov.w	r0, #0
20001c30:	f04f 0100 	mov.w	r1, #0
20001c34:	0159      	lsls	r1, r3, #5
20001c36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
20001c3a:	0150      	lsls	r0, r2, #5
20001c3c:	4602      	mov	r2, r0
20001c3e:	460b      	mov	r3, r1
20001c40:	4621      	mov	r1, r4
20001c42:	1a51      	subs	r1, r2, r1
20001c44:	6139      	str	r1, [r7, #16]
20001c46:	4629      	mov	r1, r5
20001c48:	eb63 0301 	sbc.w	r3, r3, r1
20001c4c:	617b      	str	r3, [r7, #20]
20001c4e:	f04f 0200 	mov.w	r2, #0
20001c52:	f04f 0300 	mov.w	r3, #0
20001c56:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
20001c5a:	4659      	mov	r1, fp
20001c5c:	018b      	lsls	r3, r1, #6
20001c5e:	4651      	mov	r1, sl
20001c60:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
20001c64:	4651      	mov	r1, sl
20001c66:	018a      	lsls	r2, r1, #6
20001c68:	4651      	mov	r1, sl
20001c6a:	ebb2 0801 	subs.w	r8, r2, r1
20001c6e:	4659      	mov	r1, fp
20001c70:	eb63 0901 	sbc.w	r9, r3, r1
20001c74:	f04f 0200 	mov.w	r2, #0
20001c78:	f04f 0300 	mov.w	r3, #0
20001c7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
20001c80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
20001c84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
20001c88:	4690      	mov	r8, r2
20001c8a:	4699      	mov	r9, r3
20001c8c:	4623      	mov	r3, r4
20001c8e:	eb18 0303 	adds.w	r3, r8, r3
20001c92:	60bb      	str	r3, [r7, #8]
20001c94:	462b      	mov	r3, r5
20001c96:	eb49 0303 	adc.w	r3, r9, r3
20001c9a:	60fb      	str	r3, [r7, #12]
20001c9c:	f04f 0200 	mov.w	r2, #0
20001ca0:	f04f 0300 	mov.w	r3, #0
20001ca4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
20001ca8:	4629      	mov	r1, r5
20001caa:	028b      	lsls	r3, r1, #10
20001cac:	4621      	mov	r1, r4
20001cae:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
20001cb2:	4621      	mov	r1, r4
20001cb4:	028a      	lsls	r2, r1, #10
20001cb6:	4610      	mov	r0, r2
20001cb8:	4619      	mov	r1, r3
20001cba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20001cbe:	2200      	movs	r2, #0
20001cc0:	643b      	str	r3, [r7, #64]	@ 0x40
20001cc2:	647a      	str	r2, [r7, #68]	@ 0x44
20001cc4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
20001cc8:	f7fe fb22 	bl	20000310 <__aeabi_uldivmod>
20001ccc:	4602      	mov	r2, r0
20001cce:	460b      	mov	r3, r1
20001cd0:	4613      	mov	r3, r2
20001cd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
20001cd6:	4b60      	ldr	r3, [pc, #384]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001cd8:	685b      	ldr	r3, [r3, #4]
20001cda:	0c1b      	lsrs	r3, r3, #16
20001cdc:	f003 0303 	and.w	r3, r3, #3
20001ce0:	3301      	adds	r3, #1
20001ce2:	005b      	lsls	r3, r3, #1
20001ce4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
20001ce8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
20001cec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
20001cf0:	fbb2 f3f3 	udiv	r3, r2, r3
20001cf4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
20001cf8:	e0a6      	b.n	20001e48 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
20001cfa:	4b57      	ldr	r3, [pc, #348]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001cfc:	685b      	ldr	r3, [r3, #4]
20001cfe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
20001d06:	4b54      	ldr	r3, [pc, #336]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001d08:	685b      	ldr	r3, [r3, #4]
20001d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001d0e:	2b00      	cmp	r3, #0
20001d10:	d02a      	beq.n	20001d68 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
20001d12:	4b51      	ldr	r3, [pc, #324]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001d14:	685b      	ldr	r3, [r3, #4]
20001d16:	099b      	lsrs	r3, r3, #6
20001d18:	2200      	movs	r2, #0
20001d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
20001d1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
20001d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20001d20:	f3c3 0008 	ubfx	r0, r3, #0, #9
20001d24:	2100      	movs	r1, #0
20001d26:	4b4e      	ldr	r3, [pc, #312]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x350>)
20001d28:	fb03 f201 	mul.w	r2, r3, r1
20001d2c:	2300      	movs	r3, #0
20001d2e:	fb00 f303 	mul.w	r3, r0, r3
20001d32:	4413      	add	r3, r2
20001d34:	4a4a      	ldr	r2, [pc, #296]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x350>)
20001d36:	fba0 1202 	umull	r1, r2, r0, r2
20001d3a:	677a      	str	r2, [r7, #116]	@ 0x74
20001d3c:	460a      	mov	r2, r1
20001d3e:	673a      	str	r2, [r7, #112]	@ 0x70
20001d40:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
20001d42:	4413      	add	r3, r2
20001d44:	677b      	str	r3, [r7, #116]	@ 0x74
20001d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20001d4a:	2200      	movs	r2, #0
20001d4c:	633b      	str	r3, [r7, #48]	@ 0x30
20001d4e:	637a      	str	r2, [r7, #52]	@ 0x34
20001d50:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
20001d54:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
20001d58:	f7fe fada 	bl	20000310 <__aeabi_uldivmod>
20001d5c:	4602      	mov	r2, r0
20001d5e:	460b      	mov	r3, r1
20001d60:	4613      	mov	r3, r2
20001d62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20001d66:	e05b      	b.n	20001e20 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
20001d68:	4b3b      	ldr	r3, [pc, #236]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001d6a:	685b      	ldr	r3, [r3, #4]
20001d6c:	099b      	lsrs	r3, r3, #6
20001d6e:	2200      	movs	r2, #0
20001d70:	62bb      	str	r3, [r7, #40]	@ 0x28
20001d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
20001d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20001d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001d7a:	623b      	str	r3, [r7, #32]
20001d7c:	2300      	movs	r3, #0
20001d7e:	627b      	str	r3, [r7, #36]	@ 0x24
20001d80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
20001d84:	4642      	mov	r2, r8
20001d86:	464b      	mov	r3, r9
20001d88:	f04f 0000 	mov.w	r0, #0
20001d8c:	f04f 0100 	mov.w	r1, #0
20001d90:	0159      	lsls	r1, r3, #5
20001d92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
20001d96:	0150      	lsls	r0, r2, #5
20001d98:	4602      	mov	r2, r0
20001d9a:	460b      	mov	r3, r1
20001d9c:	4641      	mov	r1, r8
20001d9e:	ebb2 0a01 	subs.w	sl, r2, r1
20001da2:	4649      	mov	r1, r9
20001da4:	eb63 0b01 	sbc.w	fp, r3, r1
20001da8:	f04f 0200 	mov.w	r2, #0
20001dac:	f04f 0300 	mov.w	r3, #0
20001db0:	ea4f 138b 	mov.w	r3, fp, lsl #6
20001db4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
20001db8:	ea4f 128a 	mov.w	r2, sl, lsl #6
20001dbc:	ebb2 040a 	subs.w	r4, r2, sl
20001dc0:	eb63 050b 	sbc.w	r5, r3, fp
20001dc4:	f04f 0200 	mov.w	r2, #0
20001dc8:	f04f 0300 	mov.w	r3, #0
20001dcc:	00eb      	lsls	r3, r5, #3
20001dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
20001dd2:	00e2      	lsls	r2, r4, #3
20001dd4:	4614      	mov	r4, r2
20001dd6:	461d      	mov	r5, r3
20001dd8:	4643      	mov	r3, r8
20001dda:	18e3      	adds	r3, r4, r3
20001ddc:	603b      	str	r3, [r7, #0]
20001dde:	464b      	mov	r3, r9
20001de0:	eb45 0303 	adc.w	r3, r5, r3
20001de4:	607b      	str	r3, [r7, #4]
20001de6:	f04f 0200 	mov.w	r2, #0
20001dea:	f04f 0300 	mov.w	r3, #0
20001dee:	e9d7 4500 	ldrd	r4, r5, [r7]
20001df2:	4629      	mov	r1, r5
20001df4:	028b      	lsls	r3, r1, #10
20001df6:	4621      	mov	r1, r4
20001df8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
20001dfc:	4621      	mov	r1, r4
20001dfe:	028a      	lsls	r2, r1, #10
20001e00:	4610      	mov	r0, r2
20001e02:	4619      	mov	r1, r3
20001e04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20001e08:	2200      	movs	r2, #0
20001e0a:	61bb      	str	r3, [r7, #24]
20001e0c:	61fa      	str	r2, [r7, #28]
20001e0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
20001e12:	f7fe fa7d 	bl	20000310 <__aeabi_uldivmod>
20001e16:	4602      	mov	r2, r0
20001e18:	460b      	mov	r3, r1
20001e1a:	4613      	mov	r3, r2
20001e1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
20001e20:	4b0d      	ldr	r3, [pc, #52]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x348>)
20001e22:	685b      	ldr	r3, [r3, #4]
20001e24:	0f1b      	lsrs	r3, r3, #28
20001e26:	f003 0307 	and.w	r3, r3, #7
20001e2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
20001e2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
20001e32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
20001e36:	fbb2 f3f3 	udiv	r3, r2, r3
20001e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
20001e3e:	e003      	b.n	20001e48 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
20001e40:	4b06      	ldr	r3, [pc, #24]	@ (20001e5c <HAL_RCC_GetSysClockFreq+0x34c>)
20001e42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
20001e46:	bf00      	nop
    }
  }
  return sysclockfreq;
20001e48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
20001e4c:	4618      	mov	r0, r3
20001e4e:	3798      	adds	r7, #152	@ 0x98
20001e50:	46bd      	mov	sp, r7
20001e52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20001e56:	bf00      	nop
20001e58:	40023800 	.word	0x40023800
20001e5c:	00f42400 	.word	0x00f42400
20001e60:	017d7840 	.word	0x017d7840

20001e64 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
20001e64:	b580      	push	{r7, lr}
20001e66:	b086      	sub	sp, #24
20001e68:	af00      	add	r7, sp, #0
20001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
20001e6c:	687b      	ldr	r3, [r7, #4]
20001e6e:	2b00      	cmp	r3, #0
20001e70:	d101      	bne.n	20001e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
20001e72:	2301      	movs	r3, #1
20001e74:	e28d      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
20001e76:	687b      	ldr	r3, [r7, #4]
20001e78:	681b      	ldr	r3, [r3, #0]
20001e7a:	f003 0301 	and.w	r3, r3, #1
20001e7e:	2b00      	cmp	r3, #0
20001e80:	f000 8083 	beq.w	20001f8a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
20001e84:	4b94      	ldr	r3, [pc, #592]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001e86:	689b      	ldr	r3, [r3, #8]
20001e88:	f003 030c 	and.w	r3, r3, #12
20001e8c:	2b04      	cmp	r3, #4
20001e8e:	d019      	beq.n	20001ec4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
20001e90:	4b91      	ldr	r3, [pc, #580]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001e92:	689b      	ldr	r3, [r3, #8]
20001e94:	f003 030c 	and.w	r3, r3, #12
        || \
20001e98:	2b08      	cmp	r3, #8
20001e9a:	d106      	bne.n	20001eaa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
20001e9c:	4b8e      	ldr	r3, [pc, #568]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001e9e:	685b      	ldr	r3, [r3, #4]
20001ea0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20001ea8:	d00c      	beq.n	20001ec4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
20001eaa:	4b8b      	ldr	r3, [pc, #556]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001eac:	689b      	ldr	r3, [r3, #8]
20001eae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
20001eb2:	2b0c      	cmp	r3, #12
20001eb4:	d112      	bne.n	20001edc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
20001eb6:	4b88      	ldr	r3, [pc, #544]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001eb8:	685b      	ldr	r3, [r3, #4]
20001eba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001ebe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20001ec2:	d10b      	bne.n	20001edc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
20001ec4:	4b84      	ldr	r3, [pc, #528]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001ec6:	681b      	ldr	r3, [r3, #0]
20001ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001ecc:	2b00      	cmp	r3, #0
20001ece:	d05b      	beq.n	20001f88 <HAL_RCC_OscConfig+0x124>
20001ed0:	687b      	ldr	r3, [r7, #4]
20001ed2:	685b      	ldr	r3, [r3, #4]
20001ed4:	2b00      	cmp	r3, #0
20001ed6:	d157      	bne.n	20001f88 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
20001ed8:	2301      	movs	r3, #1
20001eda:	e25a      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
20001edc:	687b      	ldr	r3, [r7, #4]
20001ede:	685b      	ldr	r3, [r3, #4]
20001ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20001ee4:	d106      	bne.n	20001ef4 <HAL_RCC_OscConfig+0x90>
20001ee6:	4b7c      	ldr	r3, [pc, #496]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001ee8:	681b      	ldr	r3, [r3, #0]
20001eea:	4a7b      	ldr	r2, [pc, #492]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20001ef0:	6013      	str	r3, [r2, #0]
20001ef2:	e01d      	b.n	20001f30 <HAL_RCC_OscConfig+0xcc>
20001ef4:	687b      	ldr	r3, [r7, #4]
20001ef6:	685b      	ldr	r3, [r3, #4]
20001ef8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20001efc:	d10c      	bne.n	20001f18 <HAL_RCC_OscConfig+0xb4>
20001efe:	4b76      	ldr	r3, [pc, #472]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f00:	681b      	ldr	r3, [r3, #0]
20001f02:	4a75      	ldr	r2, [pc, #468]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20001f08:	6013      	str	r3, [r2, #0]
20001f0a:	4b73      	ldr	r3, [pc, #460]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f0c:	681b      	ldr	r3, [r3, #0]
20001f0e:	4a72      	ldr	r2, [pc, #456]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20001f14:	6013      	str	r3, [r2, #0]
20001f16:	e00b      	b.n	20001f30 <HAL_RCC_OscConfig+0xcc>
20001f18:	4b6f      	ldr	r3, [pc, #444]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f1a:	681b      	ldr	r3, [r3, #0]
20001f1c:	4a6e      	ldr	r2, [pc, #440]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
20001f22:	6013      	str	r3, [r2, #0]
20001f24:	4b6c      	ldr	r3, [pc, #432]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f26:	681b      	ldr	r3, [r3, #0]
20001f28:	4a6b      	ldr	r2, [pc, #428]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
20001f2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
20001f30:	687b      	ldr	r3, [r7, #4]
20001f32:	685b      	ldr	r3, [r3, #4]
20001f34:	2b00      	cmp	r3, #0
20001f36:	d013      	beq.n	20001f60 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20001f38:	f7ff fc12 	bl	20001760 <HAL_GetTick>
20001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
20001f3e:	e008      	b.n	20001f52 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
20001f40:	f7ff fc0e 	bl	20001760 <HAL_GetTick>
20001f44:	4602      	mov	r2, r0
20001f46:	693b      	ldr	r3, [r7, #16]
20001f48:	1ad3      	subs	r3, r2, r3
20001f4a:	2b64      	cmp	r3, #100	@ 0x64
20001f4c:	d901      	bls.n	20001f52 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
20001f4e:	2303      	movs	r3, #3
20001f50:	e21f      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
20001f52:	4b61      	ldr	r3, [pc, #388]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f54:	681b      	ldr	r3, [r3, #0]
20001f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001f5a:	2b00      	cmp	r3, #0
20001f5c:	d0f0      	beq.n	20001f40 <HAL_RCC_OscConfig+0xdc>
20001f5e:	e014      	b.n	20001f8a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20001f60:	f7ff fbfe 	bl	20001760 <HAL_GetTick>
20001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
20001f66:	e008      	b.n	20001f7a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
20001f68:	f7ff fbfa 	bl	20001760 <HAL_GetTick>
20001f6c:	4602      	mov	r2, r0
20001f6e:	693b      	ldr	r3, [r7, #16]
20001f70:	1ad3      	subs	r3, r2, r3
20001f72:	2b64      	cmp	r3, #100	@ 0x64
20001f74:	d901      	bls.n	20001f7a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
20001f76:	2303      	movs	r3, #3
20001f78:	e20b      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
20001f7a:	4b57      	ldr	r3, [pc, #348]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f7c:	681b      	ldr	r3, [r3, #0]
20001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001f82:	2b00      	cmp	r3, #0
20001f84:	d1f0      	bne.n	20001f68 <HAL_RCC_OscConfig+0x104>
20001f86:	e000      	b.n	20001f8a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
20001f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
20001f8a:	687b      	ldr	r3, [r7, #4]
20001f8c:	681b      	ldr	r3, [r3, #0]
20001f8e:	f003 0302 	and.w	r3, r3, #2
20001f92:	2b00      	cmp	r3, #0
20001f94:	d06f      	beq.n	20002076 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
20001f96:	4b50      	ldr	r3, [pc, #320]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001f98:	689b      	ldr	r3, [r3, #8]
20001f9a:	f003 030c 	and.w	r3, r3, #12
20001f9e:	2b00      	cmp	r3, #0
20001fa0:	d017      	beq.n	20001fd2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
20001fa2:	4b4d      	ldr	r3, [pc, #308]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fa4:	689b      	ldr	r3, [r3, #8]
20001fa6:	f003 030c 	and.w	r3, r3, #12
        || \
20001faa:	2b08      	cmp	r3, #8
20001fac:	d105      	bne.n	20001fba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
20001fae:	4b4a      	ldr	r3, [pc, #296]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fb0:	685b      	ldr	r3, [r3, #4]
20001fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001fb6:	2b00      	cmp	r3, #0
20001fb8:	d00b      	beq.n	20001fd2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
20001fba:	4b47      	ldr	r3, [pc, #284]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fbc:	689b      	ldr	r3, [r3, #8]
20001fbe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
20001fc2:	2b0c      	cmp	r3, #12
20001fc4:	d11c      	bne.n	20002000 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
20001fc6:	4b44      	ldr	r3, [pc, #272]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fc8:	685b      	ldr	r3, [r3, #4]
20001fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20001fce:	2b00      	cmp	r3, #0
20001fd0:	d116      	bne.n	20002000 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
20001fd2:	4b41      	ldr	r3, [pc, #260]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fd4:	681b      	ldr	r3, [r3, #0]
20001fd6:	f003 0302 	and.w	r3, r3, #2
20001fda:	2b00      	cmp	r3, #0
20001fdc:	d005      	beq.n	20001fea <HAL_RCC_OscConfig+0x186>
20001fde:	687b      	ldr	r3, [r7, #4]
20001fe0:	68db      	ldr	r3, [r3, #12]
20001fe2:	2b01      	cmp	r3, #1
20001fe4:	d001      	beq.n	20001fea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
20001fe6:	2301      	movs	r3, #1
20001fe8:	e1d3      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
20001fea:	4b3b      	ldr	r3, [pc, #236]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001fec:	681b      	ldr	r3, [r3, #0]
20001fee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
20001ff2:	687b      	ldr	r3, [r7, #4]
20001ff4:	691b      	ldr	r3, [r3, #16]
20001ff6:	00db      	lsls	r3, r3, #3
20001ff8:	4937      	ldr	r1, [pc, #220]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20001ffa:	4313      	orrs	r3, r2
20001ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
20001ffe:	e03a      	b.n	20002076 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
20002000:	687b      	ldr	r3, [r7, #4]
20002002:	68db      	ldr	r3, [r3, #12]
20002004:	2b00      	cmp	r3, #0
20002006:	d020      	beq.n	2000204a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
20002008:	4b34      	ldr	r3, [pc, #208]	@ (200020dc <HAL_RCC_OscConfig+0x278>)
2000200a:	2201      	movs	r2, #1
2000200c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000200e:	f7ff fba7 	bl	20001760 <HAL_GetTick>
20002012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
20002014:	e008      	b.n	20002028 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
20002016:	f7ff fba3 	bl	20001760 <HAL_GetTick>
2000201a:	4602      	mov	r2, r0
2000201c:	693b      	ldr	r3, [r7, #16]
2000201e:	1ad3      	subs	r3, r2, r3
20002020:	2b02      	cmp	r3, #2
20002022:	d901      	bls.n	20002028 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
20002024:	2303      	movs	r3, #3
20002026:	e1b4      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
20002028:	4b2b      	ldr	r3, [pc, #172]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
2000202a:	681b      	ldr	r3, [r3, #0]
2000202c:	f003 0302 	and.w	r3, r3, #2
20002030:	2b00      	cmp	r3, #0
20002032:	d0f0      	beq.n	20002016 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
20002034:	4b28      	ldr	r3, [pc, #160]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20002036:	681b      	ldr	r3, [r3, #0]
20002038:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
2000203c:	687b      	ldr	r3, [r7, #4]
2000203e:	691b      	ldr	r3, [r3, #16]
20002040:	00db      	lsls	r3, r3, #3
20002042:	4925      	ldr	r1, [pc, #148]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
20002044:	4313      	orrs	r3, r2
20002046:	600b      	str	r3, [r1, #0]
20002048:	e015      	b.n	20002076 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
2000204a:	4b24      	ldr	r3, [pc, #144]	@ (200020dc <HAL_RCC_OscConfig+0x278>)
2000204c:	2200      	movs	r2, #0
2000204e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20002050:	f7ff fb86 	bl	20001760 <HAL_GetTick>
20002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
20002056:	e008      	b.n	2000206a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
20002058:	f7ff fb82 	bl	20001760 <HAL_GetTick>
2000205c:	4602      	mov	r2, r0
2000205e:	693b      	ldr	r3, [r7, #16]
20002060:	1ad3      	subs	r3, r2, r3
20002062:	2b02      	cmp	r3, #2
20002064:	d901      	bls.n	2000206a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
20002066:	2303      	movs	r3, #3
20002068:	e193      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
2000206a:	4b1b      	ldr	r3, [pc, #108]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
2000206c:	681b      	ldr	r3, [r3, #0]
2000206e:	f003 0302 	and.w	r3, r3, #2
20002072:	2b00      	cmp	r3, #0
20002074:	d1f0      	bne.n	20002058 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
20002076:	687b      	ldr	r3, [r7, #4]
20002078:	681b      	ldr	r3, [r3, #0]
2000207a:	f003 0308 	and.w	r3, r3, #8
2000207e:	2b00      	cmp	r3, #0
20002080:	d036      	beq.n	200020f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
20002082:	687b      	ldr	r3, [r7, #4]
20002084:	695b      	ldr	r3, [r3, #20]
20002086:	2b00      	cmp	r3, #0
20002088:	d016      	beq.n	200020b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
2000208a:	4b15      	ldr	r3, [pc, #84]	@ (200020e0 <HAL_RCC_OscConfig+0x27c>)
2000208c:	2201      	movs	r2, #1
2000208e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20002090:	f7ff fb66 	bl	20001760 <HAL_GetTick>
20002094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
20002096:	e008      	b.n	200020aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
20002098:	f7ff fb62 	bl	20001760 <HAL_GetTick>
2000209c:	4602      	mov	r2, r0
2000209e:	693b      	ldr	r3, [r7, #16]
200020a0:	1ad3      	subs	r3, r2, r3
200020a2:	2b02      	cmp	r3, #2
200020a4:	d901      	bls.n	200020aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
200020a6:	2303      	movs	r3, #3
200020a8:	e173      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
200020aa:	4b0b      	ldr	r3, [pc, #44]	@ (200020d8 <HAL_RCC_OscConfig+0x274>)
200020ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200020ae:	f003 0302 	and.w	r3, r3, #2
200020b2:	2b00      	cmp	r3, #0
200020b4:	d0f0      	beq.n	20002098 <HAL_RCC_OscConfig+0x234>
200020b6:	e01b      	b.n	200020f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
200020b8:	4b09      	ldr	r3, [pc, #36]	@ (200020e0 <HAL_RCC_OscConfig+0x27c>)
200020ba:	2200      	movs	r2, #0
200020bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200020be:	f7ff fb4f 	bl	20001760 <HAL_GetTick>
200020c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
200020c4:	e00e      	b.n	200020e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
200020c6:	f7ff fb4b 	bl	20001760 <HAL_GetTick>
200020ca:	4602      	mov	r2, r0
200020cc:	693b      	ldr	r3, [r7, #16]
200020ce:	1ad3      	subs	r3, r2, r3
200020d0:	2b02      	cmp	r3, #2
200020d2:	d907      	bls.n	200020e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
200020d4:	2303      	movs	r3, #3
200020d6:	e15c      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
200020d8:	40023800 	.word	0x40023800
200020dc:	42470000 	.word	0x42470000
200020e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
200020e4:	4b8a      	ldr	r3, [pc, #552]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200020e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200020e8:	f003 0302 	and.w	r3, r3, #2
200020ec:	2b00      	cmp	r3, #0
200020ee:	d1ea      	bne.n	200020c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
200020f0:	687b      	ldr	r3, [r7, #4]
200020f2:	681b      	ldr	r3, [r3, #0]
200020f4:	f003 0304 	and.w	r3, r3, #4
200020f8:	2b00      	cmp	r3, #0
200020fa:	f000 8097 	beq.w	2000222c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
200020fe:	2300      	movs	r3, #0
20002100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20002102:	4b83      	ldr	r3, [pc, #524]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000210a:	2b00      	cmp	r3, #0
2000210c:	d10f      	bne.n	2000212e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000210e:	2300      	movs	r3, #0
20002110:	60bb      	str	r3, [r7, #8]
20002112:	4b7f      	ldr	r3, [pc, #508]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002116:	4a7e      	ldr	r2, [pc, #504]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000211c:	6413      	str	r3, [r2, #64]	@ 0x40
2000211e:	4b7c      	ldr	r3, [pc, #496]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20002126:	60bb      	str	r3, [r7, #8]
20002128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
2000212a:	2301      	movs	r3, #1
2000212c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
2000212e:	4b79      	ldr	r3, [pc, #484]	@ (20002314 <HAL_RCC_OscConfig+0x4b0>)
20002130:	681b      	ldr	r3, [r3, #0]
20002132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20002136:	2b00      	cmp	r3, #0
20002138:	d118      	bne.n	2000216c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
2000213a:	4b76      	ldr	r3, [pc, #472]	@ (20002314 <HAL_RCC_OscConfig+0x4b0>)
2000213c:	681b      	ldr	r3, [r3, #0]
2000213e:	4a75      	ldr	r2, [pc, #468]	@ (20002314 <HAL_RCC_OscConfig+0x4b0>)
20002140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20002144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
20002146:	f7ff fb0b 	bl	20001760 <HAL_GetTick>
2000214a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
2000214c:	e008      	b.n	20002160 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000214e:	f7ff fb07 	bl	20001760 <HAL_GetTick>
20002152:	4602      	mov	r2, r0
20002154:	693b      	ldr	r3, [r7, #16]
20002156:	1ad3      	subs	r3, r2, r3
20002158:	2b02      	cmp	r3, #2
2000215a:	d901      	bls.n	20002160 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
2000215c:	2303      	movs	r3, #3
2000215e:	e118      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
20002160:	4b6c      	ldr	r3, [pc, #432]	@ (20002314 <HAL_RCC_OscConfig+0x4b0>)
20002162:	681b      	ldr	r3, [r3, #0]
20002164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20002168:	2b00      	cmp	r3, #0
2000216a:	d0f0      	beq.n	2000214e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
2000216c:	687b      	ldr	r3, [r7, #4]
2000216e:	689b      	ldr	r3, [r3, #8]
20002170:	2b01      	cmp	r3, #1
20002172:	d106      	bne.n	20002182 <HAL_RCC_OscConfig+0x31e>
20002174:	4b66      	ldr	r3, [pc, #408]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002178:	4a65      	ldr	r2, [pc, #404]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
2000217a:	f043 0301 	orr.w	r3, r3, #1
2000217e:	6713      	str	r3, [r2, #112]	@ 0x70
20002180:	e01c      	b.n	200021bc <HAL_RCC_OscConfig+0x358>
20002182:	687b      	ldr	r3, [r7, #4]
20002184:	689b      	ldr	r3, [r3, #8]
20002186:	2b05      	cmp	r3, #5
20002188:	d10c      	bne.n	200021a4 <HAL_RCC_OscConfig+0x340>
2000218a:	4b61      	ldr	r3, [pc, #388]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
2000218c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000218e:	4a60      	ldr	r2, [pc, #384]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002190:	f043 0304 	orr.w	r3, r3, #4
20002194:	6713      	str	r3, [r2, #112]	@ 0x70
20002196:	4b5e      	ldr	r3, [pc, #376]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000219a:	4a5d      	ldr	r2, [pc, #372]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
2000219c:	f043 0301 	orr.w	r3, r3, #1
200021a0:	6713      	str	r3, [r2, #112]	@ 0x70
200021a2:	e00b      	b.n	200021bc <HAL_RCC_OscConfig+0x358>
200021a4:	4b5a      	ldr	r3, [pc, #360]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200021a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200021a8:	4a59      	ldr	r2, [pc, #356]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200021aa:	f023 0301 	bic.w	r3, r3, #1
200021ae:	6713      	str	r3, [r2, #112]	@ 0x70
200021b0:	4b57      	ldr	r3, [pc, #348]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200021b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200021b4:	4a56      	ldr	r2, [pc, #344]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200021b6:	f023 0304 	bic.w	r3, r3, #4
200021ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
200021bc:	687b      	ldr	r3, [r7, #4]
200021be:	689b      	ldr	r3, [r3, #8]
200021c0:	2b00      	cmp	r3, #0
200021c2:	d015      	beq.n	200021f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200021c4:	f7ff facc 	bl	20001760 <HAL_GetTick>
200021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
200021ca:	e00a      	b.n	200021e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
200021cc:	f7ff fac8 	bl	20001760 <HAL_GetTick>
200021d0:	4602      	mov	r2, r0
200021d2:	693b      	ldr	r3, [r7, #16]
200021d4:	1ad3      	subs	r3, r2, r3
200021d6:	f241 3288 	movw	r2, #5000	@ 0x1388
200021da:	4293      	cmp	r3, r2
200021dc:	d901      	bls.n	200021e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
200021de:	2303      	movs	r3, #3
200021e0:	e0d7      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
200021e2:	4b4b      	ldr	r3, [pc, #300]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200021e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200021e6:	f003 0302 	and.w	r3, r3, #2
200021ea:	2b00      	cmp	r3, #0
200021ec:	d0ee      	beq.n	200021cc <HAL_RCC_OscConfig+0x368>
200021ee:	e014      	b.n	2000221a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200021f0:	f7ff fab6 	bl	20001760 <HAL_GetTick>
200021f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
200021f6:	e00a      	b.n	2000220e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
200021f8:	f7ff fab2 	bl	20001760 <HAL_GetTick>
200021fc:	4602      	mov	r2, r0
200021fe:	693b      	ldr	r3, [r7, #16]
20002200:	1ad3      	subs	r3, r2, r3
20002202:	f241 3288 	movw	r2, #5000	@ 0x1388
20002206:	4293      	cmp	r3, r2
20002208:	d901      	bls.n	2000220e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
2000220a:	2303      	movs	r3, #3
2000220c:	e0c1      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
2000220e:	4b40      	ldr	r3, [pc, #256]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002212:	f003 0302 	and.w	r3, r3, #2
20002216:	2b00      	cmp	r3, #0
20002218:	d1ee      	bne.n	200021f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000221a:	7dfb      	ldrb	r3, [r7, #23]
2000221c:	2b01      	cmp	r3, #1
2000221e:	d105      	bne.n	2000222c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
20002220:	4b3b      	ldr	r3, [pc, #236]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002224:	4a3a      	ldr	r2, [pc, #232]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000222a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
2000222c:	687b      	ldr	r3, [r7, #4]
2000222e:	699b      	ldr	r3, [r3, #24]
20002230:	2b00      	cmp	r3, #0
20002232:	f000 80ad 	beq.w	20002390 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
20002236:	4b36      	ldr	r3, [pc, #216]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
20002238:	689b      	ldr	r3, [r3, #8]
2000223a:	f003 030c 	and.w	r3, r3, #12
2000223e:	2b08      	cmp	r3, #8
20002240:	d060      	beq.n	20002304 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
20002242:	687b      	ldr	r3, [r7, #4]
20002244:	699b      	ldr	r3, [r3, #24]
20002246:	2b02      	cmp	r3, #2
20002248:	d145      	bne.n	200022d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
2000224a:	4b33      	ldr	r3, [pc, #204]	@ (20002318 <HAL_RCC_OscConfig+0x4b4>)
2000224c:	2200      	movs	r2, #0
2000224e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20002250:	f7ff fa86 	bl	20001760 <HAL_GetTick>
20002254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
20002256:	e008      	b.n	2000226a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
20002258:	f7ff fa82 	bl	20001760 <HAL_GetTick>
2000225c:	4602      	mov	r2, r0
2000225e:	693b      	ldr	r3, [r7, #16]
20002260:	1ad3      	subs	r3, r2, r3
20002262:	2b02      	cmp	r3, #2
20002264:	d901      	bls.n	2000226a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
20002266:	2303      	movs	r3, #3
20002268:	e093      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
2000226a:	4b29      	ldr	r3, [pc, #164]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
2000226c:	681b      	ldr	r3, [r3, #0]
2000226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20002272:	2b00      	cmp	r3, #0
20002274:	d1f0      	bne.n	20002258 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
20002276:	687b      	ldr	r3, [r7, #4]
20002278:	69da      	ldr	r2, [r3, #28]
2000227a:	687b      	ldr	r3, [r7, #4]
2000227c:	6a1b      	ldr	r3, [r3, #32]
2000227e:	431a      	orrs	r2, r3
20002280:	687b      	ldr	r3, [r7, #4]
20002282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20002284:	019b      	lsls	r3, r3, #6
20002286:	431a      	orrs	r2, r3
20002288:	687b      	ldr	r3, [r7, #4]
2000228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000228c:	085b      	lsrs	r3, r3, #1
2000228e:	3b01      	subs	r3, #1
20002290:	041b      	lsls	r3, r3, #16
20002292:	431a      	orrs	r2, r3
20002294:	687b      	ldr	r3, [r7, #4]
20002296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002298:	061b      	lsls	r3, r3, #24
2000229a:	431a      	orrs	r2, r3
2000229c:	687b      	ldr	r3, [r7, #4]
2000229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200022a0:	071b      	lsls	r3, r3, #28
200022a2:	491b      	ldr	r1, [pc, #108]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200022a4:	4313      	orrs	r3, r2
200022a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
200022a8:	4b1b      	ldr	r3, [pc, #108]	@ (20002318 <HAL_RCC_OscConfig+0x4b4>)
200022aa:	2201      	movs	r2, #1
200022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
200022ae:	f7ff fa57 	bl	20001760 <HAL_GetTick>
200022b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
200022b4:	e008      	b.n	200022c8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
200022b6:	f7ff fa53 	bl	20001760 <HAL_GetTick>
200022ba:	4602      	mov	r2, r0
200022bc:	693b      	ldr	r3, [r7, #16]
200022be:	1ad3      	subs	r3, r2, r3
200022c0:	2b02      	cmp	r3, #2
200022c2:	d901      	bls.n	200022c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
200022c4:	2303      	movs	r3, #3
200022c6:	e064      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
200022c8:	4b11      	ldr	r3, [pc, #68]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200022ca:	681b      	ldr	r3, [r3, #0]
200022cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200022d0:	2b00      	cmp	r3, #0
200022d2:	d0f0      	beq.n	200022b6 <HAL_RCC_OscConfig+0x452>
200022d4:	e05c      	b.n	20002390 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
200022d6:	4b10      	ldr	r3, [pc, #64]	@ (20002318 <HAL_RCC_OscConfig+0x4b4>)
200022d8:	2200      	movs	r2, #0
200022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
200022dc:	f7ff fa40 	bl	20001760 <HAL_GetTick>
200022e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
200022e2:	e008      	b.n	200022f6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
200022e4:	f7ff fa3c 	bl	20001760 <HAL_GetTick>
200022e8:	4602      	mov	r2, r0
200022ea:	693b      	ldr	r3, [r7, #16]
200022ec:	1ad3      	subs	r3, r2, r3
200022ee:	2b02      	cmp	r3, #2
200022f0:	d901      	bls.n	200022f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
200022f2:	2303      	movs	r3, #3
200022f4:	e04d      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
200022f6:	4b06      	ldr	r3, [pc, #24]	@ (20002310 <HAL_RCC_OscConfig+0x4ac>)
200022f8:	681b      	ldr	r3, [r3, #0]
200022fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200022fe:	2b00      	cmp	r3, #0
20002300:	d1f0      	bne.n	200022e4 <HAL_RCC_OscConfig+0x480>
20002302:	e045      	b.n	20002390 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
20002304:	687b      	ldr	r3, [r7, #4]
20002306:	699b      	ldr	r3, [r3, #24]
20002308:	2b01      	cmp	r3, #1
2000230a:	d107      	bne.n	2000231c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
2000230c:	2301      	movs	r3, #1
2000230e:	e040      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
20002310:	40023800 	.word	0x40023800
20002314:	40007000 	.word	0x40007000
20002318:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
2000231c:	4b1f      	ldr	r3, [pc, #124]	@ (2000239c <HAL_RCC_OscConfig+0x538>)
2000231e:	685b      	ldr	r3, [r3, #4]
20002320:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
20002322:	687b      	ldr	r3, [r7, #4]
20002324:	699b      	ldr	r3, [r3, #24]
20002326:	2b01      	cmp	r3, #1
20002328:	d030      	beq.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
2000232a:	68fb      	ldr	r3, [r7, #12]
2000232c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
20002330:	687b      	ldr	r3, [r7, #4]
20002332:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
20002334:	429a      	cmp	r2, r3
20002336:	d129      	bne.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
20002338:	68fb      	ldr	r3, [r7, #12]
2000233a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
2000233e:	687b      	ldr	r3, [r7, #4]
20002340:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
20002342:	429a      	cmp	r2, r3
20002344:	d122      	bne.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
20002346:	68fa      	ldr	r2, [r7, #12]
20002348:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
2000234c:	4013      	ands	r3, r2
2000234e:	687a      	ldr	r2, [r7, #4]
20002350:	6a52      	ldr	r2, [r2, #36]	@ 0x24
20002352:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
20002354:	4293      	cmp	r3, r2
20002356:	d119      	bne.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
20002358:	68fb      	ldr	r3, [r7, #12]
2000235a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
2000235e:	687b      	ldr	r3, [r7, #4]
20002360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20002362:	085b      	lsrs	r3, r3, #1
20002364:	3b01      	subs	r3, #1
20002366:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
20002368:	429a      	cmp	r2, r3
2000236a:	d10f      	bne.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
2000236c:	68fb      	ldr	r3, [r7, #12]
2000236e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
20002372:	687b      	ldr	r3, [r7, #4]
20002374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002376:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
20002378:	429a      	cmp	r2, r3
2000237a:	d107      	bne.n	2000238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
2000237c:	68fb      	ldr	r3, [r7, #12]
2000237e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
20002382:	687b      	ldr	r3, [r7, #4]
20002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20002386:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
20002388:	429a      	cmp	r2, r3
2000238a:	d001      	beq.n	20002390 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
2000238c:	2301      	movs	r3, #1
2000238e:	e000      	b.n	20002392 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
20002390:	2300      	movs	r3, #0
}
20002392:	4618      	mov	r0, r3
20002394:	3718      	adds	r7, #24
20002396:	46bd      	mov	sp, r7
20002398:	bd80      	pop	{r7, pc}
2000239a:	bf00      	nop
2000239c:	40023800 	.word	0x40023800

200023a0 <calloc>:
200023a0:	4b02      	ldr	r3, [pc, #8]	@ (200023ac <calloc+0xc>)
200023a2:	460a      	mov	r2, r1
200023a4:	4601      	mov	r1, r0
200023a6:	6818      	ldr	r0, [r3, #0]
200023a8:	f000 b802 	b.w	200023b0 <_calloc_r>
200023ac:	20003584 	.word	0x20003584

200023b0 <_calloc_r>:
200023b0:	b570      	push	{r4, r5, r6, lr}
200023b2:	fba1 5402 	umull	r5, r4, r1, r2
200023b6:	b93c      	cbnz	r4, 200023c8 <_calloc_r+0x18>
200023b8:	4629      	mov	r1, r5
200023ba:	f000 f841 	bl	20002440 <_malloc_r>
200023be:	4606      	mov	r6, r0
200023c0:	b928      	cbnz	r0, 200023ce <_calloc_r+0x1e>
200023c2:	2600      	movs	r6, #0
200023c4:	4630      	mov	r0, r6
200023c6:	bd70      	pop	{r4, r5, r6, pc}
200023c8:	220c      	movs	r2, #12
200023ca:	6002      	str	r2, [r0, #0]
200023cc:	e7f9      	b.n	200023c2 <_calloc_r+0x12>
200023ce:	462a      	mov	r2, r5
200023d0:	4621      	mov	r1, r4
200023d2:	f000 faf7 	bl	200029c4 <memset>
200023d6:	e7f5      	b.n	200023c4 <_calloc_r+0x14>

200023d8 <exit>:
200023d8:	b508      	push	{r3, lr}
200023da:	4b06      	ldr	r3, [pc, #24]	@ (200023f4 <exit+0x1c>)
200023dc:	4604      	mov	r4, r0
200023de:	b113      	cbz	r3, 200023e6 <exit+0xe>
200023e0:	2100      	movs	r1, #0
200023e2:	f3af 8000 	nop.w
200023e6:	4b04      	ldr	r3, [pc, #16]	@ (200023f8 <exit+0x20>)
200023e8:	681b      	ldr	r3, [r3, #0]
200023ea:	b103      	cbz	r3, 200023ee <exit+0x16>
200023ec:	4798      	blx	r3
200023ee:	4620      	mov	r0, r4
200023f0:	f7ff f863 	bl	200014ba <_exit>
200023f4:	00000000 	.word	0x00000000
200023f8:	200038d8 	.word	0x200038d8

200023fc <sbrk_aligned>:
200023fc:	b570      	push	{r4, r5, r6, lr}
200023fe:	4e0f      	ldr	r6, [pc, #60]	@ (2000243c <sbrk_aligned+0x40>)
20002400:	460c      	mov	r4, r1
20002402:	6831      	ldr	r1, [r6, #0]
20002404:	4605      	mov	r5, r0
20002406:	b911      	cbnz	r1, 2000240e <sbrk_aligned+0x12>
20002408:	f000 fb18 	bl	20002a3c <_sbrk_r>
2000240c:	6030      	str	r0, [r6, #0]
2000240e:	4621      	mov	r1, r4
20002410:	4628      	mov	r0, r5
20002412:	f000 fb13 	bl	20002a3c <_sbrk_r>
20002416:	1c43      	adds	r3, r0, #1
20002418:	d103      	bne.n	20002422 <sbrk_aligned+0x26>
2000241a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
2000241e:	4620      	mov	r0, r4
20002420:	bd70      	pop	{r4, r5, r6, pc}
20002422:	1cc4      	adds	r4, r0, #3
20002424:	f024 0403 	bic.w	r4, r4, #3
20002428:	42a0      	cmp	r0, r4
2000242a:	d0f8      	beq.n	2000241e <sbrk_aligned+0x22>
2000242c:	1a21      	subs	r1, r4, r0
2000242e:	4628      	mov	r0, r5
20002430:	f000 fb04 	bl	20002a3c <_sbrk_r>
20002434:	3001      	adds	r0, #1
20002436:	d1f2      	bne.n	2000241e <sbrk_aligned+0x22>
20002438:	e7ef      	b.n	2000241a <sbrk_aligned+0x1e>
2000243a:	bf00      	nop
2000243c:	20003798 	.word	0x20003798

20002440 <_malloc_r>:
20002440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20002444:	1ccd      	adds	r5, r1, #3
20002446:	f025 0503 	bic.w	r5, r5, #3
2000244a:	3508      	adds	r5, #8
2000244c:	2d0c      	cmp	r5, #12
2000244e:	bf38      	it	cc
20002450:	250c      	movcc	r5, #12
20002452:	2d00      	cmp	r5, #0
20002454:	4606      	mov	r6, r0
20002456:	db01      	blt.n	2000245c <_malloc_r+0x1c>
20002458:	42a9      	cmp	r1, r5
2000245a:	d904      	bls.n	20002466 <_malloc_r+0x26>
2000245c:	230c      	movs	r3, #12
2000245e:	6033      	str	r3, [r6, #0]
20002460:	2000      	movs	r0, #0
20002462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20002466:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 2000253c <_malloc_r+0xfc>
2000246a:	f000 f869 	bl	20002540 <__malloc_lock>
2000246e:	f8d8 3000 	ldr.w	r3, [r8]
20002472:	461c      	mov	r4, r3
20002474:	bb44      	cbnz	r4, 200024c8 <_malloc_r+0x88>
20002476:	4629      	mov	r1, r5
20002478:	4630      	mov	r0, r6
2000247a:	f7ff ffbf 	bl	200023fc <sbrk_aligned>
2000247e:	1c43      	adds	r3, r0, #1
20002480:	4604      	mov	r4, r0
20002482:	d158      	bne.n	20002536 <_malloc_r+0xf6>
20002484:	f8d8 4000 	ldr.w	r4, [r8]
20002488:	4627      	mov	r7, r4
2000248a:	2f00      	cmp	r7, #0
2000248c:	d143      	bne.n	20002516 <_malloc_r+0xd6>
2000248e:	2c00      	cmp	r4, #0
20002490:	d04b      	beq.n	2000252a <_malloc_r+0xea>
20002492:	6823      	ldr	r3, [r4, #0]
20002494:	4639      	mov	r1, r7
20002496:	4630      	mov	r0, r6
20002498:	eb04 0903 	add.w	r9, r4, r3
2000249c:	f000 face 	bl	20002a3c <_sbrk_r>
200024a0:	4581      	cmp	r9, r0
200024a2:	d142      	bne.n	2000252a <_malloc_r+0xea>
200024a4:	6821      	ldr	r1, [r4, #0]
200024a6:	1a6d      	subs	r5, r5, r1
200024a8:	4629      	mov	r1, r5
200024aa:	4630      	mov	r0, r6
200024ac:	f7ff ffa6 	bl	200023fc <sbrk_aligned>
200024b0:	3001      	adds	r0, #1
200024b2:	d03a      	beq.n	2000252a <_malloc_r+0xea>
200024b4:	6823      	ldr	r3, [r4, #0]
200024b6:	442b      	add	r3, r5
200024b8:	6023      	str	r3, [r4, #0]
200024ba:	f8d8 3000 	ldr.w	r3, [r8]
200024be:	685a      	ldr	r2, [r3, #4]
200024c0:	bb62      	cbnz	r2, 2000251c <_malloc_r+0xdc>
200024c2:	f8c8 7000 	str.w	r7, [r8]
200024c6:	e00f      	b.n	200024e8 <_malloc_r+0xa8>
200024c8:	6822      	ldr	r2, [r4, #0]
200024ca:	1b52      	subs	r2, r2, r5
200024cc:	d420      	bmi.n	20002510 <_malloc_r+0xd0>
200024ce:	2a0b      	cmp	r2, #11
200024d0:	d917      	bls.n	20002502 <_malloc_r+0xc2>
200024d2:	1961      	adds	r1, r4, r5
200024d4:	42a3      	cmp	r3, r4
200024d6:	6025      	str	r5, [r4, #0]
200024d8:	bf18      	it	ne
200024da:	6059      	strne	r1, [r3, #4]
200024dc:	6863      	ldr	r3, [r4, #4]
200024de:	bf08      	it	eq
200024e0:	f8c8 1000 	streq.w	r1, [r8]
200024e4:	5162      	str	r2, [r4, r5]
200024e6:	604b      	str	r3, [r1, #4]
200024e8:	4630      	mov	r0, r6
200024ea:	f000 f82f 	bl	2000254c <__malloc_unlock>
200024ee:	f104 000b 	add.w	r0, r4, #11
200024f2:	1d23      	adds	r3, r4, #4
200024f4:	f020 0007 	bic.w	r0, r0, #7
200024f8:	1ac2      	subs	r2, r0, r3
200024fa:	bf1c      	itt	ne
200024fc:	1a1b      	subne	r3, r3, r0
200024fe:	50a3      	strne	r3, [r4, r2]
20002500:	e7af      	b.n	20002462 <_malloc_r+0x22>
20002502:	6862      	ldr	r2, [r4, #4]
20002504:	42a3      	cmp	r3, r4
20002506:	bf0c      	ite	eq
20002508:	f8c8 2000 	streq.w	r2, [r8]
2000250c:	605a      	strne	r2, [r3, #4]
2000250e:	e7eb      	b.n	200024e8 <_malloc_r+0xa8>
20002510:	4623      	mov	r3, r4
20002512:	6864      	ldr	r4, [r4, #4]
20002514:	e7ae      	b.n	20002474 <_malloc_r+0x34>
20002516:	463c      	mov	r4, r7
20002518:	687f      	ldr	r7, [r7, #4]
2000251a:	e7b6      	b.n	2000248a <_malloc_r+0x4a>
2000251c:	461a      	mov	r2, r3
2000251e:	685b      	ldr	r3, [r3, #4]
20002520:	42a3      	cmp	r3, r4
20002522:	d1fb      	bne.n	2000251c <_malloc_r+0xdc>
20002524:	2300      	movs	r3, #0
20002526:	6053      	str	r3, [r2, #4]
20002528:	e7de      	b.n	200024e8 <_malloc_r+0xa8>
2000252a:	230c      	movs	r3, #12
2000252c:	6033      	str	r3, [r6, #0]
2000252e:	4630      	mov	r0, r6
20002530:	f000 f80c 	bl	2000254c <__malloc_unlock>
20002534:	e794      	b.n	20002460 <_malloc_r+0x20>
20002536:	6005      	str	r5, [r0, #0]
20002538:	e7d6      	b.n	200024e8 <_malloc_r+0xa8>
2000253a:	bf00      	nop
2000253c:	2000379c 	.word	0x2000379c

20002540 <__malloc_lock>:
20002540:	4801      	ldr	r0, [pc, #4]	@ (20002548 <__malloc_lock+0x8>)
20002542:	f000 baa4 	b.w	20002a8e <__retarget_lock_acquire_recursive>
20002546:	bf00      	nop
20002548:	200038e0 	.word	0x200038e0

2000254c <__malloc_unlock>:
2000254c:	4801      	ldr	r0, [pc, #4]	@ (20002554 <__malloc_unlock+0x8>)
2000254e:	f000 ba9f 	b.w	20002a90 <__retarget_lock_release_recursive>
20002552:	bf00      	nop
20002554:	200038e0 	.word	0x200038e0

20002558 <rand>:
20002558:	4b16      	ldr	r3, [pc, #88]	@ (200025b4 <rand+0x5c>)
2000255a:	b510      	push	{r4, lr}
2000255c:	681c      	ldr	r4, [r3, #0]
2000255e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
20002560:	b9b3      	cbnz	r3, 20002590 <rand+0x38>
20002562:	2018      	movs	r0, #24
20002564:	f000 fafe 	bl	20002b64 <malloc>
20002568:	4602      	mov	r2, r0
2000256a:	6320      	str	r0, [r4, #48]	@ 0x30
2000256c:	b920      	cbnz	r0, 20002578 <rand+0x20>
2000256e:	4b12      	ldr	r3, [pc, #72]	@ (200025b8 <rand+0x60>)
20002570:	4812      	ldr	r0, [pc, #72]	@ (200025bc <rand+0x64>)
20002572:	2152      	movs	r1, #82	@ 0x52
20002574:	f000 fa8e 	bl	20002a94 <__assert_func>
20002578:	4911      	ldr	r1, [pc, #68]	@ (200025c0 <rand+0x68>)
2000257a:	4b12      	ldr	r3, [pc, #72]	@ (200025c4 <rand+0x6c>)
2000257c:	e9c0 1300 	strd	r1, r3, [r0]
20002580:	4b11      	ldr	r3, [pc, #68]	@ (200025c8 <rand+0x70>)
20002582:	6083      	str	r3, [r0, #8]
20002584:	230b      	movs	r3, #11
20002586:	8183      	strh	r3, [r0, #12]
20002588:	2100      	movs	r1, #0
2000258a:	2001      	movs	r0, #1
2000258c:	e9c2 0104 	strd	r0, r1, [r2, #16]
20002590:	6b21      	ldr	r1, [r4, #48]	@ 0x30
20002592:	480e      	ldr	r0, [pc, #56]	@ (200025cc <rand+0x74>)
20002594:	690b      	ldr	r3, [r1, #16]
20002596:	694c      	ldr	r4, [r1, #20]
20002598:	4a0d      	ldr	r2, [pc, #52]	@ (200025d0 <rand+0x78>)
2000259a:	4358      	muls	r0, r3
2000259c:	fb02 0004 	mla	r0, r2, r4, r0
200025a0:	fba3 3202 	umull	r3, r2, r3, r2
200025a4:	3301      	adds	r3, #1
200025a6:	eb40 0002 	adc.w	r0, r0, r2
200025aa:	e9c1 3004 	strd	r3, r0, [r1, #16]
200025ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
200025b2:	bd10      	pop	{r4, pc}
200025b4:	20003584 	.word	0x20003584
200025b8:	2000347c 	.word	0x2000347c
200025bc:	20003493 	.word	0x20003493
200025c0:	abcd330e 	.word	0xabcd330e
200025c4:	e66d1234 	.word	0xe66d1234
200025c8:	0005deec 	.word	0x0005deec
200025cc:	5851f42d 	.word	0x5851f42d
200025d0:	4c957f2d 	.word	0x4c957f2d

200025d4 <std>:
200025d4:	2300      	movs	r3, #0
200025d6:	b510      	push	{r4, lr}
200025d8:	4604      	mov	r4, r0
200025da:	e9c0 3300 	strd	r3, r3, [r0]
200025de:	e9c0 3304 	strd	r3, r3, [r0, #16]
200025e2:	6083      	str	r3, [r0, #8]
200025e4:	8181      	strh	r1, [r0, #12]
200025e6:	6643      	str	r3, [r0, #100]	@ 0x64
200025e8:	81c2      	strh	r2, [r0, #14]
200025ea:	6183      	str	r3, [r0, #24]
200025ec:	4619      	mov	r1, r3
200025ee:	2208      	movs	r2, #8
200025f0:	305c      	adds	r0, #92	@ 0x5c
200025f2:	f000 f9e7 	bl	200029c4 <memset>
200025f6:	4b0d      	ldr	r3, [pc, #52]	@ (2000262c <std+0x58>)
200025f8:	6263      	str	r3, [r4, #36]	@ 0x24
200025fa:	4b0d      	ldr	r3, [pc, #52]	@ (20002630 <std+0x5c>)
200025fc:	62a3      	str	r3, [r4, #40]	@ 0x28
200025fe:	4b0d      	ldr	r3, [pc, #52]	@ (20002634 <std+0x60>)
20002600:	62e3      	str	r3, [r4, #44]	@ 0x2c
20002602:	4b0d      	ldr	r3, [pc, #52]	@ (20002638 <std+0x64>)
20002604:	6323      	str	r3, [r4, #48]	@ 0x30
20002606:	4b0d      	ldr	r3, [pc, #52]	@ (2000263c <std+0x68>)
20002608:	6224      	str	r4, [r4, #32]
2000260a:	429c      	cmp	r4, r3
2000260c:	d006      	beq.n	2000261c <std+0x48>
2000260e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
20002612:	4294      	cmp	r4, r2
20002614:	d002      	beq.n	2000261c <std+0x48>
20002616:	33d0      	adds	r3, #208	@ 0xd0
20002618:	429c      	cmp	r4, r3
2000261a:	d105      	bne.n	20002628 <std+0x54>
2000261c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20002620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002624:	f000 ba32 	b.w	20002a8c <__retarget_lock_init_recursive>
20002628:	bd10      	pop	{r4, pc}
2000262a:	bf00      	nop
2000262c:	20002815 	.word	0x20002815
20002630:	20002837 	.word	0x20002837
20002634:	2000286f 	.word	0x2000286f
20002638:	20002893 	.word	0x20002893
2000263c:	200037a0 	.word	0x200037a0

20002640 <stdio_exit_handler>:
20002640:	4a02      	ldr	r2, [pc, #8]	@ (2000264c <stdio_exit_handler+0xc>)
20002642:	4903      	ldr	r1, [pc, #12]	@ (20002650 <stdio_exit_handler+0x10>)
20002644:	4803      	ldr	r0, [pc, #12]	@ (20002654 <stdio_exit_handler+0x14>)
20002646:	f000 b869 	b.w	2000271c <_fwalk_sglue>
2000264a:	bf00      	nop
2000264c:	20003578 	.word	0x20003578
20002650:	20002c7d 	.word	0x20002c7d
20002654:	20003588 	.word	0x20003588

20002658 <cleanup_stdio>:
20002658:	6841      	ldr	r1, [r0, #4]
2000265a:	4b0c      	ldr	r3, [pc, #48]	@ (2000268c <cleanup_stdio+0x34>)
2000265c:	4299      	cmp	r1, r3
2000265e:	b510      	push	{r4, lr}
20002660:	4604      	mov	r4, r0
20002662:	d001      	beq.n	20002668 <cleanup_stdio+0x10>
20002664:	f000 fb0a 	bl	20002c7c <_fflush_r>
20002668:	68a1      	ldr	r1, [r4, #8]
2000266a:	4b09      	ldr	r3, [pc, #36]	@ (20002690 <cleanup_stdio+0x38>)
2000266c:	4299      	cmp	r1, r3
2000266e:	d002      	beq.n	20002676 <cleanup_stdio+0x1e>
20002670:	4620      	mov	r0, r4
20002672:	f000 fb03 	bl	20002c7c <_fflush_r>
20002676:	68e1      	ldr	r1, [r4, #12]
20002678:	4b06      	ldr	r3, [pc, #24]	@ (20002694 <cleanup_stdio+0x3c>)
2000267a:	4299      	cmp	r1, r3
2000267c:	d004      	beq.n	20002688 <cleanup_stdio+0x30>
2000267e:	4620      	mov	r0, r4
20002680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002684:	f000 bafa 	b.w	20002c7c <_fflush_r>
20002688:	bd10      	pop	{r4, pc}
2000268a:	bf00      	nop
2000268c:	200037a0 	.word	0x200037a0
20002690:	20003808 	.word	0x20003808
20002694:	20003870 	.word	0x20003870

20002698 <global_stdio_init.part.0>:
20002698:	b510      	push	{r4, lr}
2000269a:	4b0b      	ldr	r3, [pc, #44]	@ (200026c8 <global_stdio_init.part.0+0x30>)
2000269c:	4c0b      	ldr	r4, [pc, #44]	@ (200026cc <global_stdio_init.part.0+0x34>)
2000269e:	4a0c      	ldr	r2, [pc, #48]	@ (200026d0 <global_stdio_init.part.0+0x38>)
200026a0:	601a      	str	r2, [r3, #0]
200026a2:	4620      	mov	r0, r4
200026a4:	2200      	movs	r2, #0
200026a6:	2104      	movs	r1, #4
200026a8:	f7ff ff94 	bl	200025d4 <std>
200026ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
200026b0:	2201      	movs	r2, #1
200026b2:	2109      	movs	r1, #9
200026b4:	f7ff ff8e 	bl	200025d4 <std>
200026b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
200026bc:	2202      	movs	r2, #2
200026be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200026c2:	2112      	movs	r1, #18
200026c4:	f7ff bf86 	b.w	200025d4 <std>
200026c8:	200038d8 	.word	0x200038d8
200026cc:	200037a0 	.word	0x200037a0
200026d0:	20002641 	.word	0x20002641

200026d4 <__sfp_lock_acquire>:
200026d4:	4801      	ldr	r0, [pc, #4]	@ (200026dc <__sfp_lock_acquire+0x8>)
200026d6:	f000 b9da 	b.w	20002a8e <__retarget_lock_acquire_recursive>
200026da:	bf00      	nop
200026dc:	200038e1 	.word	0x200038e1

200026e0 <__sfp_lock_release>:
200026e0:	4801      	ldr	r0, [pc, #4]	@ (200026e8 <__sfp_lock_release+0x8>)
200026e2:	f000 b9d5 	b.w	20002a90 <__retarget_lock_release_recursive>
200026e6:	bf00      	nop
200026e8:	200038e1 	.word	0x200038e1

200026ec <__sinit>:
200026ec:	b510      	push	{r4, lr}
200026ee:	4604      	mov	r4, r0
200026f0:	f7ff fff0 	bl	200026d4 <__sfp_lock_acquire>
200026f4:	6a23      	ldr	r3, [r4, #32]
200026f6:	b11b      	cbz	r3, 20002700 <__sinit+0x14>
200026f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200026fc:	f7ff bff0 	b.w	200026e0 <__sfp_lock_release>
20002700:	4b04      	ldr	r3, [pc, #16]	@ (20002714 <__sinit+0x28>)
20002702:	6223      	str	r3, [r4, #32]
20002704:	4b04      	ldr	r3, [pc, #16]	@ (20002718 <__sinit+0x2c>)
20002706:	681b      	ldr	r3, [r3, #0]
20002708:	2b00      	cmp	r3, #0
2000270a:	d1f5      	bne.n	200026f8 <__sinit+0xc>
2000270c:	f7ff ffc4 	bl	20002698 <global_stdio_init.part.0>
20002710:	e7f2      	b.n	200026f8 <__sinit+0xc>
20002712:	bf00      	nop
20002714:	20002659 	.word	0x20002659
20002718:	200038d8 	.word	0x200038d8

2000271c <_fwalk_sglue>:
2000271c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20002720:	4607      	mov	r7, r0
20002722:	4688      	mov	r8, r1
20002724:	4614      	mov	r4, r2
20002726:	2600      	movs	r6, #0
20002728:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
2000272c:	f1b9 0901 	subs.w	r9, r9, #1
20002730:	d505      	bpl.n	2000273e <_fwalk_sglue+0x22>
20002732:	6824      	ldr	r4, [r4, #0]
20002734:	2c00      	cmp	r4, #0
20002736:	d1f7      	bne.n	20002728 <_fwalk_sglue+0xc>
20002738:	4630      	mov	r0, r6
2000273a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
2000273e:	89ab      	ldrh	r3, [r5, #12]
20002740:	2b01      	cmp	r3, #1
20002742:	d907      	bls.n	20002754 <_fwalk_sglue+0x38>
20002744:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
20002748:	3301      	adds	r3, #1
2000274a:	d003      	beq.n	20002754 <_fwalk_sglue+0x38>
2000274c:	4629      	mov	r1, r5
2000274e:	4638      	mov	r0, r7
20002750:	47c0      	blx	r8
20002752:	4306      	orrs	r6, r0
20002754:	3568      	adds	r5, #104	@ 0x68
20002756:	e7e9      	b.n	2000272c <_fwalk_sglue+0x10>

20002758 <_puts_r>:
20002758:	6a03      	ldr	r3, [r0, #32]
2000275a:	b570      	push	{r4, r5, r6, lr}
2000275c:	6884      	ldr	r4, [r0, #8]
2000275e:	4605      	mov	r5, r0
20002760:	460e      	mov	r6, r1
20002762:	b90b      	cbnz	r3, 20002768 <_puts_r+0x10>
20002764:	f7ff ffc2 	bl	200026ec <__sinit>
20002768:	6e63      	ldr	r3, [r4, #100]	@ 0x64
2000276a:	07db      	lsls	r3, r3, #31
2000276c:	d405      	bmi.n	2000277a <_puts_r+0x22>
2000276e:	89a3      	ldrh	r3, [r4, #12]
20002770:	0598      	lsls	r0, r3, #22
20002772:	d402      	bmi.n	2000277a <_puts_r+0x22>
20002774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20002776:	f000 f98a 	bl	20002a8e <__retarget_lock_acquire_recursive>
2000277a:	89a3      	ldrh	r3, [r4, #12]
2000277c:	0719      	lsls	r1, r3, #28
2000277e:	d502      	bpl.n	20002786 <_puts_r+0x2e>
20002780:	6923      	ldr	r3, [r4, #16]
20002782:	2b00      	cmp	r3, #0
20002784:	d135      	bne.n	200027f2 <_puts_r+0x9a>
20002786:	4621      	mov	r1, r4
20002788:	4628      	mov	r0, r5
2000278a:	f000 f8c5 	bl	20002918 <__swsetup_r>
2000278e:	b380      	cbz	r0, 200027f2 <_puts_r+0x9a>
20002790:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
20002794:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20002796:	07da      	lsls	r2, r3, #31
20002798:	d405      	bmi.n	200027a6 <_puts_r+0x4e>
2000279a:	89a3      	ldrh	r3, [r4, #12]
2000279c:	059b      	lsls	r3, r3, #22
2000279e:	d402      	bmi.n	200027a6 <_puts_r+0x4e>
200027a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
200027a2:	f000 f975 	bl	20002a90 <__retarget_lock_release_recursive>
200027a6:	4628      	mov	r0, r5
200027a8:	bd70      	pop	{r4, r5, r6, pc}
200027aa:	2b00      	cmp	r3, #0
200027ac:	da04      	bge.n	200027b8 <_puts_r+0x60>
200027ae:	69a2      	ldr	r2, [r4, #24]
200027b0:	429a      	cmp	r2, r3
200027b2:	dc17      	bgt.n	200027e4 <_puts_r+0x8c>
200027b4:	290a      	cmp	r1, #10
200027b6:	d015      	beq.n	200027e4 <_puts_r+0x8c>
200027b8:	6823      	ldr	r3, [r4, #0]
200027ba:	1c5a      	adds	r2, r3, #1
200027bc:	6022      	str	r2, [r4, #0]
200027be:	7019      	strb	r1, [r3, #0]
200027c0:	68a3      	ldr	r3, [r4, #8]
200027c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
200027c6:	3b01      	subs	r3, #1
200027c8:	60a3      	str	r3, [r4, #8]
200027ca:	2900      	cmp	r1, #0
200027cc:	d1ed      	bne.n	200027aa <_puts_r+0x52>
200027ce:	2b00      	cmp	r3, #0
200027d0:	da11      	bge.n	200027f6 <_puts_r+0x9e>
200027d2:	4622      	mov	r2, r4
200027d4:	210a      	movs	r1, #10
200027d6:	4628      	mov	r0, r5
200027d8:	f000 f85f 	bl	2000289a <__swbuf_r>
200027dc:	3001      	adds	r0, #1
200027de:	d0d7      	beq.n	20002790 <_puts_r+0x38>
200027e0:	250a      	movs	r5, #10
200027e2:	e7d7      	b.n	20002794 <_puts_r+0x3c>
200027e4:	4622      	mov	r2, r4
200027e6:	4628      	mov	r0, r5
200027e8:	f000 f857 	bl	2000289a <__swbuf_r>
200027ec:	3001      	adds	r0, #1
200027ee:	d1e7      	bne.n	200027c0 <_puts_r+0x68>
200027f0:	e7ce      	b.n	20002790 <_puts_r+0x38>
200027f2:	3e01      	subs	r6, #1
200027f4:	e7e4      	b.n	200027c0 <_puts_r+0x68>
200027f6:	6823      	ldr	r3, [r4, #0]
200027f8:	1c5a      	adds	r2, r3, #1
200027fa:	6022      	str	r2, [r4, #0]
200027fc:	220a      	movs	r2, #10
200027fe:	701a      	strb	r2, [r3, #0]
20002800:	e7ee      	b.n	200027e0 <_puts_r+0x88>
	...

20002804 <puts>:
20002804:	4b02      	ldr	r3, [pc, #8]	@ (20002810 <puts+0xc>)
20002806:	4601      	mov	r1, r0
20002808:	6818      	ldr	r0, [r3, #0]
2000280a:	f7ff bfa5 	b.w	20002758 <_puts_r>
2000280e:	bf00      	nop
20002810:	20003584 	.word	0x20003584

20002814 <__sread>:
20002814:	b510      	push	{r4, lr}
20002816:	460c      	mov	r4, r1
20002818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000281c:	f000 f8fc 	bl	20002a18 <_read_r>
20002820:	2800      	cmp	r0, #0
20002822:	bfab      	itete	ge
20002824:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
20002826:	89a3      	ldrhlt	r3, [r4, #12]
20002828:	181b      	addge	r3, r3, r0
2000282a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
2000282e:	bfac      	ite	ge
20002830:	6563      	strge	r3, [r4, #84]	@ 0x54
20002832:	81a3      	strhlt	r3, [r4, #12]
20002834:	bd10      	pop	{r4, pc}

20002836 <__swrite>:
20002836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000283a:	461f      	mov	r7, r3
2000283c:	898b      	ldrh	r3, [r1, #12]
2000283e:	05db      	lsls	r3, r3, #23
20002840:	4605      	mov	r5, r0
20002842:	460c      	mov	r4, r1
20002844:	4616      	mov	r6, r2
20002846:	d505      	bpl.n	20002854 <__swrite+0x1e>
20002848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000284c:	2302      	movs	r3, #2
2000284e:	2200      	movs	r2, #0
20002850:	f000 f8d0 	bl	200029f4 <_lseek_r>
20002854:	89a3      	ldrh	r3, [r4, #12]
20002856:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000285a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2000285e:	81a3      	strh	r3, [r4, #12]
20002860:	4632      	mov	r2, r6
20002862:	463b      	mov	r3, r7
20002864:	4628      	mov	r0, r5
20002866:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000286a:	f000 b8f7 	b.w	20002a5c <_write_r>

2000286e <__sseek>:
2000286e:	b510      	push	{r4, lr}
20002870:	460c      	mov	r4, r1
20002872:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002876:	f000 f8bd 	bl	200029f4 <_lseek_r>
2000287a:	1c43      	adds	r3, r0, #1
2000287c:	89a3      	ldrh	r3, [r4, #12]
2000287e:	bf15      	itete	ne
20002880:	6560      	strne	r0, [r4, #84]	@ 0x54
20002882:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
20002886:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
2000288a:	81a3      	strheq	r3, [r4, #12]
2000288c:	bf18      	it	ne
2000288e:	81a3      	strhne	r3, [r4, #12]
20002890:	bd10      	pop	{r4, pc}

20002892 <__sclose>:
20002892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002896:	f000 b89d 	b.w	200029d4 <_close_r>

2000289a <__swbuf_r>:
2000289a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000289c:	460e      	mov	r6, r1
2000289e:	4614      	mov	r4, r2
200028a0:	4605      	mov	r5, r0
200028a2:	b118      	cbz	r0, 200028ac <__swbuf_r+0x12>
200028a4:	6a03      	ldr	r3, [r0, #32]
200028a6:	b90b      	cbnz	r3, 200028ac <__swbuf_r+0x12>
200028a8:	f7ff ff20 	bl	200026ec <__sinit>
200028ac:	69a3      	ldr	r3, [r4, #24]
200028ae:	60a3      	str	r3, [r4, #8]
200028b0:	89a3      	ldrh	r3, [r4, #12]
200028b2:	071a      	lsls	r2, r3, #28
200028b4:	d501      	bpl.n	200028ba <__swbuf_r+0x20>
200028b6:	6923      	ldr	r3, [r4, #16]
200028b8:	b943      	cbnz	r3, 200028cc <__swbuf_r+0x32>
200028ba:	4621      	mov	r1, r4
200028bc:	4628      	mov	r0, r5
200028be:	f000 f82b 	bl	20002918 <__swsetup_r>
200028c2:	b118      	cbz	r0, 200028cc <__swbuf_r+0x32>
200028c4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
200028c8:	4638      	mov	r0, r7
200028ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200028cc:	6823      	ldr	r3, [r4, #0]
200028ce:	6922      	ldr	r2, [r4, #16]
200028d0:	1a98      	subs	r0, r3, r2
200028d2:	6963      	ldr	r3, [r4, #20]
200028d4:	b2f6      	uxtb	r6, r6
200028d6:	4283      	cmp	r3, r0
200028d8:	4637      	mov	r7, r6
200028da:	dc05      	bgt.n	200028e8 <__swbuf_r+0x4e>
200028dc:	4621      	mov	r1, r4
200028de:	4628      	mov	r0, r5
200028e0:	f000 f9cc 	bl	20002c7c <_fflush_r>
200028e4:	2800      	cmp	r0, #0
200028e6:	d1ed      	bne.n	200028c4 <__swbuf_r+0x2a>
200028e8:	68a3      	ldr	r3, [r4, #8]
200028ea:	3b01      	subs	r3, #1
200028ec:	60a3      	str	r3, [r4, #8]
200028ee:	6823      	ldr	r3, [r4, #0]
200028f0:	1c5a      	adds	r2, r3, #1
200028f2:	6022      	str	r2, [r4, #0]
200028f4:	701e      	strb	r6, [r3, #0]
200028f6:	6962      	ldr	r2, [r4, #20]
200028f8:	1c43      	adds	r3, r0, #1
200028fa:	429a      	cmp	r2, r3
200028fc:	d004      	beq.n	20002908 <__swbuf_r+0x6e>
200028fe:	89a3      	ldrh	r3, [r4, #12]
20002900:	07db      	lsls	r3, r3, #31
20002902:	d5e1      	bpl.n	200028c8 <__swbuf_r+0x2e>
20002904:	2e0a      	cmp	r6, #10
20002906:	d1df      	bne.n	200028c8 <__swbuf_r+0x2e>
20002908:	4621      	mov	r1, r4
2000290a:	4628      	mov	r0, r5
2000290c:	f000 f9b6 	bl	20002c7c <_fflush_r>
20002910:	2800      	cmp	r0, #0
20002912:	d0d9      	beq.n	200028c8 <__swbuf_r+0x2e>
20002914:	e7d6      	b.n	200028c4 <__swbuf_r+0x2a>
	...

20002918 <__swsetup_r>:
20002918:	b538      	push	{r3, r4, r5, lr}
2000291a:	4b29      	ldr	r3, [pc, #164]	@ (200029c0 <__swsetup_r+0xa8>)
2000291c:	4605      	mov	r5, r0
2000291e:	6818      	ldr	r0, [r3, #0]
20002920:	460c      	mov	r4, r1
20002922:	b118      	cbz	r0, 2000292c <__swsetup_r+0x14>
20002924:	6a03      	ldr	r3, [r0, #32]
20002926:	b90b      	cbnz	r3, 2000292c <__swsetup_r+0x14>
20002928:	f7ff fee0 	bl	200026ec <__sinit>
2000292c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20002930:	0719      	lsls	r1, r3, #28
20002932:	d422      	bmi.n	2000297a <__swsetup_r+0x62>
20002934:	06da      	lsls	r2, r3, #27
20002936:	d407      	bmi.n	20002948 <__swsetup_r+0x30>
20002938:	2209      	movs	r2, #9
2000293a:	602a      	str	r2, [r5, #0]
2000293c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002940:	81a3      	strh	r3, [r4, #12]
20002942:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20002946:	e033      	b.n	200029b0 <__swsetup_r+0x98>
20002948:	0758      	lsls	r0, r3, #29
2000294a:	d512      	bpl.n	20002972 <__swsetup_r+0x5a>
2000294c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
2000294e:	b141      	cbz	r1, 20002962 <__swsetup_r+0x4a>
20002950:	f104 0344 	add.w	r3, r4, #68	@ 0x44
20002954:	4299      	cmp	r1, r3
20002956:	d002      	beq.n	2000295e <__swsetup_r+0x46>
20002958:	4628      	mov	r0, r5
2000295a:	f000 f8b9 	bl	20002ad0 <_free_r>
2000295e:	2300      	movs	r3, #0
20002960:	6363      	str	r3, [r4, #52]	@ 0x34
20002962:	89a3      	ldrh	r3, [r4, #12]
20002964:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
20002968:	81a3      	strh	r3, [r4, #12]
2000296a:	2300      	movs	r3, #0
2000296c:	6063      	str	r3, [r4, #4]
2000296e:	6923      	ldr	r3, [r4, #16]
20002970:	6023      	str	r3, [r4, #0]
20002972:	89a3      	ldrh	r3, [r4, #12]
20002974:	f043 0308 	orr.w	r3, r3, #8
20002978:	81a3      	strh	r3, [r4, #12]
2000297a:	6923      	ldr	r3, [r4, #16]
2000297c:	b94b      	cbnz	r3, 20002992 <__swsetup_r+0x7a>
2000297e:	89a3      	ldrh	r3, [r4, #12]
20002980:	f403 7320 	and.w	r3, r3, #640	@ 0x280
20002984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20002988:	d003      	beq.n	20002992 <__swsetup_r+0x7a>
2000298a:	4621      	mov	r1, r4
2000298c:	4628      	mov	r0, r5
2000298e:	f000 f9d5 	bl	20002d3c <__smakebuf_r>
20002992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20002996:	f013 0201 	ands.w	r2, r3, #1
2000299a:	d00a      	beq.n	200029b2 <__swsetup_r+0x9a>
2000299c:	2200      	movs	r2, #0
2000299e:	60a2      	str	r2, [r4, #8]
200029a0:	6962      	ldr	r2, [r4, #20]
200029a2:	4252      	negs	r2, r2
200029a4:	61a2      	str	r2, [r4, #24]
200029a6:	6922      	ldr	r2, [r4, #16]
200029a8:	b942      	cbnz	r2, 200029bc <__swsetup_r+0xa4>
200029aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
200029ae:	d1c5      	bne.n	2000293c <__swsetup_r+0x24>
200029b0:	bd38      	pop	{r3, r4, r5, pc}
200029b2:	0799      	lsls	r1, r3, #30
200029b4:	bf58      	it	pl
200029b6:	6962      	ldrpl	r2, [r4, #20]
200029b8:	60a2      	str	r2, [r4, #8]
200029ba:	e7f4      	b.n	200029a6 <__swsetup_r+0x8e>
200029bc:	2000      	movs	r0, #0
200029be:	e7f7      	b.n	200029b0 <__swsetup_r+0x98>
200029c0:	20003584 	.word	0x20003584

200029c4 <memset>:
200029c4:	4402      	add	r2, r0
200029c6:	4603      	mov	r3, r0
200029c8:	4293      	cmp	r3, r2
200029ca:	d100      	bne.n	200029ce <memset+0xa>
200029cc:	4770      	bx	lr
200029ce:	f803 1b01 	strb.w	r1, [r3], #1
200029d2:	e7f9      	b.n	200029c8 <memset+0x4>

200029d4 <_close_r>:
200029d4:	b538      	push	{r3, r4, r5, lr}
200029d6:	4d06      	ldr	r5, [pc, #24]	@ (200029f0 <_close_r+0x1c>)
200029d8:	2300      	movs	r3, #0
200029da:	4604      	mov	r4, r0
200029dc:	4608      	mov	r0, r1
200029de:	602b      	str	r3, [r5, #0]
200029e0:	f7fe fdaf 	bl	20001542 <_close>
200029e4:	1c43      	adds	r3, r0, #1
200029e6:	d102      	bne.n	200029ee <_close_r+0x1a>
200029e8:	682b      	ldr	r3, [r5, #0]
200029ea:	b103      	cbz	r3, 200029ee <_close_r+0x1a>
200029ec:	6023      	str	r3, [r4, #0]
200029ee:	bd38      	pop	{r3, r4, r5, pc}
200029f0:	200038dc 	.word	0x200038dc

200029f4 <_lseek_r>:
200029f4:	b538      	push	{r3, r4, r5, lr}
200029f6:	4d07      	ldr	r5, [pc, #28]	@ (20002a14 <_lseek_r+0x20>)
200029f8:	4604      	mov	r4, r0
200029fa:	4608      	mov	r0, r1
200029fc:	4611      	mov	r1, r2
200029fe:	2200      	movs	r2, #0
20002a00:	602a      	str	r2, [r5, #0]
20002a02:	461a      	mov	r2, r3
20002a04:	f7fe fdc4 	bl	20001590 <_lseek>
20002a08:	1c43      	adds	r3, r0, #1
20002a0a:	d102      	bne.n	20002a12 <_lseek_r+0x1e>
20002a0c:	682b      	ldr	r3, [r5, #0]
20002a0e:	b103      	cbz	r3, 20002a12 <_lseek_r+0x1e>
20002a10:	6023      	str	r3, [r4, #0]
20002a12:	bd38      	pop	{r3, r4, r5, pc}
20002a14:	200038dc 	.word	0x200038dc

20002a18 <_read_r>:
20002a18:	b538      	push	{r3, r4, r5, lr}
20002a1a:	4d07      	ldr	r5, [pc, #28]	@ (20002a38 <_read_r+0x20>)
20002a1c:	4604      	mov	r4, r0
20002a1e:	4608      	mov	r0, r1
20002a20:	4611      	mov	r1, r2
20002a22:	2200      	movs	r2, #0
20002a24:	602a      	str	r2, [r5, #0]
20002a26:	461a      	mov	r2, r3
20002a28:	f7fe fd52 	bl	200014d0 <_read>
20002a2c:	1c43      	adds	r3, r0, #1
20002a2e:	d102      	bne.n	20002a36 <_read_r+0x1e>
20002a30:	682b      	ldr	r3, [r5, #0]
20002a32:	b103      	cbz	r3, 20002a36 <_read_r+0x1e>
20002a34:	6023      	str	r3, [r4, #0]
20002a36:	bd38      	pop	{r3, r4, r5, pc}
20002a38:	200038dc 	.word	0x200038dc

20002a3c <_sbrk_r>:
20002a3c:	b538      	push	{r3, r4, r5, lr}
20002a3e:	4d06      	ldr	r5, [pc, #24]	@ (20002a58 <_sbrk_r+0x1c>)
20002a40:	2300      	movs	r3, #0
20002a42:	4604      	mov	r4, r0
20002a44:	4608      	mov	r0, r1
20002a46:	602b      	str	r3, [r5, #0]
20002a48:	f7fe fdb0 	bl	200015ac <_sbrk>
20002a4c:	1c43      	adds	r3, r0, #1
20002a4e:	d102      	bne.n	20002a56 <_sbrk_r+0x1a>
20002a50:	682b      	ldr	r3, [r5, #0]
20002a52:	b103      	cbz	r3, 20002a56 <_sbrk_r+0x1a>
20002a54:	6023      	str	r3, [r4, #0]
20002a56:	bd38      	pop	{r3, r4, r5, pc}
20002a58:	200038dc 	.word	0x200038dc

20002a5c <_write_r>:
20002a5c:	b538      	push	{r3, r4, r5, lr}
20002a5e:	4d07      	ldr	r5, [pc, #28]	@ (20002a7c <_write_r+0x20>)
20002a60:	4604      	mov	r4, r0
20002a62:	4608      	mov	r0, r1
20002a64:	4611      	mov	r1, r2
20002a66:	2200      	movs	r2, #0
20002a68:	602a      	str	r2, [r5, #0]
20002a6a:	461a      	mov	r2, r3
20002a6c:	f7fe fd4d 	bl	2000150a <_write>
20002a70:	1c43      	adds	r3, r0, #1
20002a72:	d102      	bne.n	20002a7a <_write_r+0x1e>
20002a74:	682b      	ldr	r3, [r5, #0]
20002a76:	b103      	cbz	r3, 20002a7a <_write_r+0x1e>
20002a78:	6023      	str	r3, [r4, #0]
20002a7a:	bd38      	pop	{r3, r4, r5, pc}
20002a7c:	200038dc 	.word	0x200038dc

20002a80 <__errno>:
20002a80:	4b01      	ldr	r3, [pc, #4]	@ (20002a88 <__errno+0x8>)
20002a82:	6818      	ldr	r0, [r3, #0]
20002a84:	4770      	bx	lr
20002a86:	bf00      	nop
20002a88:	20003584 	.word	0x20003584

20002a8c <__retarget_lock_init_recursive>:
20002a8c:	4770      	bx	lr

20002a8e <__retarget_lock_acquire_recursive>:
20002a8e:	4770      	bx	lr

20002a90 <__retarget_lock_release_recursive>:
20002a90:	4770      	bx	lr
	...

20002a94 <__assert_func>:
20002a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
20002a96:	4614      	mov	r4, r2
20002a98:	461a      	mov	r2, r3
20002a9a:	4b09      	ldr	r3, [pc, #36]	@ (20002ac0 <__assert_func+0x2c>)
20002a9c:	681b      	ldr	r3, [r3, #0]
20002a9e:	4605      	mov	r5, r0
20002aa0:	68d8      	ldr	r0, [r3, #12]
20002aa2:	b954      	cbnz	r4, 20002aba <__assert_func+0x26>
20002aa4:	4b07      	ldr	r3, [pc, #28]	@ (20002ac4 <__assert_func+0x30>)
20002aa6:	461c      	mov	r4, r3
20002aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
20002aac:	9100      	str	r1, [sp, #0]
20002aae:	462b      	mov	r3, r5
20002ab0:	4905      	ldr	r1, [pc, #20]	@ (20002ac8 <__assert_func+0x34>)
20002ab2:	f000 f90b 	bl	20002ccc <fiprintf>
20002ab6:	f000 f99f 	bl	20002df8 <abort>
20002aba:	4b04      	ldr	r3, [pc, #16]	@ (20002acc <__assert_func+0x38>)
20002abc:	e7f4      	b.n	20002aa8 <__assert_func+0x14>
20002abe:	bf00      	nop
20002ac0:	20003584 	.word	0x20003584
20002ac4:	20003526 	.word	0x20003526
20002ac8:	200034f8 	.word	0x200034f8
20002acc:	200034eb 	.word	0x200034eb

20002ad0 <_free_r>:
20002ad0:	b538      	push	{r3, r4, r5, lr}
20002ad2:	4605      	mov	r5, r0
20002ad4:	2900      	cmp	r1, #0
20002ad6:	d041      	beq.n	20002b5c <_free_r+0x8c>
20002ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
20002adc:	1f0c      	subs	r4, r1, #4
20002ade:	2b00      	cmp	r3, #0
20002ae0:	bfb8      	it	lt
20002ae2:	18e4      	addlt	r4, r4, r3
20002ae4:	f7ff fd2c 	bl	20002540 <__malloc_lock>
20002ae8:	4a1d      	ldr	r2, [pc, #116]	@ (20002b60 <_free_r+0x90>)
20002aea:	6813      	ldr	r3, [r2, #0]
20002aec:	b933      	cbnz	r3, 20002afc <_free_r+0x2c>
20002aee:	6063      	str	r3, [r4, #4]
20002af0:	6014      	str	r4, [r2, #0]
20002af2:	4628      	mov	r0, r5
20002af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
20002af8:	f7ff bd28 	b.w	2000254c <__malloc_unlock>
20002afc:	42a3      	cmp	r3, r4
20002afe:	d908      	bls.n	20002b12 <_free_r+0x42>
20002b00:	6820      	ldr	r0, [r4, #0]
20002b02:	1821      	adds	r1, r4, r0
20002b04:	428b      	cmp	r3, r1
20002b06:	bf01      	itttt	eq
20002b08:	6819      	ldreq	r1, [r3, #0]
20002b0a:	685b      	ldreq	r3, [r3, #4]
20002b0c:	1809      	addeq	r1, r1, r0
20002b0e:	6021      	streq	r1, [r4, #0]
20002b10:	e7ed      	b.n	20002aee <_free_r+0x1e>
20002b12:	461a      	mov	r2, r3
20002b14:	685b      	ldr	r3, [r3, #4]
20002b16:	b10b      	cbz	r3, 20002b1c <_free_r+0x4c>
20002b18:	42a3      	cmp	r3, r4
20002b1a:	d9fa      	bls.n	20002b12 <_free_r+0x42>
20002b1c:	6811      	ldr	r1, [r2, #0]
20002b1e:	1850      	adds	r0, r2, r1
20002b20:	42a0      	cmp	r0, r4
20002b22:	d10b      	bne.n	20002b3c <_free_r+0x6c>
20002b24:	6820      	ldr	r0, [r4, #0]
20002b26:	4401      	add	r1, r0
20002b28:	1850      	adds	r0, r2, r1
20002b2a:	4283      	cmp	r3, r0
20002b2c:	6011      	str	r1, [r2, #0]
20002b2e:	d1e0      	bne.n	20002af2 <_free_r+0x22>
20002b30:	6818      	ldr	r0, [r3, #0]
20002b32:	685b      	ldr	r3, [r3, #4]
20002b34:	6053      	str	r3, [r2, #4]
20002b36:	4408      	add	r0, r1
20002b38:	6010      	str	r0, [r2, #0]
20002b3a:	e7da      	b.n	20002af2 <_free_r+0x22>
20002b3c:	d902      	bls.n	20002b44 <_free_r+0x74>
20002b3e:	230c      	movs	r3, #12
20002b40:	602b      	str	r3, [r5, #0]
20002b42:	e7d6      	b.n	20002af2 <_free_r+0x22>
20002b44:	6820      	ldr	r0, [r4, #0]
20002b46:	1821      	adds	r1, r4, r0
20002b48:	428b      	cmp	r3, r1
20002b4a:	bf04      	itt	eq
20002b4c:	6819      	ldreq	r1, [r3, #0]
20002b4e:	685b      	ldreq	r3, [r3, #4]
20002b50:	6063      	str	r3, [r4, #4]
20002b52:	bf04      	itt	eq
20002b54:	1809      	addeq	r1, r1, r0
20002b56:	6021      	streq	r1, [r4, #0]
20002b58:	6054      	str	r4, [r2, #4]
20002b5a:	e7ca      	b.n	20002af2 <_free_r+0x22>
20002b5c:	bd38      	pop	{r3, r4, r5, pc}
20002b5e:	bf00      	nop
20002b60:	2000379c 	.word	0x2000379c

20002b64 <malloc>:
20002b64:	4b02      	ldr	r3, [pc, #8]	@ (20002b70 <malloc+0xc>)
20002b66:	4601      	mov	r1, r0
20002b68:	6818      	ldr	r0, [r3, #0]
20002b6a:	f7ff bc69 	b.w	20002440 <_malloc_r>
20002b6e:	bf00      	nop
20002b70:	20003584 	.word	0x20003584

20002b74 <__sflush_r>:
20002b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
20002b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002b7c:	0716      	lsls	r6, r2, #28
20002b7e:	4605      	mov	r5, r0
20002b80:	460c      	mov	r4, r1
20002b82:	d454      	bmi.n	20002c2e <__sflush_r+0xba>
20002b84:	684b      	ldr	r3, [r1, #4]
20002b86:	2b00      	cmp	r3, #0
20002b88:	dc02      	bgt.n	20002b90 <__sflush_r+0x1c>
20002b8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
20002b8c:	2b00      	cmp	r3, #0
20002b8e:	dd48      	ble.n	20002c22 <__sflush_r+0xae>
20002b90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
20002b92:	2e00      	cmp	r6, #0
20002b94:	d045      	beq.n	20002c22 <__sflush_r+0xae>
20002b96:	2300      	movs	r3, #0
20002b98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
20002b9c:	682f      	ldr	r7, [r5, #0]
20002b9e:	6a21      	ldr	r1, [r4, #32]
20002ba0:	602b      	str	r3, [r5, #0]
20002ba2:	d030      	beq.n	20002c06 <__sflush_r+0x92>
20002ba4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
20002ba6:	89a3      	ldrh	r3, [r4, #12]
20002ba8:	0759      	lsls	r1, r3, #29
20002baa:	d505      	bpl.n	20002bb8 <__sflush_r+0x44>
20002bac:	6863      	ldr	r3, [r4, #4]
20002bae:	1ad2      	subs	r2, r2, r3
20002bb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
20002bb2:	b10b      	cbz	r3, 20002bb8 <__sflush_r+0x44>
20002bb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
20002bb6:	1ad2      	subs	r2, r2, r3
20002bb8:	2300      	movs	r3, #0
20002bba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
20002bbc:	6a21      	ldr	r1, [r4, #32]
20002bbe:	4628      	mov	r0, r5
20002bc0:	47b0      	blx	r6
20002bc2:	1c43      	adds	r3, r0, #1
20002bc4:	89a3      	ldrh	r3, [r4, #12]
20002bc6:	d106      	bne.n	20002bd6 <__sflush_r+0x62>
20002bc8:	6829      	ldr	r1, [r5, #0]
20002bca:	291d      	cmp	r1, #29
20002bcc:	d82b      	bhi.n	20002c26 <__sflush_r+0xb2>
20002bce:	4a2a      	ldr	r2, [pc, #168]	@ (20002c78 <__sflush_r+0x104>)
20002bd0:	410a      	asrs	r2, r1
20002bd2:	07d6      	lsls	r6, r2, #31
20002bd4:	d427      	bmi.n	20002c26 <__sflush_r+0xb2>
20002bd6:	2200      	movs	r2, #0
20002bd8:	6062      	str	r2, [r4, #4]
20002bda:	04d9      	lsls	r1, r3, #19
20002bdc:	6922      	ldr	r2, [r4, #16]
20002bde:	6022      	str	r2, [r4, #0]
20002be0:	d504      	bpl.n	20002bec <__sflush_r+0x78>
20002be2:	1c42      	adds	r2, r0, #1
20002be4:	d101      	bne.n	20002bea <__sflush_r+0x76>
20002be6:	682b      	ldr	r3, [r5, #0]
20002be8:	b903      	cbnz	r3, 20002bec <__sflush_r+0x78>
20002bea:	6560      	str	r0, [r4, #84]	@ 0x54
20002bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20002bee:	602f      	str	r7, [r5, #0]
20002bf0:	b1b9      	cbz	r1, 20002c22 <__sflush_r+0xae>
20002bf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
20002bf6:	4299      	cmp	r1, r3
20002bf8:	d002      	beq.n	20002c00 <__sflush_r+0x8c>
20002bfa:	4628      	mov	r0, r5
20002bfc:	f7ff ff68 	bl	20002ad0 <_free_r>
20002c00:	2300      	movs	r3, #0
20002c02:	6363      	str	r3, [r4, #52]	@ 0x34
20002c04:	e00d      	b.n	20002c22 <__sflush_r+0xae>
20002c06:	2301      	movs	r3, #1
20002c08:	4628      	mov	r0, r5
20002c0a:	47b0      	blx	r6
20002c0c:	4602      	mov	r2, r0
20002c0e:	1c50      	adds	r0, r2, #1
20002c10:	d1c9      	bne.n	20002ba6 <__sflush_r+0x32>
20002c12:	682b      	ldr	r3, [r5, #0]
20002c14:	2b00      	cmp	r3, #0
20002c16:	d0c6      	beq.n	20002ba6 <__sflush_r+0x32>
20002c18:	2b1d      	cmp	r3, #29
20002c1a:	d001      	beq.n	20002c20 <__sflush_r+0xac>
20002c1c:	2b16      	cmp	r3, #22
20002c1e:	d11e      	bne.n	20002c5e <__sflush_r+0xea>
20002c20:	602f      	str	r7, [r5, #0]
20002c22:	2000      	movs	r0, #0
20002c24:	e022      	b.n	20002c6c <__sflush_r+0xf8>
20002c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002c2a:	b21b      	sxth	r3, r3
20002c2c:	e01b      	b.n	20002c66 <__sflush_r+0xf2>
20002c2e:	690f      	ldr	r7, [r1, #16]
20002c30:	2f00      	cmp	r7, #0
20002c32:	d0f6      	beq.n	20002c22 <__sflush_r+0xae>
20002c34:	0793      	lsls	r3, r2, #30
20002c36:	680e      	ldr	r6, [r1, #0]
20002c38:	bf08      	it	eq
20002c3a:	694b      	ldreq	r3, [r1, #20]
20002c3c:	600f      	str	r7, [r1, #0]
20002c3e:	bf18      	it	ne
20002c40:	2300      	movne	r3, #0
20002c42:	eba6 0807 	sub.w	r8, r6, r7
20002c46:	608b      	str	r3, [r1, #8]
20002c48:	f1b8 0f00 	cmp.w	r8, #0
20002c4c:	dde9      	ble.n	20002c22 <__sflush_r+0xae>
20002c4e:	6a21      	ldr	r1, [r4, #32]
20002c50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
20002c52:	4643      	mov	r3, r8
20002c54:	463a      	mov	r2, r7
20002c56:	4628      	mov	r0, r5
20002c58:	47b0      	blx	r6
20002c5a:	2800      	cmp	r0, #0
20002c5c:	dc08      	bgt.n	20002c70 <__sflush_r+0xfc>
20002c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20002c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002c66:	81a3      	strh	r3, [r4, #12]
20002c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20002c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002c70:	4407      	add	r7, r0
20002c72:	eba8 0800 	sub.w	r8, r8, r0
20002c76:	e7e7      	b.n	20002c48 <__sflush_r+0xd4>
20002c78:	dfbffffe 	.word	0xdfbffffe

20002c7c <_fflush_r>:
20002c7c:	b538      	push	{r3, r4, r5, lr}
20002c7e:	690b      	ldr	r3, [r1, #16]
20002c80:	4605      	mov	r5, r0
20002c82:	460c      	mov	r4, r1
20002c84:	b913      	cbnz	r3, 20002c8c <_fflush_r+0x10>
20002c86:	2500      	movs	r5, #0
20002c88:	4628      	mov	r0, r5
20002c8a:	bd38      	pop	{r3, r4, r5, pc}
20002c8c:	b118      	cbz	r0, 20002c96 <_fflush_r+0x1a>
20002c8e:	6a03      	ldr	r3, [r0, #32]
20002c90:	b90b      	cbnz	r3, 20002c96 <_fflush_r+0x1a>
20002c92:	f7ff fd2b 	bl	200026ec <__sinit>
20002c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20002c9a:	2b00      	cmp	r3, #0
20002c9c:	d0f3      	beq.n	20002c86 <_fflush_r+0xa>
20002c9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
20002ca0:	07d0      	lsls	r0, r2, #31
20002ca2:	d404      	bmi.n	20002cae <_fflush_r+0x32>
20002ca4:	0599      	lsls	r1, r3, #22
20002ca6:	d402      	bmi.n	20002cae <_fflush_r+0x32>
20002ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20002caa:	f7ff fef0 	bl	20002a8e <__retarget_lock_acquire_recursive>
20002cae:	4628      	mov	r0, r5
20002cb0:	4621      	mov	r1, r4
20002cb2:	f7ff ff5f 	bl	20002b74 <__sflush_r>
20002cb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20002cb8:	07da      	lsls	r2, r3, #31
20002cba:	4605      	mov	r5, r0
20002cbc:	d4e4      	bmi.n	20002c88 <_fflush_r+0xc>
20002cbe:	89a3      	ldrh	r3, [r4, #12]
20002cc0:	059b      	lsls	r3, r3, #22
20002cc2:	d4e1      	bmi.n	20002c88 <_fflush_r+0xc>
20002cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20002cc6:	f7ff fee3 	bl	20002a90 <__retarget_lock_release_recursive>
20002cca:	e7dd      	b.n	20002c88 <_fflush_r+0xc>

20002ccc <fiprintf>:
20002ccc:	b40e      	push	{r1, r2, r3}
20002cce:	b503      	push	{r0, r1, lr}
20002cd0:	4601      	mov	r1, r0
20002cd2:	ab03      	add	r3, sp, #12
20002cd4:	4805      	ldr	r0, [pc, #20]	@ (20002cec <fiprintf+0x20>)
20002cd6:	f853 2b04 	ldr.w	r2, [r3], #4
20002cda:	6800      	ldr	r0, [r0, #0]
20002cdc:	9301      	str	r3, [sp, #4]
20002cde:	f000 f8bb 	bl	20002e58 <_vfiprintf_r>
20002ce2:	b002      	add	sp, #8
20002ce4:	f85d eb04 	ldr.w	lr, [sp], #4
20002ce8:	b003      	add	sp, #12
20002cea:	4770      	bx	lr
20002cec:	20003584 	.word	0x20003584

20002cf0 <__swhatbuf_r>:
20002cf0:	b570      	push	{r4, r5, r6, lr}
20002cf2:	460c      	mov	r4, r1
20002cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002cf8:	2900      	cmp	r1, #0
20002cfa:	b096      	sub	sp, #88	@ 0x58
20002cfc:	4615      	mov	r5, r2
20002cfe:	461e      	mov	r6, r3
20002d00:	da0d      	bge.n	20002d1e <__swhatbuf_r+0x2e>
20002d02:	89a3      	ldrh	r3, [r4, #12]
20002d04:	f013 0f80 	tst.w	r3, #128	@ 0x80
20002d08:	f04f 0100 	mov.w	r1, #0
20002d0c:	bf14      	ite	ne
20002d0e:	2340      	movne	r3, #64	@ 0x40
20002d10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
20002d14:	2000      	movs	r0, #0
20002d16:	6031      	str	r1, [r6, #0]
20002d18:	602b      	str	r3, [r5, #0]
20002d1a:	b016      	add	sp, #88	@ 0x58
20002d1c:	bd70      	pop	{r4, r5, r6, pc}
20002d1e:	466a      	mov	r2, sp
20002d20:	f000 f848 	bl	20002db4 <_fstat_r>
20002d24:	2800      	cmp	r0, #0
20002d26:	dbec      	blt.n	20002d02 <__swhatbuf_r+0x12>
20002d28:	9901      	ldr	r1, [sp, #4]
20002d2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
20002d2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
20002d32:	4259      	negs	r1, r3
20002d34:	4159      	adcs	r1, r3
20002d36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20002d3a:	e7eb      	b.n	20002d14 <__swhatbuf_r+0x24>

20002d3c <__smakebuf_r>:
20002d3c:	898b      	ldrh	r3, [r1, #12]
20002d3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
20002d40:	079d      	lsls	r5, r3, #30
20002d42:	4606      	mov	r6, r0
20002d44:	460c      	mov	r4, r1
20002d46:	d507      	bpl.n	20002d58 <__smakebuf_r+0x1c>
20002d48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
20002d4c:	6023      	str	r3, [r4, #0]
20002d4e:	6123      	str	r3, [r4, #16]
20002d50:	2301      	movs	r3, #1
20002d52:	6163      	str	r3, [r4, #20]
20002d54:	b003      	add	sp, #12
20002d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
20002d58:	ab01      	add	r3, sp, #4
20002d5a:	466a      	mov	r2, sp
20002d5c:	f7ff ffc8 	bl	20002cf0 <__swhatbuf_r>
20002d60:	9f00      	ldr	r7, [sp, #0]
20002d62:	4605      	mov	r5, r0
20002d64:	4639      	mov	r1, r7
20002d66:	4630      	mov	r0, r6
20002d68:	f7ff fb6a 	bl	20002440 <_malloc_r>
20002d6c:	b948      	cbnz	r0, 20002d82 <__smakebuf_r+0x46>
20002d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20002d72:	059a      	lsls	r2, r3, #22
20002d74:	d4ee      	bmi.n	20002d54 <__smakebuf_r+0x18>
20002d76:	f023 0303 	bic.w	r3, r3, #3
20002d7a:	f043 0302 	orr.w	r3, r3, #2
20002d7e:	81a3      	strh	r3, [r4, #12]
20002d80:	e7e2      	b.n	20002d48 <__smakebuf_r+0xc>
20002d82:	89a3      	ldrh	r3, [r4, #12]
20002d84:	6020      	str	r0, [r4, #0]
20002d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20002d8a:	81a3      	strh	r3, [r4, #12]
20002d8c:	9b01      	ldr	r3, [sp, #4]
20002d8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
20002d92:	b15b      	cbz	r3, 20002dac <__smakebuf_r+0x70>
20002d94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002d98:	4630      	mov	r0, r6
20002d9a:	f000 f81d 	bl	20002dd8 <_isatty_r>
20002d9e:	b128      	cbz	r0, 20002dac <__smakebuf_r+0x70>
20002da0:	89a3      	ldrh	r3, [r4, #12]
20002da2:	f023 0303 	bic.w	r3, r3, #3
20002da6:	f043 0301 	orr.w	r3, r3, #1
20002daa:	81a3      	strh	r3, [r4, #12]
20002dac:	89a3      	ldrh	r3, [r4, #12]
20002dae:	431d      	orrs	r5, r3
20002db0:	81a5      	strh	r5, [r4, #12]
20002db2:	e7cf      	b.n	20002d54 <__smakebuf_r+0x18>

20002db4 <_fstat_r>:
20002db4:	b538      	push	{r3, r4, r5, lr}
20002db6:	4d07      	ldr	r5, [pc, #28]	@ (20002dd4 <_fstat_r+0x20>)
20002db8:	2300      	movs	r3, #0
20002dba:	4604      	mov	r4, r0
20002dbc:	4608      	mov	r0, r1
20002dbe:	4611      	mov	r1, r2
20002dc0:	602b      	str	r3, [r5, #0]
20002dc2:	f7fe fbca 	bl	2000155a <_fstat>
20002dc6:	1c43      	adds	r3, r0, #1
20002dc8:	d102      	bne.n	20002dd0 <_fstat_r+0x1c>
20002dca:	682b      	ldr	r3, [r5, #0]
20002dcc:	b103      	cbz	r3, 20002dd0 <_fstat_r+0x1c>
20002dce:	6023      	str	r3, [r4, #0]
20002dd0:	bd38      	pop	{r3, r4, r5, pc}
20002dd2:	bf00      	nop
20002dd4:	200038dc 	.word	0x200038dc

20002dd8 <_isatty_r>:
20002dd8:	b538      	push	{r3, r4, r5, lr}
20002dda:	4d06      	ldr	r5, [pc, #24]	@ (20002df4 <_isatty_r+0x1c>)
20002ddc:	2300      	movs	r3, #0
20002dde:	4604      	mov	r4, r0
20002de0:	4608      	mov	r0, r1
20002de2:	602b      	str	r3, [r5, #0]
20002de4:	f7fe fbc9 	bl	2000157a <_isatty>
20002de8:	1c43      	adds	r3, r0, #1
20002dea:	d102      	bne.n	20002df2 <_isatty_r+0x1a>
20002dec:	682b      	ldr	r3, [r5, #0]
20002dee:	b103      	cbz	r3, 20002df2 <_isatty_r+0x1a>
20002df0:	6023      	str	r3, [r4, #0]
20002df2:	bd38      	pop	{r3, r4, r5, pc}
20002df4:	200038dc 	.word	0x200038dc

20002df8 <abort>:
20002df8:	b508      	push	{r3, lr}
20002dfa:	2006      	movs	r0, #6
20002dfc:	f000 fafa 	bl	200033f4 <raise>
20002e00:	2001      	movs	r0, #1
20002e02:	f7fe fb5a 	bl	200014ba <_exit>

20002e06 <__sfputc_r>:
20002e06:	6893      	ldr	r3, [r2, #8]
20002e08:	3b01      	subs	r3, #1
20002e0a:	2b00      	cmp	r3, #0
20002e0c:	b410      	push	{r4}
20002e0e:	6093      	str	r3, [r2, #8]
20002e10:	da08      	bge.n	20002e24 <__sfputc_r+0x1e>
20002e12:	6994      	ldr	r4, [r2, #24]
20002e14:	42a3      	cmp	r3, r4
20002e16:	db01      	blt.n	20002e1c <__sfputc_r+0x16>
20002e18:	290a      	cmp	r1, #10
20002e1a:	d103      	bne.n	20002e24 <__sfputc_r+0x1e>
20002e1c:	f85d 4b04 	ldr.w	r4, [sp], #4
20002e20:	f7ff bd3b 	b.w	2000289a <__swbuf_r>
20002e24:	6813      	ldr	r3, [r2, #0]
20002e26:	1c58      	adds	r0, r3, #1
20002e28:	6010      	str	r0, [r2, #0]
20002e2a:	7019      	strb	r1, [r3, #0]
20002e2c:	4608      	mov	r0, r1
20002e2e:	f85d 4b04 	ldr.w	r4, [sp], #4
20002e32:	4770      	bx	lr

20002e34 <__sfputs_r>:
20002e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002e36:	4606      	mov	r6, r0
20002e38:	460f      	mov	r7, r1
20002e3a:	4614      	mov	r4, r2
20002e3c:	18d5      	adds	r5, r2, r3
20002e3e:	42ac      	cmp	r4, r5
20002e40:	d101      	bne.n	20002e46 <__sfputs_r+0x12>
20002e42:	2000      	movs	r0, #0
20002e44:	e007      	b.n	20002e56 <__sfputs_r+0x22>
20002e46:	f814 1b01 	ldrb.w	r1, [r4], #1
20002e4a:	463a      	mov	r2, r7
20002e4c:	4630      	mov	r0, r6
20002e4e:	f7ff ffda 	bl	20002e06 <__sfputc_r>
20002e52:	1c43      	adds	r3, r0, #1
20002e54:	d1f3      	bne.n	20002e3e <__sfputs_r+0xa>
20002e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

20002e58 <_vfiprintf_r>:
20002e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002e5c:	460d      	mov	r5, r1
20002e5e:	b09d      	sub	sp, #116	@ 0x74
20002e60:	4614      	mov	r4, r2
20002e62:	4698      	mov	r8, r3
20002e64:	4606      	mov	r6, r0
20002e66:	b118      	cbz	r0, 20002e70 <_vfiprintf_r+0x18>
20002e68:	6a03      	ldr	r3, [r0, #32]
20002e6a:	b90b      	cbnz	r3, 20002e70 <_vfiprintf_r+0x18>
20002e6c:	f7ff fc3e 	bl	200026ec <__sinit>
20002e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
20002e72:	07d9      	lsls	r1, r3, #31
20002e74:	d405      	bmi.n	20002e82 <_vfiprintf_r+0x2a>
20002e76:	89ab      	ldrh	r3, [r5, #12]
20002e78:	059a      	lsls	r2, r3, #22
20002e7a:	d402      	bmi.n	20002e82 <_vfiprintf_r+0x2a>
20002e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
20002e7e:	f7ff fe06 	bl	20002a8e <__retarget_lock_acquire_recursive>
20002e82:	89ab      	ldrh	r3, [r5, #12]
20002e84:	071b      	lsls	r3, r3, #28
20002e86:	d501      	bpl.n	20002e8c <_vfiprintf_r+0x34>
20002e88:	692b      	ldr	r3, [r5, #16]
20002e8a:	b99b      	cbnz	r3, 20002eb4 <_vfiprintf_r+0x5c>
20002e8c:	4629      	mov	r1, r5
20002e8e:	4630      	mov	r0, r6
20002e90:	f7ff fd42 	bl	20002918 <__swsetup_r>
20002e94:	b170      	cbz	r0, 20002eb4 <_vfiprintf_r+0x5c>
20002e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
20002e98:	07dc      	lsls	r4, r3, #31
20002e9a:	d504      	bpl.n	20002ea6 <_vfiprintf_r+0x4e>
20002e9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20002ea0:	b01d      	add	sp, #116	@ 0x74
20002ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002ea6:	89ab      	ldrh	r3, [r5, #12]
20002ea8:	0598      	lsls	r0, r3, #22
20002eaa:	d4f7      	bmi.n	20002e9c <_vfiprintf_r+0x44>
20002eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
20002eae:	f7ff fdef 	bl	20002a90 <__retarget_lock_release_recursive>
20002eb2:	e7f3      	b.n	20002e9c <_vfiprintf_r+0x44>
20002eb4:	2300      	movs	r3, #0
20002eb6:	9309      	str	r3, [sp, #36]	@ 0x24
20002eb8:	2320      	movs	r3, #32
20002eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
20002ebe:	f8cd 800c 	str.w	r8, [sp, #12]
20002ec2:	2330      	movs	r3, #48	@ 0x30
20002ec4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 20003074 <_vfiprintf_r+0x21c>
20002ec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
20002ecc:	f04f 0901 	mov.w	r9, #1
20002ed0:	4623      	mov	r3, r4
20002ed2:	469a      	mov	sl, r3
20002ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
20002ed8:	b10a      	cbz	r2, 20002ede <_vfiprintf_r+0x86>
20002eda:	2a25      	cmp	r2, #37	@ 0x25
20002edc:	d1f9      	bne.n	20002ed2 <_vfiprintf_r+0x7a>
20002ede:	ebba 0b04 	subs.w	fp, sl, r4
20002ee2:	d00b      	beq.n	20002efc <_vfiprintf_r+0xa4>
20002ee4:	465b      	mov	r3, fp
20002ee6:	4622      	mov	r2, r4
20002ee8:	4629      	mov	r1, r5
20002eea:	4630      	mov	r0, r6
20002eec:	f7ff ffa2 	bl	20002e34 <__sfputs_r>
20002ef0:	3001      	adds	r0, #1
20002ef2:	f000 80a7 	beq.w	20003044 <_vfiprintf_r+0x1ec>
20002ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
20002ef8:	445a      	add	r2, fp
20002efa:	9209      	str	r2, [sp, #36]	@ 0x24
20002efc:	f89a 3000 	ldrb.w	r3, [sl]
20002f00:	2b00      	cmp	r3, #0
20002f02:	f000 809f 	beq.w	20003044 <_vfiprintf_r+0x1ec>
20002f06:	2300      	movs	r3, #0
20002f08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20002f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
20002f10:	f10a 0a01 	add.w	sl, sl, #1
20002f14:	9304      	str	r3, [sp, #16]
20002f16:	9307      	str	r3, [sp, #28]
20002f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
20002f1c:	931a      	str	r3, [sp, #104]	@ 0x68
20002f1e:	4654      	mov	r4, sl
20002f20:	2205      	movs	r2, #5
20002f22:	f814 1b01 	ldrb.w	r1, [r4], #1
20002f26:	4853      	ldr	r0, [pc, #332]	@ (20003074 <_vfiprintf_r+0x21c>)
20002f28:	f7fd f9a2 	bl	20000270 <memchr>
20002f2c:	9a04      	ldr	r2, [sp, #16]
20002f2e:	b9d8      	cbnz	r0, 20002f68 <_vfiprintf_r+0x110>
20002f30:	06d1      	lsls	r1, r2, #27
20002f32:	bf44      	itt	mi
20002f34:	2320      	movmi	r3, #32
20002f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
20002f3a:	0713      	lsls	r3, r2, #28
20002f3c:	bf44      	itt	mi
20002f3e:	232b      	movmi	r3, #43	@ 0x2b
20002f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
20002f44:	f89a 3000 	ldrb.w	r3, [sl]
20002f48:	2b2a      	cmp	r3, #42	@ 0x2a
20002f4a:	d015      	beq.n	20002f78 <_vfiprintf_r+0x120>
20002f4c:	9a07      	ldr	r2, [sp, #28]
20002f4e:	4654      	mov	r4, sl
20002f50:	2000      	movs	r0, #0
20002f52:	f04f 0c0a 	mov.w	ip, #10
20002f56:	4621      	mov	r1, r4
20002f58:	f811 3b01 	ldrb.w	r3, [r1], #1
20002f5c:	3b30      	subs	r3, #48	@ 0x30
20002f5e:	2b09      	cmp	r3, #9
20002f60:	d94b      	bls.n	20002ffa <_vfiprintf_r+0x1a2>
20002f62:	b1b0      	cbz	r0, 20002f92 <_vfiprintf_r+0x13a>
20002f64:	9207      	str	r2, [sp, #28]
20002f66:	e014      	b.n	20002f92 <_vfiprintf_r+0x13a>
20002f68:	eba0 0308 	sub.w	r3, r0, r8
20002f6c:	fa09 f303 	lsl.w	r3, r9, r3
20002f70:	4313      	orrs	r3, r2
20002f72:	9304      	str	r3, [sp, #16]
20002f74:	46a2      	mov	sl, r4
20002f76:	e7d2      	b.n	20002f1e <_vfiprintf_r+0xc6>
20002f78:	9b03      	ldr	r3, [sp, #12]
20002f7a:	1d19      	adds	r1, r3, #4
20002f7c:	681b      	ldr	r3, [r3, #0]
20002f7e:	9103      	str	r1, [sp, #12]
20002f80:	2b00      	cmp	r3, #0
20002f82:	bfbb      	ittet	lt
20002f84:	425b      	neglt	r3, r3
20002f86:	f042 0202 	orrlt.w	r2, r2, #2
20002f8a:	9307      	strge	r3, [sp, #28]
20002f8c:	9307      	strlt	r3, [sp, #28]
20002f8e:	bfb8      	it	lt
20002f90:	9204      	strlt	r2, [sp, #16]
20002f92:	7823      	ldrb	r3, [r4, #0]
20002f94:	2b2e      	cmp	r3, #46	@ 0x2e
20002f96:	d10a      	bne.n	20002fae <_vfiprintf_r+0x156>
20002f98:	7863      	ldrb	r3, [r4, #1]
20002f9a:	2b2a      	cmp	r3, #42	@ 0x2a
20002f9c:	d132      	bne.n	20003004 <_vfiprintf_r+0x1ac>
20002f9e:	9b03      	ldr	r3, [sp, #12]
20002fa0:	1d1a      	adds	r2, r3, #4
20002fa2:	681b      	ldr	r3, [r3, #0]
20002fa4:	9203      	str	r2, [sp, #12]
20002fa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
20002faa:	3402      	adds	r4, #2
20002fac:	9305      	str	r3, [sp, #20]
20002fae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 20003084 <_vfiprintf_r+0x22c>
20002fb2:	7821      	ldrb	r1, [r4, #0]
20002fb4:	2203      	movs	r2, #3
20002fb6:	4650      	mov	r0, sl
20002fb8:	f7fd f95a 	bl	20000270 <memchr>
20002fbc:	b138      	cbz	r0, 20002fce <_vfiprintf_r+0x176>
20002fbe:	9b04      	ldr	r3, [sp, #16]
20002fc0:	eba0 000a 	sub.w	r0, r0, sl
20002fc4:	2240      	movs	r2, #64	@ 0x40
20002fc6:	4082      	lsls	r2, r0
20002fc8:	4313      	orrs	r3, r2
20002fca:	3401      	adds	r4, #1
20002fcc:	9304      	str	r3, [sp, #16]
20002fce:	f814 1b01 	ldrb.w	r1, [r4], #1
20002fd2:	4829      	ldr	r0, [pc, #164]	@ (20003078 <_vfiprintf_r+0x220>)
20002fd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
20002fd8:	2206      	movs	r2, #6
20002fda:	f7fd f949 	bl	20000270 <memchr>
20002fde:	2800      	cmp	r0, #0
20002fe0:	d03f      	beq.n	20003062 <_vfiprintf_r+0x20a>
20002fe2:	4b26      	ldr	r3, [pc, #152]	@ (2000307c <_vfiprintf_r+0x224>)
20002fe4:	bb1b      	cbnz	r3, 2000302e <_vfiprintf_r+0x1d6>
20002fe6:	9b03      	ldr	r3, [sp, #12]
20002fe8:	3307      	adds	r3, #7
20002fea:	f023 0307 	bic.w	r3, r3, #7
20002fee:	3308      	adds	r3, #8
20002ff0:	9303      	str	r3, [sp, #12]
20002ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
20002ff4:	443b      	add	r3, r7
20002ff6:	9309      	str	r3, [sp, #36]	@ 0x24
20002ff8:	e76a      	b.n	20002ed0 <_vfiprintf_r+0x78>
20002ffa:	fb0c 3202 	mla	r2, ip, r2, r3
20002ffe:	460c      	mov	r4, r1
20003000:	2001      	movs	r0, #1
20003002:	e7a8      	b.n	20002f56 <_vfiprintf_r+0xfe>
20003004:	2300      	movs	r3, #0
20003006:	3401      	adds	r4, #1
20003008:	9305      	str	r3, [sp, #20]
2000300a:	4619      	mov	r1, r3
2000300c:	f04f 0c0a 	mov.w	ip, #10
20003010:	4620      	mov	r0, r4
20003012:	f810 2b01 	ldrb.w	r2, [r0], #1
20003016:	3a30      	subs	r2, #48	@ 0x30
20003018:	2a09      	cmp	r2, #9
2000301a:	d903      	bls.n	20003024 <_vfiprintf_r+0x1cc>
2000301c:	2b00      	cmp	r3, #0
2000301e:	d0c6      	beq.n	20002fae <_vfiprintf_r+0x156>
20003020:	9105      	str	r1, [sp, #20]
20003022:	e7c4      	b.n	20002fae <_vfiprintf_r+0x156>
20003024:	fb0c 2101 	mla	r1, ip, r1, r2
20003028:	4604      	mov	r4, r0
2000302a:	2301      	movs	r3, #1
2000302c:	e7f0      	b.n	20003010 <_vfiprintf_r+0x1b8>
2000302e:	ab03      	add	r3, sp, #12
20003030:	9300      	str	r3, [sp, #0]
20003032:	462a      	mov	r2, r5
20003034:	4b12      	ldr	r3, [pc, #72]	@ (20003080 <_vfiprintf_r+0x228>)
20003036:	a904      	add	r1, sp, #16
20003038:	4630      	mov	r0, r6
2000303a:	f3af 8000 	nop.w
2000303e:	4607      	mov	r7, r0
20003040:	1c78      	adds	r0, r7, #1
20003042:	d1d6      	bne.n	20002ff2 <_vfiprintf_r+0x19a>
20003044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
20003046:	07d9      	lsls	r1, r3, #31
20003048:	d405      	bmi.n	20003056 <_vfiprintf_r+0x1fe>
2000304a:	89ab      	ldrh	r3, [r5, #12]
2000304c:	059a      	lsls	r2, r3, #22
2000304e:	d402      	bmi.n	20003056 <_vfiprintf_r+0x1fe>
20003050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
20003052:	f7ff fd1d 	bl	20002a90 <__retarget_lock_release_recursive>
20003056:	89ab      	ldrh	r3, [r5, #12]
20003058:	065b      	lsls	r3, r3, #25
2000305a:	f53f af1f 	bmi.w	20002e9c <_vfiprintf_r+0x44>
2000305e:	9809      	ldr	r0, [sp, #36]	@ 0x24
20003060:	e71e      	b.n	20002ea0 <_vfiprintf_r+0x48>
20003062:	ab03      	add	r3, sp, #12
20003064:	9300      	str	r3, [sp, #0]
20003066:	462a      	mov	r2, r5
20003068:	4b05      	ldr	r3, [pc, #20]	@ (20003080 <_vfiprintf_r+0x228>)
2000306a:	a904      	add	r1, sp, #16
2000306c:	4630      	mov	r0, r6
2000306e:	f000 f879 	bl	20003164 <_printf_i>
20003072:	e7e4      	b.n	2000303e <_vfiprintf_r+0x1e6>
20003074:	20003527 	.word	0x20003527
20003078:	20003531 	.word	0x20003531
2000307c:	00000000 	.word	0x00000000
20003080:	20002e35 	.word	0x20002e35
20003084:	2000352d 	.word	0x2000352d

20003088 <_printf_common>:
20003088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
2000308c:	4616      	mov	r6, r2
2000308e:	4698      	mov	r8, r3
20003090:	688a      	ldr	r2, [r1, #8]
20003092:	690b      	ldr	r3, [r1, #16]
20003094:	f8dd 9020 	ldr.w	r9, [sp, #32]
20003098:	4293      	cmp	r3, r2
2000309a:	bfb8      	it	lt
2000309c:	4613      	movlt	r3, r2
2000309e:	6033      	str	r3, [r6, #0]
200030a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
200030a4:	4607      	mov	r7, r0
200030a6:	460c      	mov	r4, r1
200030a8:	b10a      	cbz	r2, 200030ae <_printf_common+0x26>
200030aa:	3301      	adds	r3, #1
200030ac:	6033      	str	r3, [r6, #0]
200030ae:	6823      	ldr	r3, [r4, #0]
200030b0:	0699      	lsls	r1, r3, #26
200030b2:	bf42      	ittt	mi
200030b4:	6833      	ldrmi	r3, [r6, #0]
200030b6:	3302      	addmi	r3, #2
200030b8:	6033      	strmi	r3, [r6, #0]
200030ba:	6825      	ldr	r5, [r4, #0]
200030bc:	f015 0506 	ands.w	r5, r5, #6
200030c0:	d106      	bne.n	200030d0 <_printf_common+0x48>
200030c2:	f104 0a19 	add.w	sl, r4, #25
200030c6:	68e3      	ldr	r3, [r4, #12]
200030c8:	6832      	ldr	r2, [r6, #0]
200030ca:	1a9b      	subs	r3, r3, r2
200030cc:	42ab      	cmp	r3, r5
200030ce:	dc26      	bgt.n	2000311e <_printf_common+0x96>
200030d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
200030d4:	6822      	ldr	r2, [r4, #0]
200030d6:	3b00      	subs	r3, #0
200030d8:	bf18      	it	ne
200030da:	2301      	movne	r3, #1
200030dc:	0692      	lsls	r2, r2, #26
200030de:	d42b      	bmi.n	20003138 <_printf_common+0xb0>
200030e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
200030e4:	4641      	mov	r1, r8
200030e6:	4638      	mov	r0, r7
200030e8:	47c8      	blx	r9
200030ea:	3001      	adds	r0, #1
200030ec:	d01e      	beq.n	2000312c <_printf_common+0xa4>
200030ee:	6823      	ldr	r3, [r4, #0]
200030f0:	6922      	ldr	r2, [r4, #16]
200030f2:	f003 0306 	and.w	r3, r3, #6
200030f6:	2b04      	cmp	r3, #4
200030f8:	bf02      	ittt	eq
200030fa:	68e5      	ldreq	r5, [r4, #12]
200030fc:	6833      	ldreq	r3, [r6, #0]
200030fe:	1aed      	subeq	r5, r5, r3
20003100:	68a3      	ldr	r3, [r4, #8]
20003102:	bf0c      	ite	eq
20003104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
20003108:	2500      	movne	r5, #0
2000310a:	4293      	cmp	r3, r2
2000310c:	bfc4      	itt	gt
2000310e:	1a9b      	subgt	r3, r3, r2
20003110:	18ed      	addgt	r5, r5, r3
20003112:	2600      	movs	r6, #0
20003114:	341a      	adds	r4, #26
20003116:	42b5      	cmp	r5, r6
20003118:	d11a      	bne.n	20003150 <_printf_common+0xc8>
2000311a:	2000      	movs	r0, #0
2000311c:	e008      	b.n	20003130 <_printf_common+0xa8>
2000311e:	2301      	movs	r3, #1
20003120:	4652      	mov	r2, sl
20003122:	4641      	mov	r1, r8
20003124:	4638      	mov	r0, r7
20003126:	47c8      	blx	r9
20003128:	3001      	adds	r0, #1
2000312a:	d103      	bne.n	20003134 <_printf_common+0xac>
2000312c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20003130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20003134:	3501      	adds	r5, #1
20003136:	e7c6      	b.n	200030c6 <_printf_common+0x3e>
20003138:	18e1      	adds	r1, r4, r3
2000313a:	1c5a      	adds	r2, r3, #1
2000313c:	2030      	movs	r0, #48	@ 0x30
2000313e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
20003142:	4422      	add	r2, r4
20003144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
20003148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
2000314c:	3302      	adds	r3, #2
2000314e:	e7c7      	b.n	200030e0 <_printf_common+0x58>
20003150:	2301      	movs	r3, #1
20003152:	4622      	mov	r2, r4
20003154:	4641      	mov	r1, r8
20003156:	4638      	mov	r0, r7
20003158:	47c8      	blx	r9
2000315a:	3001      	adds	r0, #1
2000315c:	d0e6      	beq.n	2000312c <_printf_common+0xa4>
2000315e:	3601      	adds	r6, #1
20003160:	e7d9      	b.n	20003116 <_printf_common+0x8e>
	...

20003164 <_printf_i>:
20003164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
20003168:	7e0f      	ldrb	r7, [r1, #24]
2000316a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
2000316c:	2f78      	cmp	r7, #120	@ 0x78
2000316e:	4691      	mov	r9, r2
20003170:	4680      	mov	r8, r0
20003172:	460c      	mov	r4, r1
20003174:	469a      	mov	sl, r3
20003176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
2000317a:	d807      	bhi.n	2000318c <_printf_i+0x28>
2000317c:	2f62      	cmp	r7, #98	@ 0x62
2000317e:	d80a      	bhi.n	20003196 <_printf_i+0x32>
20003180:	2f00      	cmp	r7, #0
20003182:	f000 80d2 	beq.w	2000332a <_printf_i+0x1c6>
20003186:	2f58      	cmp	r7, #88	@ 0x58
20003188:	f000 80b9 	beq.w	200032fe <_printf_i+0x19a>
2000318c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
20003190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
20003194:	e03a      	b.n	2000320c <_printf_i+0xa8>
20003196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
2000319a:	2b15      	cmp	r3, #21
2000319c:	d8f6      	bhi.n	2000318c <_printf_i+0x28>
2000319e:	a101      	add	r1, pc, #4	@ (adr r1, 200031a4 <_printf_i+0x40>)
200031a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
200031a4:	200031fd 	.word	0x200031fd
200031a8:	20003211 	.word	0x20003211
200031ac:	2000318d 	.word	0x2000318d
200031b0:	2000318d 	.word	0x2000318d
200031b4:	2000318d 	.word	0x2000318d
200031b8:	2000318d 	.word	0x2000318d
200031bc:	20003211 	.word	0x20003211
200031c0:	2000318d 	.word	0x2000318d
200031c4:	2000318d 	.word	0x2000318d
200031c8:	2000318d 	.word	0x2000318d
200031cc:	2000318d 	.word	0x2000318d
200031d0:	20003311 	.word	0x20003311
200031d4:	2000323b 	.word	0x2000323b
200031d8:	200032cb 	.word	0x200032cb
200031dc:	2000318d 	.word	0x2000318d
200031e0:	2000318d 	.word	0x2000318d
200031e4:	20003333 	.word	0x20003333
200031e8:	2000318d 	.word	0x2000318d
200031ec:	2000323b 	.word	0x2000323b
200031f0:	2000318d 	.word	0x2000318d
200031f4:	2000318d 	.word	0x2000318d
200031f8:	200032d3 	.word	0x200032d3
200031fc:	6833      	ldr	r3, [r6, #0]
200031fe:	1d1a      	adds	r2, r3, #4
20003200:	681b      	ldr	r3, [r3, #0]
20003202:	6032      	str	r2, [r6, #0]
20003204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
20003208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
2000320c:	2301      	movs	r3, #1
2000320e:	e09d      	b.n	2000334c <_printf_i+0x1e8>
20003210:	6833      	ldr	r3, [r6, #0]
20003212:	6820      	ldr	r0, [r4, #0]
20003214:	1d19      	adds	r1, r3, #4
20003216:	6031      	str	r1, [r6, #0]
20003218:	0606      	lsls	r6, r0, #24
2000321a:	d501      	bpl.n	20003220 <_printf_i+0xbc>
2000321c:	681d      	ldr	r5, [r3, #0]
2000321e:	e003      	b.n	20003228 <_printf_i+0xc4>
20003220:	0645      	lsls	r5, r0, #25
20003222:	d5fb      	bpl.n	2000321c <_printf_i+0xb8>
20003224:	f9b3 5000 	ldrsh.w	r5, [r3]
20003228:	2d00      	cmp	r5, #0
2000322a:	da03      	bge.n	20003234 <_printf_i+0xd0>
2000322c:	232d      	movs	r3, #45	@ 0x2d
2000322e:	426d      	negs	r5, r5
20003230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
20003234:	4859      	ldr	r0, [pc, #356]	@ (2000339c <_printf_i+0x238>)
20003236:	230a      	movs	r3, #10
20003238:	e011      	b.n	2000325e <_printf_i+0xfa>
2000323a:	6821      	ldr	r1, [r4, #0]
2000323c:	6833      	ldr	r3, [r6, #0]
2000323e:	0608      	lsls	r0, r1, #24
20003240:	f853 5b04 	ldr.w	r5, [r3], #4
20003244:	d402      	bmi.n	2000324c <_printf_i+0xe8>
20003246:	0649      	lsls	r1, r1, #25
20003248:	bf48      	it	mi
2000324a:	b2ad      	uxthmi	r5, r5
2000324c:	2f6f      	cmp	r7, #111	@ 0x6f
2000324e:	4853      	ldr	r0, [pc, #332]	@ (2000339c <_printf_i+0x238>)
20003250:	6033      	str	r3, [r6, #0]
20003252:	bf14      	ite	ne
20003254:	230a      	movne	r3, #10
20003256:	2308      	moveq	r3, #8
20003258:	2100      	movs	r1, #0
2000325a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
2000325e:	6866      	ldr	r6, [r4, #4]
20003260:	60a6      	str	r6, [r4, #8]
20003262:	2e00      	cmp	r6, #0
20003264:	bfa2      	ittt	ge
20003266:	6821      	ldrge	r1, [r4, #0]
20003268:	f021 0104 	bicge.w	r1, r1, #4
2000326c:	6021      	strge	r1, [r4, #0]
2000326e:	b90d      	cbnz	r5, 20003274 <_printf_i+0x110>
20003270:	2e00      	cmp	r6, #0
20003272:	d04b      	beq.n	2000330c <_printf_i+0x1a8>
20003274:	4616      	mov	r6, r2
20003276:	fbb5 f1f3 	udiv	r1, r5, r3
2000327a:	fb03 5711 	mls	r7, r3, r1, r5
2000327e:	5dc7      	ldrb	r7, [r0, r7]
20003280:	f806 7d01 	strb.w	r7, [r6, #-1]!
20003284:	462f      	mov	r7, r5
20003286:	42bb      	cmp	r3, r7
20003288:	460d      	mov	r5, r1
2000328a:	d9f4      	bls.n	20003276 <_printf_i+0x112>
2000328c:	2b08      	cmp	r3, #8
2000328e:	d10b      	bne.n	200032a8 <_printf_i+0x144>
20003290:	6823      	ldr	r3, [r4, #0]
20003292:	07df      	lsls	r7, r3, #31
20003294:	d508      	bpl.n	200032a8 <_printf_i+0x144>
20003296:	6923      	ldr	r3, [r4, #16]
20003298:	6861      	ldr	r1, [r4, #4]
2000329a:	4299      	cmp	r1, r3
2000329c:	bfde      	ittt	le
2000329e:	2330      	movle	r3, #48	@ 0x30
200032a0:	f806 3c01 	strble.w	r3, [r6, #-1]
200032a4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
200032a8:	1b92      	subs	r2, r2, r6
200032aa:	6122      	str	r2, [r4, #16]
200032ac:	f8cd a000 	str.w	sl, [sp]
200032b0:	464b      	mov	r3, r9
200032b2:	aa03      	add	r2, sp, #12
200032b4:	4621      	mov	r1, r4
200032b6:	4640      	mov	r0, r8
200032b8:	f7ff fee6 	bl	20003088 <_printf_common>
200032bc:	3001      	adds	r0, #1
200032be:	d14a      	bne.n	20003356 <_printf_i+0x1f2>
200032c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200032c4:	b004      	add	sp, #16
200032c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200032ca:	6823      	ldr	r3, [r4, #0]
200032cc:	f043 0320 	orr.w	r3, r3, #32
200032d0:	6023      	str	r3, [r4, #0]
200032d2:	4833      	ldr	r0, [pc, #204]	@ (200033a0 <_printf_i+0x23c>)
200032d4:	2778      	movs	r7, #120	@ 0x78
200032d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
200032da:	6823      	ldr	r3, [r4, #0]
200032dc:	6831      	ldr	r1, [r6, #0]
200032de:	061f      	lsls	r7, r3, #24
200032e0:	f851 5b04 	ldr.w	r5, [r1], #4
200032e4:	d402      	bmi.n	200032ec <_printf_i+0x188>
200032e6:	065f      	lsls	r7, r3, #25
200032e8:	bf48      	it	mi
200032ea:	b2ad      	uxthmi	r5, r5
200032ec:	6031      	str	r1, [r6, #0]
200032ee:	07d9      	lsls	r1, r3, #31
200032f0:	bf44      	itt	mi
200032f2:	f043 0320 	orrmi.w	r3, r3, #32
200032f6:	6023      	strmi	r3, [r4, #0]
200032f8:	b11d      	cbz	r5, 20003302 <_printf_i+0x19e>
200032fa:	2310      	movs	r3, #16
200032fc:	e7ac      	b.n	20003258 <_printf_i+0xf4>
200032fe:	4827      	ldr	r0, [pc, #156]	@ (2000339c <_printf_i+0x238>)
20003300:	e7e9      	b.n	200032d6 <_printf_i+0x172>
20003302:	6823      	ldr	r3, [r4, #0]
20003304:	f023 0320 	bic.w	r3, r3, #32
20003308:	6023      	str	r3, [r4, #0]
2000330a:	e7f6      	b.n	200032fa <_printf_i+0x196>
2000330c:	4616      	mov	r6, r2
2000330e:	e7bd      	b.n	2000328c <_printf_i+0x128>
20003310:	6833      	ldr	r3, [r6, #0]
20003312:	6825      	ldr	r5, [r4, #0]
20003314:	6961      	ldr	r1, [r4, #20]
20003316:	1d18      	adds	r0, r3, #4
20003318:	6030      	str	r0, [r6, #0]
2000331a:	062e      	lsls	r6, r5, #24
2000331c:	681b      	ldr	r3, [r3, #0]
2000331e:	d501      	bpl.n	20003324 <_printf_i+0x1c0>
20003320:	6019      	str	r1, [r3, #0]
20003322:	e002      	b.n	2000332a <_printf_i+0x1c6>
20003324:	0668      	lsls	r0, r5, #25
20003326:	d5fb      	bpl.n	20003320 <_printf_i+0x1bc>
20003328:	8019      	strh	r1, [r3, #0]
2000332a:	2300      	movs	r3, #0
2000332c:	6123      	str	r3, [r4, #16]
2000332e:	4616      	mov	r6, r2
20003330:	e7bc      	b.n	200032ac <_printf_i+0x148>
20003332:	6833      	ldr	r3, [r6, #0]
20003334:	1d1a      	adds	r2, r3, #4
20003336:	6032      	str	r2, [r6, #0]
20003338:	681e      	ldr	r6, [r3, #0]
2000333a:	6862      	ldr	r2, [r4, #4]
2000333c:	2100      	movs	r1, #0
2000333e:	4630      	mov	r0, r6
20003340:	f7fc ff96 	bl	20000270 <memchr>
20003344:	b108      	cbz	r0, 2000334a <_printf_i+0x1e6>
20003346:	1b80      	subs	r0, r0, r6
20003348:	6060      	str	r0, [r4, #4]
2000334a:	6863      	ldr	r3, [r4, #4]
2000334c:	6123      	str	r3, [r4, #16]
2000334e:	2300      	movs	r3, #0
20003350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
20003354:	e7aa      	b.n	200032ac <_printf_i+0x148>
20003356:	6923      	ldr	r3, [r4, #16]
20003358:	4632      	mov	r2, r6
2000335a:	4649      	mov	r1, r9
2000335c:	4640      	mov	r0, r8
2000335e:	47d0      	blx	sl
20003360:	3001      	adds	r0, #1
20003362:	d0ad      	beq.n	200032c0 <_printf_i+0x15c>
20003364:	6823      	ldr	r3, [r4, #0]
20003366:	079b      	lsls	r3, r3, #30
20003368:	d413      	bmi.n	20003392 <_printf_i+0x22e>
2000336a:	68e0      	ldr	r0, [r4, #12]
2000336c:	9b03      	ldr	r3, [sp, #12]
2000336e:	4298      	cmp	r0, r3
20003370:	bfb8      	it	lt
20003372:	4618      	movlt	r0, r3
20003374:	e7a6      	b.n	200032c4 <_printf_i+0x160>
20003376:	2301      	movs	r3, #1
20003378:	4632      	mov	r2, r6
2000337a:	4649      	mov	r1, r9
2000337c:	4640      	mov	r0, r8
2000337e:	47d0      	blx	sl
20003380:	3001      	adds	r0, #1
20003382:	d09d      	beq.n	200032c0 <_printf_i+0x15c>
20003384:	3501      	adds	r5, #1
20003386:	68e3      	ldr	r3, [r4, #12]
20003388:	9903      	ldr	r1, [sp, #12]
2000338a:	1a5b      	subs	r3, r3, r1
2000338c:	42ab      	cmp	r3, r5
2000338e:	dcf2      	bgt.n	20003376 <_printf_i+0x212>
20003390:	e7eb      	b.n	2000336a <_printf_i+0x206>
20003392:	2500      	movs	r5, #0
20003394:	f104 0619 	add.w	r6, r4, #25
20003398:	e7f5      	b.n	20003386 <_printf_i+0x222>
2000339a:	bf00      	nop
2000339c:	20003538 	.word	0x20003538
200033a0:	20003549 	.word	0x20003549

200033a4 <_raise_r>:
200033a4:	291f      	cmp	r1, #31
200033a6:	b538      	push	{r3, r4, r5, lr}
200033a8:	4605      	mov	r5, r0
200033aa:	460c      	mov	r4, r1
200033ac:	d904      	bls.n	200033b8 <_raise_r+0x14>
200033ae:	2316      	movs	r3, #22
200033b0:	6003      	str	r3, [r0, #0]
200033b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200033b6:	bd38      	pop	{r3, r4, r5, pc}
200033b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
200033ba:	b112      	cbz	r2, 200033c2 <_raise_r+0x1e>
200033bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
200033c0:	b94b      	cbnz	r3, 200033d6 <_raise_r+0x32>
200033c2:	4628      	mov	r0, r5
200033c4:	f000 f830 	bl	20003428 <_getpid_r>
200033c8:	4622      	mov	r2, r4
200033ca:	4601      	mov	r1, r0
200033cc:	4628      	mov	r0, r5
200033ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
200033d2:	f000 b817 	b.w	20003404 <_kill_r>
200033d6:	2b01      	cmp	r3, #1
200033d8:	d00a      	beq.n	200033f0 <_raise_r+0x4c>
200033da:	1c59      	adds	r1, r3, #1
200033dc:	d103      	bne.n	200033e6 <_raise_r+0x42>
200033de:	2316      	movs	r3, #22
200033e0:	6003      	str	r3, [r0, #0]
200033e2:	2001      	movs	r0, #1
200033e4:	e7e7      	b.n	200033b6 <_raise_r+0x12>
200033e6:	2100      	movs	r1, #0
200033e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
200033ec:	4620      	mov	r0, r4
200033ee:	4798      	blx	r3
200033f0:	2000      	movs	r0, #0
200033f2:	e7e0      	b.n	200033b6 <_raise_r+0x12>

200033f4 <raise>:
200033f4:	4b02      	ldr	r3, [pc, #8]	@ (20003400 <raise+0xc>)
200033f6:	4601      	mov	r1, r0
200033f8:	6818      	ldr	r0, [r3, #0]
200033fa:	f7ff bfd3 	b.w	200033a4 <_raise_r>
200033fe:	bf00      	nop
20003400:	20003584 	.word	0x20003584

20003404 <_kill_r>:
20003404:	b538      	push	{r3, r4, r5, lr}
20003406:	4d07      	ldr	r5, [pc, #28]	@ (20003424 <_kill_r+0x20>)
20003408:	2300      	movs	r3, #0
2000340a:	4604      	mov	r4, r0
2000340c:	4608      	mov	r0, r1
2000340e:	4611      	mov	r1, r2
20003410:	602b      	str	r3, [r5, #0]
20003412:	f7fe f842 	bl	2000149a <_kill>
20003416:	1c43      	adds	r3, r0, #1
20003418:	d102      	bne.n	20003420 <_kill_r+0x1c>
2000341a:	682b      	ldr	r3, [r5, #0]
2000341c:	b103      	cbz	r3, 20003420 <_kill_r+0x1c>
2000341e:	6023      	str	r3, [r4, #0]
20003420:	bd38      	pop	{r3, r4, r5, pc}
20003422:	bf00      	nop
20003424:	200038dc 	.word	0x200038dc

20003428 <_getpid_r>:
20003428:	f7fe b82f 	b.w	2000148a <_getpid>

2000342c <_init>:
2000342c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000342e:	bf00      	nop
20003430:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003432:	bc08      	pop	{r3}
20003434:	469e      	mov	lr, r3
20003436:	4770      	bx	lr

20003438 <_fini>:
20003438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000343a:	bf00      	nop
2000343c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000343e:	bc08      	pop	{r3}
20003440:	469e      	mov	lr, r3
20003442:	4770      	bx	lr
