{netlist NAND.sch_out
{version 2 1 0}
{net_global VSS VDD VDD22 VDD12 VSS12 }
{cell NAND
{port A B VDD VOUT VSS}
{inst MM1=p12 {TYPE MOS} 
{prop NF=1 L=0.1 W=0.5}
{pin VOUT=DRN B=GATE VDD=SRC VDD=BULK}}
{inst MM0=p12 {TYPE MOS} 
{prop NF=1 L=0.1 W=0.5}
{pin VOUT=DRN A=GATE VDD=SRC VDD=BULK}}
{inst MM3=n12 {TYPE MOS} 
{prop NF=1 L=0.1 W=0.25}
{pin net13=DRN B=GATE VSS=SRC VSS=BULK}}
{inst MM2=n12 {TYPE MOS} 
{prop NF=1 L=0.1 W=0.25}
{pin VOUT=DRN A=GATE net13=SRC VSS=BULK}}
}

}
