/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_0_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_1_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_2_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_3_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_4_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_5_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_6_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_7_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_8_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_9_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_10_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_11_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_12_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_13_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_14_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_15_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_16_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_17_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_18_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_19_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_20_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_21_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_22_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_23_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_24_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_25_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_26_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_27_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_28_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_29_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_30_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_31_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_32_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_33_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_34_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_35_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_36_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_37_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_38_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_39_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_40_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_41_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_42_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_43_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_44_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_45_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_46_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_47_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_48_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_49_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_50_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_51_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_52_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_53_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_54_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_55_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_56_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_57_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_58_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_59_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_60_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_61_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_62_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_63_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_64_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_65_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_66_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_67_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_68_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_69_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_70_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_71_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_72_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_73_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_74_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_75_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_76_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_77_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_78_Errors_Counter)
UMAC4_PCS_VL_CTR(HSMC_PCS_Lane_Chx_BIP_79_Errors_Counter)
