#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 14 14:56:49 2022
# Process ID: 5204
# Current directory: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7748 D:\My_DevOps\Fall_2022\EE365\EE365_Labs\lab5_fresh\lab5_fresh.xpr
# Log file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/vivado.log
# Journal file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 746.715 ; gain = 111.238
update_compile_order -fileset sources_1
launch_simulation
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /lab5_0/iCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /lab5_0/iCLK(undef)
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab5_0 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0_1/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/LUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/SPI_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/TTL_SPI_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_SPI_user_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/TTL_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/btn_debounce_toggle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/clk_enabler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_enabler'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/reset_delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reset_Delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/univ_bin_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'univ_bin_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.ip_user_files/bd/design_1/ip/design_1_lab5_0_0_1/sim/design_1_lab5_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_lab5_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim'
"xelab -wto 121e9139d4874ad996190e20d7f7f85b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 121e9139d4874ad996190e20d7f7f85b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behv of entity xil_defaultlib.clk_enabler [clk_enabler_default]
Compiling architecture arch of entity xil_defaultlib.Reset_Delay [reset_delay_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [ttl_serial_default]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture state_machine of entity xil_defaultlib.SPI_master [spi_master_default]
Compiling architecture user_logic of entity xil_defaultlib.TTL_SPI_user_logic [ttl_spi_user_logic_default]
Compiling architecture structural of entity xil_defaultlib.lab5 [lab5_default]
Compiling architecture design_1_lab5_0_0_arch of entity xil_defaultlib.design_1_lab5_0_0 [design_1_lab5_0_0_default]
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_fm...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ss...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_sp...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_dd...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 14 14:58:29 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 14 14:58:29 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 918.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/design_1_wrapper_behav.wcfg
WARNING: Simulation object /design_1_wrapper/design_1_i/lab5_0/U0/Inst_SPI/Inst_SPI_master/Bit_cnt_reg was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 961.711 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 961.711 ; gain = 42.812
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 961.711 ; gain = 202.652
add_force {/design_1_wrapper/BTN_0} -radix hex {0 0ns}
add_force {/design_1_wrapper/BTN_1} -radix hex {0 0ns}
add_force {/design_1_wrapper/BTN_2} -radix hex {0 0ns}
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 961.711 ; gain = 0.000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 968.699 ; gain = 6.988
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 15:02:29 2022...
