<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>Actual Width</TH>
<TH>Required Width</TH>
<TH>Type</TH>
<TH>Clock</TH>
<TH>Clock Edge</TH>
<TH>Target</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|A1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|A1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_O_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_O_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Fall</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DSACK_LATCHED_[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DSACK_LATCHED_[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DSACK_LATCHED_[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_CPU_SM|DSACK_LATCHED_[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_SCSI_SM|CRESET_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_SCSI_SM|CRESET_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|A1|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|A1|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|FLUSHFIFO|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|FLUSHFIFO|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[2]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[2]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[4]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[4]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[8]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_cntr|CNTR_O[8]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|FE|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|FE|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|FF|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|FF|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_F|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_F|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_O_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_O_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_P|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|INT_P|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[4]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[4]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[5]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_istr|ISTR_O[5]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|REG_DSK_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|REG_DSK_|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[0]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[1]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[2]|clk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.000</TD>
<TD >20.000</TD>
<TD >0.000</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >Rise</TD>
<TD >u_registers|u_registers_term|TERM_COUNTER[2]|clk</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
