# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd" \
"../../../../masina_spalat_vase.srcs/sim_1/new/simulare_program.vhd" \

# Do not sort compile order
nosort
