library verilog;
use verilog.vl_types.all;
entity test_f2 is
end test_f2;
