{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543202682671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543202682678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:24:42 2018 " "Processing started: Sun Nov 25 22:24:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543202682678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202682678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gameoverV2 -c gameoverV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off gameoverV2 -c gameoverV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202682678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543202683736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543202683736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverv2.v 2 2 " "Found 2 design units, including 2 entities, in source file gameoverv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverV2 " "Found entity 1: gameoverV2" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693883 ""} { "Info" "ISGN_ENTITY_NAME" "2 lower " "Found entity 2: lower" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoversign.v 1 1 " "Found 1 design units, including 1 entities, in source file gameoversign.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameoversign " "Found entity 1: gameoversign" {  } { { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "part2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "part2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fill.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "part2/fill.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202693922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202693922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gameoverV2 " "Elaborating entity \"gameoverV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543202694040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lower lower:lw " "Elaborating entity \"lower\" for hierarchy \"lower:lw\"" {  } { { "gameoverV2.v" "lw" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 gameoverV2.v(120) " "Verilog HDL assignment warning at gameoverV2.v(120): truncated value with size 7 to match size of target (5)" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543202694073 "|gameoverV2|lower:lw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 gameoverV2.v(140) " "Verilog HDL assignment warning at gameoverV2.v(140): truncated value with size 7 to match size of target (5)" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543202694073 "|gameoverV2|lower:lw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoversign lower:lw\|gameoversign:go " "Elaborating entity \"gameoversign\" for hierarchy \"lower:lw\|gameoversign:go\"" {  } { { "gameoverV2.v" "go" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lower:lw\|gameoversign:go\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\"" {  } { { "gameoversign.v" "altsyncram_component" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\"" {  } { { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component " "Instantiated megafunction \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./graphics/gameover.mif " "Parameter \"init_file\" = \"./graphics/gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4000 " "Parameter \"numwords_a\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694189 ""}  } { { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543202694189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0p1 " "Found entity 1: altsyncram_j0p1" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202694261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202694261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0p1 lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated " "Elaborating entity \"altsyncram_j0p1\" for hierarchy \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "gameoverV2.v" "VGA" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "part2/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "part2/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 15 " "Parameter \"WIDTH_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202694309 ""}  } { { "part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543202694309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iam1 " "Found entity 1: altsyncram_iam1" {  } { { "db/altsyncram_iam1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_iam1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202694400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202694400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iam1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated " "Elaborating entity \"altsyncram_iam1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202694466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202694466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_iam1.tdf" "decode2" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_iam1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202694523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202694523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_iam1.tdf" "rden_decode_b" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_iam1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202694587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202694587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3 " "Elaborating entity \"mux_lib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3\"" {  } { { "db/altsyncram_iam1.tdf" "mux3" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_iam1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202694590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "part2/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202695152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "part2/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202695216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202695218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543202695218 ""}  } { { "part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543202695218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543202695276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202695276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202695277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "part2/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202695288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[8\] " "Net \"y\[8\]\" is missing source, defaulting to GND" {  } { { "gameoverV2.v" "y\[8\]" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543202695371 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543202695371 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[3\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[4\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[5\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[6\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[7\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[8\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[9\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[10\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[11\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[12\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[13\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[14\] " "Synthesized away node \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202695524 "|gameoverV2|lower:lw|gameoversign:go|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543202695524 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543202695524 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543202695994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543202696119 "|gameoverV2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543202696119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543202696227 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"lower:lw\|gameoversign:go\|altsyncram:altsyncram_component\|altsyncram_j0p1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_j0p1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altsyncram_j0p1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameoversign.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoversign.v" 85 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 93 0 0 } } { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 48 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202696452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543202696916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543202696916 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543202697032 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543202697032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202697178 "|gameoverV2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202697178 "|gameoverV2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543202697178 "|gameoverV2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543202697178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543202697181 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543202697181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543202697181 ""} { "Info" "ICUT_CUT_TM_RAMS" "153 " "Implemented 153 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543202697181 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543202697181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543202697181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543202697258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:24:57 2018 " "Processing ended: Sun Nov 25 22:24:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543202697258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543202697258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543202697258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543202697258 ""}
