 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 sub_tiles.xml	  sub_tiles.blif	  common	  success	  19	  64.56	  -1	  6	  -1	 
