--------------- Build Started: 11/27/2024 19:42:15 Project: Design01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\DELL\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\DELL\Downloads\Signal-Generator_1 (2)\Signal-Generator_1\Signal-Generator_1\Signal-Generator_1\Design01.cydsn\Design01.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\DELL\Downloads\Signal-Generator_1 (2)\Signal-Generator_1\Signal-Generator_1\Signal-Generator_1\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named Pin_2(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Pin_1(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 11/27/2024 19:42:25 ---------------
