// Seed: 671038471
module module_0 #(
    parameter id_18 = 32'd69
) (
    id_1,
    id_2,
    id_3#(
        .id_4 (id_5),
        .id_6 (-1'b0 / id_7),
        .id_8 (id_9),
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1)
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  input wire id_10;
  input wire id_9;
  inout tri0 id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire id_21, id_22;
  wire id_23;
  assign id_8 = ~id_8 - id_20;
endmodule
module module_1 #(
    parameter id_7 = 32'd58
) (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2
    , id_5,
    input uwire id_3#(
        .id_6 (1 - {-1'b0{1}}),
        ._id_7(-1'd0),
        .id_8 (-1),
        .id_9 (1),
        .id_10(1 - 1),
        .id_11(1),
        .id_12(-1)
    )
);
  module_0 modCall_1 (
      id_10,
      id_5,
      id_10,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic id_13;
  logic id_14;
  ;
  logic id_15;
  ;
  wire id_16;
  assign id_10[id_7] = -1;
  parameter id_17 = 1;
  logic id_18 = -1;
  logic id_19;
  wire  id_20;
endmodule
