
Askhsh_12_v1_8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be0c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000099c  0800c0ac  0800c0ac  0001c0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ca48  0800ca48  0001ca48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ca50  0800ca50  0001ca50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ca54  0800ca54  0001ca54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000080  24000000  0800ca58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002b6c  24000080  0800cad8  00020080  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24002bec  0800cad8  00022bec  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 10 .debug_info   000313cf  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000484d  00000000  00000000  0005147d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a70  00000000  00000000  00055cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001900  00000000  00000000  00057740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003eda1  00000000  00000000  00059040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021ab4  00000000  00000000  00097de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017bb7a  00000000  00000000  000b9895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0023540f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007650  00000000  00000000  00235464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000080 	.word	0x24000080
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c094 	.word	0x0800c094

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000084 	.word	0x24000084
 80002dc:	0800c094 	.word	0x0800c094

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <delayUS_DWT>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void delayUS_DWT(volatile uint32_t microseconds)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000690:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <delayUS_DWT+0x40>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000696:	f005 ff09 	bl	80064ac <HAL_RCC_GetHCLKFreq>
 800069a:	4603      	mov	r3, r0
 800069c:	4a0b      	ldr	r2, [pc, #44]	; (80006cc <delayUS_DWT+0x44>)
 800069e:	fba2 2303 	umull	r2, r3, r2, r3
 80006a2:	0c9b      	lsrs	r3, r3, #18
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	fb02 f303 	mul.w	r3, r2, r3
 80006aa:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80006ac:	bf00      	nop
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <delayUS_DWT+0x40>)
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	1ad2      	subs	r2, r2, r3
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d3f8      	bcc.n	80006ae <delayUS_DWT+0x26>
}
 80006bc:	bf00      	nop
 80006be:	bf00      	nop
 80006c0:	3710      	adds	r7, #16
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	e0001000 	.word	0xe0001000
 80006cc:	431bde83 	.word	0x431bde83

080006d0 <writeSDA>:
#define HEX2BCD(v)	((v) % 10 + (v) / 10 * 16)
#define BCD2HEX(v)	((v) % 16 + (v) / 16 * 10)


// SDA Write(output) Mode
static void writeSDA(void) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.Pin = DS1302_SDA;
 80006d6:	2301      	movs	r3, #1
 80006d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode =  GPIO_MODE_OUTPUT_PP;
 80006da:	2301      	movs	r3, #1
 80006dc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80006de:	2302      	movs	r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DS1302_GPIO, &GPIO_InitStructure);
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	4619      	mov	r1, r3
 80006e6:	4803      	ldr	r0, [pc, #12]	; (80006f4 <writeSDA+0x24>)
 80006e8:	f003 ff82 	bl	80045f0 <HAL_GPIO_Init>
	
}
 80006ec:	bf00      	nop
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	58021400 	.word	0x58021400

080006f8 <readSDA>:


// SDA Read(input) Mode
static void readSDA(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.Pin = DS1302_SDA;
 80006fe:	2301      	movs	r3, #1
 8000700:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode =  GPIO_MODE_INPUT;
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8000706:	2302      	movs	r3, #2
 8000708:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800070a:	2302      	movs	r3, #2
 800070c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DS1302_GPIO, &GPIO_InitStructure);	
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4619      	mov	r1, r3
 8000712:	4803      	ldr	r0, [pc, #12]	; (8000720 <readSDA+0x28>)
 8000714:	f003 ff6c 	bl	80045f0 <HAL_GPIO_Init>
}
 8000718:	bf00      	nop
 800071a:	3718      	adds	r7, #24
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	58021400 	.word	0x58021400

08000724 <DS1302_SendCmd>:


/* Отправка адреса или команды */
static void DS1302_SendCmd(uint8_t cmd) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i ++) 
 800072e:	2300      	movs	r3, #0
 8000730:	73fb      	strb	r3, [r7, #15]
 8000732:	e01e      	b.n	8000772 <DS1302_SendCmd+0x4e>
	{	
		//		DS1302_SDA = (bit)(addr & 1);
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SDA, (cmd & 1) ?  GPIO_PIN_SET :  GPIO_PIN_RESET);
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	b2db      	uxtb	r3, r3
 800073c:	461a      	mov	r2, r3
 800073e:	2101      	movs	r1, #1
 8000740:	4810      	ldr	r0, [pc, #64]	; (8000784 <DS1302_SendCmd+0x60>)
 8000742:	f004 f91d 	bl	8004980 <HAL_GPIO_WritePin>
		//		DS1302_SCK = 1;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_SET);
 8000746:	2201      	movs	r2, #1
 8000748:	2102      	movs	r1, #2
 800074a:	480e      	ldr	r0, [pc, #56]	; (8000784 <DS1302_SendCmd+0x60>)
 800074c:	f004 f918 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 8000750:	2001      	movs	r0, #1
 8000752:	f7ff ff99 	bl	8000688 <delayUS_DWT>
		//		DS1302_SCK = 0;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	2102      	movs	r1, #2
 800075a:	480a      	ldr	r0, [pc, #40]	; (8000784 <DS1302_SendCmd+0x60>)
 800075c:	f004 f910 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 8000760:	2001      	movs	r0, #1
 8000762:	f7ff ff91 	bl	8000688 <delayUS_DWT>
		cmd >>= 1;
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	085b      	lsrs	r3, r3, #1
 800076a:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i ++) 
 800076c:	7bfb      	ldrb	r3, [r7, #15]
 800076e:	3301      	adds	r3, #1
 8000770:	73fb      	strb	r3, [r7, #15]
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	2b07      	cmp	r3, #7
 8000776:	d9dd      	bls.n	8000734 <DS1302_SendCmd+0x10>
	}
}
 8000778:	bf00      	nop
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	58021400 	.word	0x58021400

08000788 <DS1302_WriteByte>:


/* Прочитать байт по адресу 'addr' */
static void DS1302_WriteByte(uint8_t addr, uint8_t d)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	460a      	mov	r2, r1
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	4613      	mov	r3, r2
 8000796:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	//	DS1302_RST = 1;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_RST,  GPIO_PIN_SET);	
 8000798:	2201      	movs	r2, #1
 800079a:	2104      	movs	r1, #4
 800079c:	481c      	ldr	r0, [pc, #112]	; (8000810 <DS1302_WriteByte+0x88>)
 800079e:	f004 f8ef 	bl	8004980 <HAL_GPIO_WritePin>
	
	//addr = addr & 0xFE;
	DS1302_SendCmd(addr);	// Отправка адреса
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ffbd 	bl	8000724 <DS1302_SendCmd>
	
	for (i = 0; i < 8; i ++) 
 80007aa:	2300      	movs	r3, #0
 80007ac:	73fb      	strb	r3, [r7, #15]
 80007ae:	e01e      	b.n	80007ee <DS1302_WriteByte+0x66>
	{
		//		DS1302_SDA = (bit)(d & 1);
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SDA, (d & 1) ?  GPIO_PIN_SET :  GPIO_PIN_RESET);
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	461a      	mov	r2, r3
 80007ba:	2101      	movs	r1, #1
 80007bc:	4814      	ldr	r0, [pc, #80]	; (8000810 <DS1302_WriteByte+0x88>)
 80007be:	f004 f8df 	bl	8004980 <HAL_GPIO_WritePin>
		//		DS1302_SCK = 1;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_SET);
 80007c2:	2201      	movs	r2, #1
 80007c4:	2102      	movs	r1, #2
 80007c6:	4812      	ldr	r0, [pc, #72]	; (8000810 <DS1302_WriteByte+0x88>)
 80007c8:	f004 f8da 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f7ff ff5b 	bl	8000688 <delayUS_DWT>
		//		DS1302_SCK = 0;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2102      	movs	r1, #2
 80007d6:	480e      	ldr	r0, [pc, #56]	; (8000810 <DS1302_WriteByte+0x88>)
 80007d8:	f004 f8d2 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 80007dc:	2001      	movs	r0, #1
 80007de:	f7ff ff53 	bl	8000688 <delayUS_DWT>
		d >>= 1;
 80007e2:	79bb      	ldrb	r3, [r7, #6]
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < 8; i ++) 
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
 80007ea:	3301      	adds	r3, #1
 80007ec:	73fb      	strb	r3, [r7, #15]
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	2b07      	cmp	r3, #7
 80007f2:	d9dd      	bls.n	80007b0 <DS1302_WriteByte+0x28>
	}
	
	//	DS1302_RST = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_RST,  GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2104      	movs	r1, #4
 80007f8:	4805      	ldr	r0, [pc, #20]	; (8000810 <DS1302_WriteByte+0x88>)
 80007fa:	f004 f8c1 	bl	8004980 <HAL_GPIO_WritePin>
	//	DS1302_SDA = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SDA,  GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2101      	movs	r1, #1
 8000802:	4803      	ldr	r0, [pc, #12]	; (8000810 <DS1302_WriteByte+0x88>)
 8000804:	f004 f8bc 	bl	8004980 <HAL_GPIO_WritePin>
}
 8000808:	bf00      	nop
 800080a:	3710      	adds	r7, #16
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	58021400 	.word	0x58021400

08000814 <DS1302_ReadByte>:
}


/* Reads a byte from addr */
static uint8_t DS1302_ReadByte(uint8_t addr)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	uint8_t temp = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	73bb      	strb	r3, [r7, #14]

	//	DS1302_RST = 1;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_RST,  GPIO_PIN_SET);	
 8000822:	2201      	movs	r2, #1
 8000824:	2104      	movs	r1, #4
 8000826:	4822      	ldr	r0, [pc, #136]	; (80008b0 <DS1302_ReadByte+0x9c>)
 8000828:	f004 f8aa 	bl	8004980 <HAL_GPIO_WritePin>
	addr = addr | 0x01; 	// Generate Read Address
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	71fb      	strb	r3, [r7, #7]

	DS1302_SendCmd(addr);	// Sends address
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff74 	bl	8000724 <DS1302_SendCmd>
	
	readSDA();
 800083c:	f7ff ff5c 	bl	80006f8 <readSDA>
	for (i = 0; i < 8; i ++) 
 8000840:	2300      	movs	r3, #0
 8000842:	73fb      	strb	r3, [r7, #15]
 8000844:	e020      	b.n	8000888 <DS1302_ReadByte+0x74>
	{
		temp >>= 1;
 8000846:	7bbb      	ldrb	r3, [r7, #14]
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	73bb      	strb	r3, [r7, #14]
		//		if(DS1302_SDA)
		if(HAL_GPIO_ReadPin(DS1302_GPIO, DS1302_SDA))
 800084c:	2101      	movs	r1, #1
 800084e:	4818      	ldr	r0, [pc, #96]	; (80008b0 <DS1302_ReadByte+0x9c>)
 8000850:	f004 f87e 	bl	8004950 <HAL_GPIO_ReadPin>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d003      	beq.n	8000862 <DS1302_ReadByte+0x4e>
			temp |= 0x80;
 800085a:	7bbb      	ldrb	r3, [r7, #14]
 800085c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000860:	73bb      	strb	r3, [r7, #14]
		//		DS1302_SCK = 1;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_SET);
 8000862:	2201      	movs	r2, #1
 8000864:	2102      	movs	r1, #2
 8000866:	4812      	ldr	r0, [pc, #72]	; (80008b0 <DS1302_ReadByte+0x9c>)
 8000868:	f004 f88a 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 800086c:	2001      	movs	r0, #1
 800086e:	f7ff ff0b 	bl	8000688 <delayUS_DWT>
		//		DS1302_SCK = 0;
		HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2102      	movs	r1, #2
 8000876:	480e      	ldr	r0, [pc, #56]	; (80008b0 <DS1302_ReadByte+0x9c>)
 8000878:	f004 f882 	bl	8004980 <HAL_GPIO_WritePin>
		delayUS_DWT(1);
 800087c:	2001      	movs	r0, #1
 800087e:	f7ff ff03 	bl	8000688 <delayUS_DWT>
	for (i = 0; i < 8; i ++) 
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	3301      	adds	r3, #1
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	2b07      	cmp	r3, #7
 800088c:	d9db      	bls.n	8000846 <DS1302_ReadByte+0x32>
	}
	writeSDA();
 800088e:	f7ff ff1f 	bl	80006d0 <writeSDA>

	//	DS1302_RST = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_RST,  GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2104      	movs	r1, #4
 8000896:	4806      	ldr	r0, [pc, #24]	; (80008b0 <DS1302_ReadByte+0x9c>)
 8000898:	f004 f872 	bl	8004980 <HAL_GPIO_WritePin>
	//	DS1302_SDA = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SDA,  GPIO_PIN_RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	2101      	movs	r1, #1
 80008a0:	4803      	ldr	r0, [pc, #12]	; (80008b0 <DS1302_ReadByte+0x9c>)
 80008a2:	f004 f86d 	bl	8004980 <HAL_GPIO_WritePin>
	return temp;
 80008a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	58021400 	.word	0x58021400

080008b4 <DS1302_ReadTime>:
}


/* Reads time byte by byte to 'buf' */
void DS1302_ReadTime(uint8_t *buf)  
{ 
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
   	uint8_t tmp;
	
	tmp = DS1302_ReadByte(DS1302_YEAR); 	
 80008bc:	208c      	movs	r0, #140	; 0x8c
 80008be:	f7ff ffa9 	bl	8000814 <DS1302_ReadByte>
 80008c2:	4603      	mov	r3, r0
 80008c4:	73fb      	strb	r3, [r7, #15]
	buf[1] = BCD2HEX(tmp);		 
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
 80008c8:	f003 030f 	and.w	r3, r3, #15
 80008cc:	b2d9      	uxtb	r1, r3
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	091b      	lsrs	r3, r3, #4
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	461a      	mov	r2, r3
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	4413      	add	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3301      	adds	r3, #1
 80008e2:	440a      	add	r2, r1
 80008e4:	b2d2      	uxtb	r2, r2
 80008e6:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte(DS1302_MONTH); 	
 80008e8:	2088      	movs	r0, #136	; 0x88
 80008ea:	f7ff ff93 	bl	8000814 <DS1302_ReadByte>
 80008ee:	4603      	mov	r3, r0
 80008f0:	73fb      	strb	r3, [r7, #15]
	buf[2] = BCD2HEX(tmp);	 
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	f003 030f 	and.w	r3, r3, #15
 80008f8:	b2d9      	uxtb	r1, r3
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	091b      	lsrs	r3, r3, #4
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	461a      	mov	r2, r3
 8000902:	0092      	lsls	r2, r2, #2
 8000904:	4413      	add	r3, r2
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	3302      	adds	r3, #2
 800090e:	440a      	add	r2, r1
 8000910:	b2d2      	uxtb	r2, r2
 8000912:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte(DS1302_DATE); 	
 8000914:	2086      	movs	r0, #134	; 0x86
 8000916:	f7ff ff7d 	bl	8000814 <DS1302_ReadByte>
 800091a:	4603      	mov	r3, r0
 800091c:	73fb      	strb	r3, [r7, #15]
	buf[3] = BCD2HEX(tmp);
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	f003 030f 	and.w	r3, r3, #15
 8000924:	b2d9      	uxtb	r1, r3
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	091b      	lsrs	r3, r3, #4
 800092a:	b2db      	uxtb	r3, r3
 800092c:	461a      	mov	r2, r3
 800092e:	0092      	lsls	r2, r2, #2
 8000930:	4413      	add	r3, r2
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	b2da      	uxtb	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	3303      	adds	r3, #3
 800093a:	440a      	add	r2, r1
 800093c:	b2d2      	uxtb	r2, r2
 800093e:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte(DS1302_HOUR);		
 8000940:	2084      	movs	r0, #132	; 0x84
 8000942:	f7ff ff67 	bl	8000814 <DS1302_ReadByte>
 8000946:	4603      	mov	r3, r0
 8000948:	73fb      	strb	r3, [r7, #15]
	buf[4] = BCD2HEX(tmp);
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	f003 030f 	and.w	r3, r3, #15
 8000950:	b2d9      	uxtb	r1, r3
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	091b      	lsrs	r3, r3, #4
 8000956:	b2db      	uxtb	r3, r3
 8000958:	461a      	mov	r2, r3
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	4413      	add	r3, r2
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	b2da      	uxtb	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	3304      	adds	r3, #4
 8000966:	440a      	add	r2, r1
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte(DS1302_MIN);		
 800096c:	2082      	movs	r0, #130	; 0x82
 800096e:	f7ff ff51 	bl	8000814 <DS1302_ReadByte>
 8000972:	4603      	mov	r3, r0
 8000974:	73fb      	strb	r3, [r7, #15]
	buf[5] = BCD2HEX(tmp); 
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	f003 030f 	and.w	r3, r3, #15
 800097c:	b2d9      	uxtb	r1, r3
 800097e:	7bfb      	ldrb	r3, [r7, #15]
 8000980:	091b      	lsrs	r3, r3, #4
 8000982:	b2db      	uxtb	r3, r3
 8000984:	461a      	mov	r2, r3
 8000986:	0092      	lsls	r2, r2, #2
 8000988:	4413      	add	r3, r2
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	b2da      	uxtb	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3305      	adds	r3, #5
 8000992:	440a      	add	r2, r1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte((DS1302_SEC)) & 0x7F;
 8000998:	2080      	movs	r0, #128	; 0x80
 800099a:	f7ff ff3b 	bl	8000814 <DS1302_ReadByte>
 800099e:	4603      	mov	r3, r0
 80009a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80009a4:	73fb      	strb	r3, [r7, #15]
	buf[6] = BCD2HEX(tmp);
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	f003 030f 	and.w	r3, r3, #15
 80009ac:	b2d9      	uxtb	r1, r3
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	091b      	lsrs	r3, r3, #4
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	461a      	mov	r2, r3
 80009b6:	0092      	lsls	r2, r2, #2
 80009b8:	4413      	add	r3, r2
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3306      	adds	r3, #6
 80009c2:	440a      	add	r2, r1
 80009c4:	b2d2      	uxtb	r2, r2
 80009c6:	701a      	strb	r2, [r3, #0]
	tmp = DS1302_ReadByte(DS1302_DAY);		
 80009c8:	208a      	movs	r0, #138	; 0x8a
 80009ca:	f7ff ff23 	bl	8000814 <DS1302_ReadByte>
 80009ce:	4603      	mov	r3, r0
 80009d0:	73fb      	strb	r3, [r7, #15]
	buf[7] = BCD2HEX(tmp);
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
 80009d4:	f003 030f 	and.w	r3, r3, #15
 80009d8:	b2d9      	uxtb	r1, r3
 80009da:	7bfb      	ldrb	r3, [r7, #15]
 80009dc:	091b      	lsrs	r3, r3, #4
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	461a      	mov	r2, r3
 80009e2:	0092      	lsls	r2, r2, #2
 80009e4:	4413      	add	r3, r2
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3307      	adds	r3, #7
 80009ee:	440a      	add	r2, r1
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	701a      	strb	r2, [r3, #0]
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <DS1302_Init>:


/* Инициализация */
void DS1302_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
	DWT_Delay_Init(); //Инициализация таймера для отсчета милисекунд
 8000a02:	f000 f849 	bl	8000a98 <DWT_Delay_Init>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.Pin = DS1302_SCLK | DS1302_SDA | DS1302_RST;
 8000a06:	2307      	movs	r3, #7
 8000a08:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode =  GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DS1302_GPIO, &GPIO_InitStructure);
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	4619      	mov	r1, r3
 8000a16:	480d      	ldr	r0, [pc, #52]	; (8000a4c <DS1302_Init+0x50>)
 8000a18:	f003 fdea 	bl	80045f0 <HAL_GPIO_Init>
	
	DS1302_WriteByte(DS1302_CHARGER, 0x00);			// Отключить Trickle Charger
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2090      	movs	r0, #144	; 0x90
 8000a20:	f7ff feb2 	bl	8000788 <DS1302_WriteByte>
		
	//	DS1302_RST = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_RST,  GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2104      	movs	r1, #4
 8000a28:	4808      	ldr	r0, [pc, #32]	; (8000a4c <DS1302_Init+0x50>)
 8000a2a:	f003 ffa9 	bl	8004980 <HAL_GPIO_WritePin>
	//	DS1302_SCK = 0;
	HAL_GPIO_WritePin(DS1302_GPIO, DS1302_SCLK,  GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2102      	movs	r1, #2
 8000a32:	4806      	ldr	r0, [pc, #24]	; (8000a4c <DS1302_Init+0x50>)
 8000a34:	f003 ffa4 	bl	8004980 <HAL_GPIO_WritePin>

	delayUS_DWT(10); // Меньше 10 мкс делать не стоит.
 8000a38:	200a      	movs	r0, #10
 8000a3a:	f7ff fe25 	bl	8000688 <delayUS_DWT>
	DS1302_ClockStart();
 8000a3e:	f000 f807 	bl	8000a50 <DS1302_ClockStart>
}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	58021400 	.word	0x58021400

08000a50 <DS1302_ClockStart>:

//Запуск часов.
//Изначально DS1302 в режиме HALT (остановлена, режим энергосбережения).
//Чтоб начался отсчет времени необходимо однократно выполнить эту функцию.
void DS1302_ClockStart(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
	uint8_t buf = 0x00;
 8000a56:	2300      	movs	r3, #0
 8000a58:	71fb      	strb	r3, [r7, #7]

	DS1302_WriteByte(DS1302_CONTROL, 0x00);			// Отключить защиту от записи
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	208e      	movs	r0, #142	; 0x8e
 8000a5e:	f7ff fe93 	bl	8000788 <DS1302_WriteByte>
	delayUS_DWT(1);
 8000a62:	2001      	movs	r0, #1
 8000a64:	f7ff fe10 	bl	8000688 <delayUS_DWT>

	buf = DS1302_ReadByte(DS1302_SEC) & 0x7F;		// Записываем в 8 бит 0. При этом сохраняем установленное значение секунд.
 8000a68:	2080      	movs	r0, #128	; 0x80
 8000a6a:	f7ff fed3 	bl	8000814 <DS1302_ReadByte>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a74:	71fb      	strb	r3, [r7, #7]
	DS1302_WriteByte(DS1302_SEC, buf);
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	2080      	movs	r0, #128	; 0x80
 8000a7c:	f7ff fe84 	bl	8000788 <DS1302_WriteByte>

	DS1302_WriteByte(DS1302_CONTROL, 0x80);			// Включить защиту от записи
 8000a80:	2180      	movs	r1, #128	; 0x80
 8000a82:	208e      	movs	r0, #142	; 0x8e
 8000a84:	f7ff fe80 	bl	8000788 <DS1302_WriteByte>
	delayUS_DWT(1);
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff fdfd 	bl	8000688 <delayUS_DWT>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000a9c:	4b14      	ldr	r3, [pc, #80]	; (8000af0 <DWT_Delay_Init+0x58>)
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	4a13      	ldr	r2, [pc, #76]	; (8000af0 <DWT_Delay_Init+0x58>)
 8000aa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000aa6:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <DWT_Delay_Init+0x58>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	4a10      	ldr	r2, [pc, #64]	; (8000af0 <DWT_Delay_Init+0x58>)
 8000aae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ab2:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a0e      	ldr	r2, [pc, #56]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000aba:	f023 0301 	bic.w	r3, r3, #1
 8000abe:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a0b      	ldr	r2, [pc, #44]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000ad2:	bf00      	nop
     __ASM volatile ("NOP");
 8000ad4:	bf00      	nop
     __ASM volatile ("NOP");
 8000ad6:	bf00      	nop

     /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <DWT_Delay_Init+0x5c>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	e000      	b.n	8000ae6 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000ae4:	2301      	movs	r3, #1
  }
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000edf0 	.word	0xe000edf0
 8000af4:	e0001000 	.word	0xe0001000

08000af8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM5)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a17      	ldr	r2, [pc, #92]	; (8000b64 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d125      	bne.n	8000b56 <HAL_TIM_PeriodElapsedCallback+0x5e>
  {
	  counterclk++;
 8000b0a:	4b17      	ldr	r3, [pc, #92]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000b12:	6013      	str	r3, [r2, #0]
	  counter2++;
 8000b14:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a14      	ldr	r2, [pc, #80]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000b1c:	6013      	str	r3, [r2, #0]
	  adc_flag=0;
 8000b1e:	4b14      	ldr	r3, [pc, #80]	; (8000b70 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
	  uartflag=0;
 8000b24:	4b13      	ldr	r3, [pc, #76]	; (8000b74 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
	  if(counterclk>=setTiming1)
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d305      	bcc.n	8000b42 <HAL_TIM_PeriodElapsedCallback+0x4a>
	  {
//	  dataloggerflag=1;

	  adc_flag=1;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
	  counterclk=0;
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
	  }
	  if(counter2>=5)
 8000b42:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d905      	bls.n	8000b56 <HAL_TIM_PeriodElapsedCallback+0x5e>
	  {
		  uartflag=1;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	601a      	str	r2, [r3, #0]
		  counter2=0;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
	  }
    // Code to execute every 1 second interval
    // Place your desired actions here
  }
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40000c00 	.word	0x40000c00
 8000b68:	240000c4 	.word	0x240000c4
 8000b6c:	240000c0 	.word	0x240000c0
 8000b70:	2400009c 	.word	0x2400009c
 8000b74:	240000a0 	.word	0x240000a0
 8000b78:	24000000 	.word	0x24000000

08000b7c <datalogger>:

void datalogger() ////5 lepta
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08e      	sub	sp, #56	; 0x38
 8000b80:	af00      	add	r7, sp, #0


	HAL_Delay(500);
 8000b82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b86:	f002 f80b 	bl	8002ba0 <HAL_Delay>
	if(HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)==1)
 8000b8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b8e:	485c      	ldr	r0, [pc, #368]	; (8000d00 <datalogger+0x184>)
 8000b90:	f003 fede 	bl	8004950 <HAL_GPIO_ReadPin>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	f040 80ae 	bne.w	8000cf8 <datalogger+0x17c>
	{
	for (i=0; i<100; i++) // 10 gia test  288 gia 5 lepta gia na bgalw ola ta apothikeumena apo to datalogger_array na ta metatrepsw kai na ta dw sto hyper terminal
 8000b9c:	4b59      	ldr	r3, [pc, #356]	; (8000d04 <datalogger+0x188>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	e0a1      	b.n	8000ce8 <datalogger+0x16c>
	{

	char buffer2[50];
	ssd1306_Fill(Black);
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f001 f9d3 	bl	8001f50 <ssd1306_Fill>
    sprintf(buffer2, "DATA LOGGER SENDING TO PuTTy");
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4956      	ldr	r1, [pc, #344]	; (8000d08 <datalogger+0x18c>)
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f00a fe62 	bl	800b878 <siprintf>
    ssd1306_SetCursor(0,20); // Adjust these values according to where you want the text to start
 8000bb4:	2114      	movs	r1, #20
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f001 fb18 	bl	80021ec <ssd1306_SetCursor>
    ssd1306_WriteString(buffer2, Font_7x10, White); // Replace with your font and color choice
 8000bbc:	4a53      	ldr	r2, [pc, #332]	; (8000d0c <datalogger+0x190>)
 8000bbe:	1d38      	adds	r0, r7, #4
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	ca06      	ldmia	r2, {r1, r2}
 8000bc4:	f001 faec 	bl	80021a0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000bc8:	f001 f9e6 	bl	8001f98 <ssd1306_UpdateScreen>
    sprintf(graphbuffer, "\n\r~~~~~~~~~~~~~~DATALOGGER~~~~~~~~~~~~~~~~\n\r");
 8000bcc:	4950      	ldr	r1, [pc, #320]	; (8000d10 <datalogger+0x194>)
 8000bce:	4851      	ldr	r0, [pc, #324]	; (8000d14 <datalogger+0x198>)
 8000bd0:	f00a fe52 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)graphbuffer, strlen(graphbuffer), 100);
 8000bd4:	484f      	ldr	r0, [pc, #316]	; (8000d14 <datalogger+0x198>)
 8000bd6:	f7ff fb83 	bl	80002e0 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	2364      	movs	r3, #100	; 0x64
 8000be0:	494c      	ldr	r1, [pc, #304]	; (8000d14 <datalogger+0x198>)
 8000be2:	484d      	ldr	r0, [pc, #308]	; (8000d18 <datalogger+0x19c>)
 8000be4:	f009 fa3c 	bl	800a060 <HAL_UART_Transmit>
    sprintf(graphTimeBuffer, "\n\r~~~~~~~~~~~~~~%s~~~~~~~~~~~~~~~~\n\r",TimeArray[i]);
 8000be8:	4b46      	ldr	r3, [pc, #280]	; (8000d04 <datalogger+0x188>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2232      	movs	r2, #50	; 0x32
 8000bee:	fb02 f303 	mul.w	r3, r2, r3
 8000bf2:	4a4a      	ldr	r2, [pc, #296]	; (8000d1c <datalogger+0x1a0>)
 8000bf4:	4413      	add	r3, r2
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4949      	ldr	r1, [pc, #292]	; (8000d20 <datalogger+0x1a4>)
 8000bfa:	484a      	ldr	r0, [pc, #296]	; (8000d24 <datalogger+0x1a8>)
 8000bfc:	f00a fe3c 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)graphTimeBuffer, strlen(graphTimeBuffer), 100);
 8000c00:	4848      	ldr	r0, [pc, #288]	; (8000d24 <datalogger+0x1a8>)
 8000c02:	f7ff fb6d 	bl	80002e0 <strlen>
 8000c06:	4603      	mov	r3, r0
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	2364      	movs	r3, #100	; 0x64
 8000c0c:	4945      	ldr	r1, [pc, #276]	; (8000d24 <datalogger+0x1a8>)
 8000c0e:	4842      	ldr	r0, [pc, #264]	; (8000d18 <datalogger+0x19c>)
 8000c10:	f009 fa26 	bl	800a060 <HAL_UART_Transmit>
    sprintf(datalogbuf0, "\n\r%d Channel 0  %2d\n\r", i,adcarray0[i]);
 8000c14:	4b3b      	ldr	r3, [pc, #236]	; (8000d04 <datalogger+0x188>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b3a      	ldr	r3, [pc, #232]	; (8000d04 <datalogger+0x188>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4942      	ldr	r1, [pc, #264]	; (8000d28 <datalogger+0x1ac>)
 8000c1e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c22:	4942      	ldr	r1, [pc, #264]	; (8000d2c <datalogger+0x1b0>)
 8000c24:	4842      	ldr	r0, [pc, #264]	; (8000d30 <datalogger+0x1b4>)
 8000c26:	f00a fe27 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf0, strlen(datalogbuf0), 100);
 8000c2a:	4841      	ldr	r0, [pc, #260]	; (8000d30 <datalogger+0x1b4>)
 8000c2c:	f7ff fb58 	bl	80002e0 <strlen>
 8000c30:	4603      	mov	r3, r0
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	2364      	movs	r3, #100	; 0x64
 8000c36:	493e      	ldr	r1, [pc, #248]	; (8000d30 <datalogger+0x1b4>)
 8000c38:	4837      	ldr	r0, [pc, #220]	; (8000d18 <datalogger+0x19c>)
 8000c3a:	f009 fa11 	bl	800a060 <HAL_UART_Transmit>
    sprintf(datalogbuf1, "\n\r   Channel 1  %2d\n\r", adcarray1[i]);
 8000c3e:	4b31      	ldr	r3, [pc, #196]	; (8000d04 <datalogger+0x188>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a3c      	ldr	r2, [pc, #240]	; (8000d34 <datalogger+0x1b8>)
 8000c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	493b      	ldr	r1, [pc, #236]	; (8000d38 <datalogger+0x1bc>)
 8000c4c:	483b      	ldr	r0, [pc, #236]	; (8000d3c <datalogger+0x1c0>)
 8000c4e:	f00a fe13 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf1, strlen(datalogbuf1), 100);
 8000c52:	483a      	ldr	r0, [pc, #232]	; (8000d3c <datalogger+0x1c0>)
 8000c54:	f7ff fb44 	bl	80002e0 <strlen>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	2364      	movs	r3, #100	; 0x64
 8000c5e:	4937      	ldr	r1, [pc, #220]	; (8000d3c <datalogger+0x1c0>)
 8000c60:	482d      	ldr	r0, [pc, #180]	; (8000d18 <datalogger+0x19c>)
 8000c62:	f009 f9fd 	bl	800a060 <HAL_UART_Transmit>
    sprintf(datalogbuf4, "\n\r   Channel 4  %2d\n\r", adcarray4[i]);
 8000c66:	4b27      	ldr	r3, [pc, #156]	; (8000d04 <datalogger+0x188>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a35      	ldr	r2, [pc, #212]	; (8000d40 <datalogger+0x1c4>)
 8000c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c70:	461a      	mov	r2, r3
 8000c72:	4934      	ldr	r1, [pc, #208]	; (8000d44 <datalogger+0x1c8>)
 8000c74:	4834      	ldr	r0, [pc, #208]	; (8000d48 <datalogger+0x1cc>)
 8000c76:	f00a fdff 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf4, strlen(datalogbuf4), 100);
 8000c7a:	4833      	ldr	r0, [pc, #204]	; (8000d48 <datalogger+0x1cc>)
 8000c7c:	f7ff fb30 	bl	80002e0 <strlen>
 8000c80:	4603      	mov	r3, r0
 8000c82:	b29a      	uxth	r2, r3
 8000c84:	2364      	movs	r3, #100	; 0x64
 8000c86:	4930      	ldr	r1, [pc, #192]	; (8000d48 <datalogger+0x1cc>)
 8000c88:	4823      	ldr	r0, [pc, #140]	; (8000d18 <datalogger+0x19c>)
 8000c8a:	f009 f9e9 	bl	800a060 <HAL_UART_Transmit>
    sprintf(datalogbuf6, "\n\r   Channel 6  %2d\n\r", adcarray6[i]);
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <datalogger+0x188>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a2e      	ldr	r2, [pc, #184]	; (8000d4c <datalogger+0x1d0>)
 8000c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	492d      	ldr	r1, [pc, #180]	; (8000d50 <datalogger+0x1d4>)
 8000c9c:	482d      	ldr	r0, [pc, #180]	; (8000d54 <datalogger+0x1d8>)
 8000c9e:	f00a fdeb 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf6, strlen(datalogbuf6), 100);
 8000ca2:	482c      	ldr	r0, [pc, #176]	; (8000d54 <datalogger+0x1d8>)
 8000ca4:	f7ff fb1c 	bl	80002e0 <strlen>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	2364      	movs	r3, #100	; 0x64
 8000cae:	4929      	ldr	r1, [pc, #164]	; (8000d54 <datalogger+0x1d8>)
 8000cb0:	4819      	ldr	r0, [pc, #100]	; (8000d18 <datalogger+0x19c>)
 8000cb2:	f009 f9d5 	bl	800a060 <HAL_UART_Transmit>
    sprintf(datalogbuf7, "\n\r   Channel 7  %2d\n\r", adcarray7[i]);
 8000cb6:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <datalogger+0x188>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a27      	ldr	r2, [pc, #156]	; (8000d58 <datalogger+0x1dc>)
 8000cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4926      	ldr	r1, [pc, #152]	; (8000d5c <datalogger+0x1e0>)
 8000cc4:	4826      	ldr	r0, [pc, #152]	; (8000d60 <datalogger+0x1e4>)
 8000cc6:	f00a fdd7 	bl	800b878 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf7, strlen(datalogbuf7), 100);
 8000cca:	4825      	ldr	r0, [pc, #148]	; (8000d60 <datalogger+0x1e4>)
 8000ccc:	f7ff fb08 	bl	80002e0 <strlen>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	2364      	movs	r3, #100	; 0x64
 8000cd6:	4922      	ldr	r1, [pc, #136]	; (8000d60 <datalogger+0x1e4>)
 8000cd8:	480f      	ldr	r0, [pc, #60]	; (8000d18 <datalogger+0x19c>)
 8000cda:	f009 f9c1 	bl	800a060 <HAL_UART_Transmit>
	for (i=0; i<100; i++) // 10 gia test  288 gia 5 lepta gia na bgalw ola ta apothikeumena apo to datalogger_array na ta metatrepsw kai na ta dw sto hyper terminal
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <datalogger+0x188>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <datalogger+0x188>)
 8000ce6:	6013      	str	r3, [r2, #0]
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <datalogger+0x188>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b63      	cmp	r3, #99	; 0x63
 8000cee:	f77f af59 	ble.w	8000ba4 <datalogger+0x28>


//    sprintf(datalogbuf2, " %c\n\r", datalogger_array_status[i]);
//    HAL_UART_Transmit(&huart3, (uint8_t*)datalogbuf2, strlen(datalogbuf2), 100);
	}
	ssd1306_Fill(Black);
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f001 f92c 	bl	8001f50 <ssd1306_Fill>

	}


}
 8000cf8:	bf00      	nop
 8000cfa:	3738      	adds	r7, #56	; 0x38
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	58020800 	.word	0x58020800
 8000d04:	240000a4 	.word	0x240000a4
 8000d08:	0800c0ac 	.word	0x0800c0ac
 8000d0c:	24000004 	.word	0x24000004
 8000d10:	0800c0cc 	.word	0x0800c0cc
 8000d14:	24002640 	.word	0x24002640
 8000d18:	24000658 	.word	0x24000658
 8000d1c:	24000b88 	.word	0x24000b88
 8000d20:	0800c0fc 	.word	0x0800c0fc
 8000d24:	2400058c 	.word	0x2400058c
 8000d28:	2400245c 	.word	0x2400245c
 8000d2c:	0800c124 	.word	0x0800c124
 8000d30:	240029b0 	.word	0x240029b0
 8000d34:	2400224c 	.word	0x2400224c
 8000d38:	0800c13c 	.word	0x0800c13c
 8000d3c:	240026d8 	.word	0x240026d8
 8000d40:	240027a0 	.word	0x240027a0
 8000d44:	0800c154 	.word	0x0800c154
 8000d48:	240005f4 	.word	0x240005f4
 8000d4c:	24002a48 	.word	0x24002a48
 8000d50:	0800c16c 	.word	0x0800c16c
 8000d54:	240021e8 	.word	0x240021e8
 8000d58:	24001fc0 	.word	0x24001fc0
 8000d5c:	0800c184 	.word	0x0800c184
 8000d60:	240004dc 	.word	0x240004dc

08000d64 <ADC_CH0_SELECT>:




void ADC_CH0_SELECT()
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]
 8000d78:	615a      	str	r2, [r3, #20]
 8000d7a:	619a      	str	r2, [r3, #24]
	  sConfig.Channel = ADC_CHANNEL_0;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d80:	2306      	movs	r3, #6
 8000d82:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d84:	2301      	movs	r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d88:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000d8c:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d8e:	2304      	movs	r3, #4
 8000d90:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4806      	ldr	r0, [pc, #24]	; (8000db4 <ADC_CH0_SELECT+0x50>)
 8000d9c:	f002 fd18 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <ADC_CH0_SELECT+0x46>
	  {
	    Error_Handler();
 8000da6:	f001 f811 	bl	8001dcc <Error_Handler>
	  }
}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	24002184 	.word	0x24002184

08000db8 <ADC_CH1_SELECT>:
void ADC_CH1_SELECT()
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
 8000dcc:	615a      	str	r2, [r3, #20]
 8000dce:	619a      	str	r2, [r3, #24]
	  sConfig.Channel = ADC_CHANNEL_1;
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <ADC_CH1_SELECT+0x50>)
 8000dd2:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dd4:	2306      	movs	r3, #6
 8000dd6:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ddc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000de0:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000de2:	2304      	movs	r3, #4
 8000de4:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000dea:	1d3b      	adds	r3, r7, #4
 8000dec:	4619      	mov	r1, r3
 8000dee:	4807      	ldr	r0, [pc, #28]	; (8000e0c <ADC_CH1_SELECT+0x54>)
 8000df0:	f002 fcee 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <ADC_CH1_SELECT+0x46>
	  {
	    Error_Handler();
 8000dfa:	f000 ffe7 	bl	8001dcc <Error_Handler>
	  }
}
 8000dfe:	bf00      	nop
 8000e00:	3720      	adds	r7, #32
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	04300002 	.word	0x04300002
 8000e0c:	24002184 	.word	0x24002184

08000e10 <ADC_CH4_SELECT>:
void ADC_CH4_SELECT()
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
 8000e24:	615a      	str	r2, [r3, #20]
 8000e26:	619a      	str	r2, [r3, #24]
	  sConfig.Channel = ADC_CHANNEL_4;
 8000e28:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <ADC_CH4_SELECT+0x50>)
 8000e2a:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e2c:	2306      	movs	r3, #6
 8000e2e:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e30:	2301      	movs	r3, #1
 8000e32:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e34:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000e38:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	4807      	ldr	r0, [pc, #28]	; (8000e64 <ADC_CH4_SELECT+0x54>)
 8000e48:	f002 fcc2 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <ADC_CH4_SELECT+0x46>
	  {
	    Error_Handler();
 8000e52:	f000 ffbb 	bl	8001dcc <Error_Handler>
	  }
}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	10c00010 	.word	0x10c00010
 8000e64:	24002184 	.word	0x24002184

08000e68 <ADC_CH6_SELECT>:
void ADC_CH6_SELECT()
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
 8000e7c:	615a      	str	r2, [r3, #20]
 8000e7e:	619a      	str	r2, [r3, #24]
	  sConfig.Channel = ADC_CHANNEL_6;
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <ADC_CH6_SELECT+0x50>)
 8000e82:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e84:	2306      	movs	r3, #6
 8000e86:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e8c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000e90:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e92:	2304      	movs	r3, #4
 8000e94:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4807      	ldr	r0, [pc, #28]	; (8000ebc <ADC_CH6_SELECT+0x54>)
 8000ea0:	f002 fc96 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <ADC_CH6_SELECT+0x46>
	  {
	    Error_Handler();
 8000eaa:	f000 ff8f 	bl	8001dcc <Error_Handler>
	  }
}
 8000eae:	bf00      	nop
 8000eb0:	3720      	adds	r7, #32
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	19200040 	.word	0x19200040
 8000ebc:	24002184 	.word	0x24002184

08000ec0 <ADC_CH7_SELECT>:
void ADC_CH7_SELECT()
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
 8000ed4:	615a      	str	r2, [r3, #20]
 8000ed6:	619a      	str	r2, [r3, #24]
	  sConfig.Channel = ADC_CHANNEL_7;
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <ADC_CH7_SELECT+0x50>)
 8000eda:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000edc:	2306      	movs	r3, #6
 8000ede:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ee4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000ee8:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000eea:	2304      	movs	r3, #4
 8000eec:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4807      	ldr	r0, [pc, #28]	; (8000f14 <ADC_CH7_SELECT+0x54>)
 8000ef8:	f002 fc6a 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <ADC_CH7_SELECT+0x46>
	  {
	    Error_Handler();
 8000f02:	f000 ff63 	bl	8001dcc <Error_Handler>
	  }
}
 8000f06:	bf00      	nop
 8000f08:	3720      	adds	r7, #32
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	1d500080 	.word	0x1d500080
 8000f14:	24002184 	.word	0x24002184

08000f18 <ADC_TAKE_ALL>:

void ADC_TAKE_ALL()
{
 8000f18:	b5b0      	push	{r4, r5, r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af04      	add	r7, sp, #16


	HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin,SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f24:	4866      	ldr	r0, [pc, #408]	; (80010c0 <ADC_TAKE_ALL+0x1a8>)
 8000f26:	f003 fd2b 	bl	8004980 <HAL_GPIO_WritePin>

	DS1302_ReadTime(time);
 8000f2a:	4866      	ldr	r0, [pc, #408]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f2c:	f7ff fcc2 	bl	80008b4 <DS1302_ReadTime>
	sprintf(timeBuffer2,"\n\r %2d/%2d/%2d %2d:%2d:%2d \n\r",time[1],time[2],time[3],time[4],time[5],time[6]);
 8000f30:	4b64      	ldr	r3, [pc, #400]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f32:	785b      	ldrb	r3, [r3, #1]
 8000f34:	461c      	mov	r4, r3
 8000f36:	4b63      	ldr	r3, [pc, #396]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f38:	789b      	ldrb	r3, [r3, #2]
 8000f3a:	461d      	mov	r5, r3
 8000f3c:	4b61      	ldr	r3, [pc, #388]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f3e:	78db      	ldrb	r3, [r3, #3]
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b60      	ldr	r3, [pc, #384]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f44:	791b      	ldrb	r3, [r3, #4]
 8000f46:	4619      	mov	r1, r3
 8000f48:	4b5e      	ldr	r3, [pc, #376]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f4a:	795b      	ldrb	r3, [r3, #5]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	4b5d      	ldr	r3, [pc, #372]	; (80010c4 <ADC_TAKE_ALL+0x1ac>)
 8000f50:	799b      	ldrb	r3, [r3, #6]
 8000f52:	9303      	str	r3, [sp, #12]
 8000f54:	9002      	str	r0, [sp, #8]
 8000f56:	9101      	str	r1, [sp, #4]
 8000f58:	9200      	str	r2, [sp, #0]
 8000f5a:	462b      	mov	r3, r5
 8000f5c:	4622      	mov	r2, r4
 8000f5e:	495a      	ldr	r1, [pc, #360]	; (80010c8 <ADC_TAKE_ALL+0x1b0>)
 8000f60:	485a      	ldr	r0, [pc, #360]	; (80010cc <ADC_TAKE_ALL+0x1b4>)
 8000f62:	f00a fc89 	bl	800b878 <siprintf>
	strcpy(TimeArray[counter1], timeBuffer2);
 8000f66:	4b5a      	ldr	r3, [pc, #360]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2232      	movs	r2, #50	; 0x32
 8000f6c:	fb02 f303 	mul.w	r3, r2, r3
 8000f70:	4a58      	ldr	r2, [pc, #352]	; (80010d4 <ADC_TAKE_ALL+0x1bc>)
 8000f72:	4413      	add	r3, r2
 8000f74:	4955      	ldr	r1, [pc, #340]	; (80010cc <ADC_TAKE_ALL+0x1b4>)
 8000f76:	4618      	mov	r0, r3
 8000f78:	f00a fc9e 	bl	800b8b8 <strcpy>

    HAL_Delay(10);
 8000f7c:	200a      	movs	r0, #10
 8000f7e:	f001 fe0f 	bl	8002ba0 <HAL_Delay>
    ADC_CH0_SELECT();
 8000f82:	f7ff feef 	bl	8000d64 <ADC_CH0_SELECT>
    HAL_ADC_Start(&hadc3);
 8000f86:	4854      	ldr	r0, [pc, #336]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000f88:	f002 fa22 	bl	80033d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, 100);
 8000f8c:	2164      	movs	r1, #100	; 0x64
 8000f8e:	4852      	ldr	r0, [pc, #328]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000f90:	f002 fb1c 	bl	80035cc <HAL_ADC_PollForConversion>
    adcraw0 = HAL_ADC_GetValue(&hadc3);
 8000f94:	4850      	ldr	r0, [pc, #320]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000f96:	f002 fc0d 	bl	80037b4 <HAL_ADC_GetValue>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b4f      	ldr	r3, [pc, #316]	; (80010dc <ADC_TAKE_ALL+0x1c4>)
 8000fa0:	601a      	str	r2, [r3, #0]
    adcarray0[counter1]=adcraw0;
 8000fa2:	4b4b      	ldr	r3, [pc, #300]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a4d      	ldr	r2, [pc, #308]	; (80010dc <ADC_TAKE_ALL+0x1c4>)
 8000fa8:	6812      	ldr	r2, [r2, #0]
 8000faa:	494d      	ldr	r1, [pc, #308]	; (80010e0 <ADC_TAKE_ALL+0x1c8>)
 8000fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_ADC_Stop(&hadc3);
 8000fb0:	4849      	ldr	r0, [pc, #292]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000fb2:	f002 fad7 	bl	8003564 <HAL_ADC_Stop>
    HAL_Delay(10);
 8000fb6:	200a      	movs	r0, #10
 8000fb8:	f001 fdf2 	bl	8002ba0 <HAL_Delay>
    ADC_CH1_SELECT();
 8000fbc:	f7ff fefc 	bl	8000db8 <ADC_CH1_SELECT>
    HAL_ADC_Start(&hadc3);
 8000fc0:	4845      	ldr	r0, [pc, #276]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000fc2:	f002 fa05 	bl	80033d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, 100);
 8000fc6:	2164      	movs	r1, #100	; 0x64
 8000fc8:	4843      	ldr	r0, [pc, #268]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000fca:	f002 faff 	bl	80035cc <HAL_ADC_PollForConversion>
    adcraw1 = HAL_ADC_GetValue(&hadc3);
 8000fce:	4842      	ldr	r0, [pc, #264]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000fd0:	f002 fbf0 	bl	80037b4 <HAL_ADC_GetValue>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	4b42      	ldr	r3, [pc, #264]	; (80010e4 <ADC_TAKE_ALL+0x1cc>)
 8000fda:	601a      	str	r2, [r3, #0]
    adcarray1[counter1]=adcraw1;
 8000fdc:	4b3c      	ldr	r3, [pc, #240]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a40      	ldr	r2, [pc, #256]	; (80010e4 <ADC_TAKE_ALL+0x1cc>)
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	4940      	ldr	r1, [pc, #256]	; (80010e8 <ADC_TAKE_ALL+0x1d0>)
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_ADC_Stop(&hadc3);
 8000fea:	483b      	ldr	r0, [pc, #236]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000fec:	f002 faba 	bl	8003564 <HAL_ADC_Stop>
    HAL_Delay(10);
 8000ff0:	200a      	movs	r0, #10
 8000ff2:	f001 fdd5 	bl	8002ba0 <HAL_Delay>
    ADC_CH4_SELECT();
 8000ff6:	f7ff ff0b 	bl	8000e10 <ADC_CH4_SELECT>
    HAL_ADC_Start(&hadc3);
 8000ffa:	4837      	ldr	r0, [pc, #220]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8000ffc:	f002 f9e8 	bl	80033d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, 100);
 8001000:	2164      	movs	r1, #100	; 0x64
 8001002:	4835      	ldr	r0, [pc, #212]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001004:	f002 fae2 	bl	80035cc <HAL_ADC_PollForConversion>
    adcraw4 = HAL_ADC_GetValue(&hadc3);
 8001008:	4833      	ldr	r0, [pc, #204]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 800100a:	f002 fbd3 	bl	80037b4 <HAL_ADC_GetValue>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	4b36      	ldr	r3, [pc, #216]	; (80010ec <ADC_TAKE_ALL+0x1d4>)
 8001014:	601a      	str	r2, [r3, #0]
    adcarray4[counter1]=adcraw4;
 8001016:	4b2e      	ldr	r3, [pc, #184]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a34      	ldr	r2, [pc, #208]	; (80010ec <ADC_TAKE_ALL+0x1d4>)
 800101c:	6812      	ldr	r2, [r2, #0]
 800101e:	4934      	ldr	r1, [pc, #208]	; (80010f0 <ADC_TAKE_ALL+0x1d8>)
 8001020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_ADC_Stop(&hadc3);
 8001024:	482c      	ldr	r0, [pc, #176]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001026:	f002 fa9d 	bl	8003564 <HAL_ADC_Stop>
    HAL_Delay(10);
 800102a:	200a      	movs	r0, #10
 800102c:	f001 fdb8 	bl	8002ba0 <HAL_Delay>
    ADC_CH6_SELECT();
 8001030:	f7ff ff1a 	bl	8000e68 <ADC_CH6_SELECT>
    HAL_ADC_Start(&hadc3);
 8001034:	4828      	ldr	r0, [pc, #160]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001036:	f002 f9cb 	bl	80033d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, 100);
 800103a:	2164      	movs	r1, #100	; 0x64
 800103c:	4826      	ldr	r0, [pc, #152]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 800103e:	f002 fac5 	bl	80035cc <HAL_ADC_PollForConversion>
    adcraw6 = HAL_ADC_GetValue(&hadc3);
 8001042:	4825      	ldr	r0, [pc, #148]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001044:	f002 fbb6 	bl	80037b4 <HAL_ADC_GetValue>
 8001048:	4603      	mov	r3, r0
 800104a:	461a      	mov	r2, r3
 800104c:	4b29      	ldr	r3, [pc, #164]	; (80010f4 <ADC_TAKE_ALL+0x1dc>)
 800104e:	601a      	str	r2, [r3, #0]
    adcarray6[counter1]=adcraw6;
 8001050:	4b1f      	ldr	r3, [pc, #124]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a27      	ldr	r2, [pc, #156]	; (80010f4 <ADC_TAKE_ALL+0x1dc>)
 8001056:	6812      	ldr	r2, [r2, #0]
 8001058:	4927      	ldr	r1, [pc, #156]	; (80010f8 <ADC_TAKE_ALL+0x1e0>)
 800105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_ADC_Stop(&hadc3);
 800105e:	481e      	ldr	r0, [pc, #120]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001060:	f002 fa80 	bl	8003564 <HAL_ADC_Stop>
    HAL_Delay(10);
 8001064:	200a      	movs	r0, #10
 8001066:	f001 fd9b 	bl	8002ba0 <HAL_Delay>
    ADC_CH7_SELECT();
 800106a:	f7ff ff29 	bl	8000ec0 <ADC_CH7_SELECT>
    HAL_ADC_Start(&hadc3);
 800106e:	481a      	ldr	r0, [pc, #104]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001070:	f002 f9ae 	bl	80033d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc3, 100);
 8001074:	2164      	movs	r1, #100	; 0x64
 8001076:	4818      	ldr	r0, [pc, #96]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 8001078:	f002 faa8 	bl	80035cc <HAL_ADC_PollForConversion>
    adcraw7 = HAL_ADC_GetValue(&hadc3);
 800107c:	4816      	ldr	r0, [pc, #88]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 800107e:	f002 fb99 	bl	80037b4 <HAL_ADC_GetValue>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <ADC_TAKE_ALL+0x1e4>)
 8001088:	601a      	str	r2, [r3, #0]
    adcarray7[counter1]=adcraw7;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a1b      	ldr	r2, [pc, #108]	; (80010fc <ADC_TAKE_ALL+0x1e4>)
 8001090:	6812      	ldr	r2, [r2, #0]
 8001092:	491b      	ldr	r1, [pc, #108]	; (8001100 <ADC_TAKE_ALL+0x1e8>)
 8001094:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_ADC_Stop(&hadc3);
 8001098:	480f      	ldr	r0, [pc, #60]	; (80010d8 <ADC_TAKE_ALL+0x1c0>)
 800109a:	f002 fa63 	bl	8003564 <HAL_ADC_Stop>
    HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin,RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a4:	4806      	ldr	r0, [pc, #24]	; (80010c0 <ADC_TAKE_ALL+0x1a8>)
 80010a6:	f003 fc6b 	bl	8004980 <HAL_GPIO_WritePin>

    counter1++;
 80010aa:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	3301      	adds	r3, #1
 80010b0:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <ADC_TAKE_ALL+0x1b8>)
 80010b2:	6013      	str	r3, [r2, #0]
    adc_flag=0;
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <ADC_TAKE_ALL+0x1ec>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdb0      	pop	{r4, r5, r7, pc}
 80010c0:	58020400 	.word	0x58020400
 80010c4:	24002638 	.word	0x24002638
 80010c8:	0800c19c 	.word	0x0800c19c
 80010cc:	2400273c 	.word	0x2400273c
 80010d0:	240000bc 	.word	0x240000bc
 80010d4:	24000b88 	.word	0x24000b88
 80010d8:	24002184 	.word	0x24002184
 80010dc:	240000a8 	.word	0x240000a8
 80010e0:	2400245c 	.word	0x2400245c
 80010e4:	240000ac 	.word	0x240000ac
 80010e8:	2400224c 	.word	0x2400224c
 80010ec:	240000b0 	.word	0x240000b0
 80010f0:	240027a0 	.word	0x240027a0
 80010f4:	240000b4 	.word	0x240000b4
 80010f8:	24002a48 	.word	0x24002a48
 80010fc:	240000b8 	.word	0x240000b8
 8001100:	24001fc0 	.word	0x24001fc0
 8001104:	2400009c 	.word	0x2400009c

08001108 <uarttrigger>:

void uarttrigger()
{
 8001108:	b5b0      	push	{r4, r5, r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af04      	add	r7, sp, #16
	DS1302_ReadTime(time);
 800110e:	4856      	ldr	r0, [pc, #344]	; (8001268 <uarttrigger+0x160>)
 8001110:	f7ff fbd0 	bl	80008b4 <DS1302_ReadTime>
	sprintf(timeBuffer,"\n\r %2d/%2d/%2d %2d:%2d:%2d \n\r",time[1],time[2],time[3],time[4],time[5],time[6]);
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <uarttrigger+0x160>)
 8001116:	785b      	ldrb	r3, [r3, #1]
 8001118:	461c      	mov	r4, r3
 800111a:	4b53      	ldr	r3, [pc, #332]	; (8001268 <uarttrigger+0x160>)
 800111c:	789b      	ldrb	r3, [r3, #2]
 800111e:	461d      	mov	r5, r3
 8001120:	4b51      	ldr	r3, [pc, #324]	; (8001268 <uarttrigger+0x160>)
 8001122:	78db      	ldrb	r3, [r3, #3]
 8001124:	461a      	mov	r2, r3
 8001126:	4b50      	ldr	r3, [pc, #320]	; (8001268 <uarttrigger+0x160>)
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	4619      	mov	r1, r3
 800112c:	4b4e      	ldr	r3, [pc, #312]	; (8001268 <uarttrigger+0x160>)
 800112e:	795b      	ldrb	r3, [r3, #5]
 8001130:	4618      	mov	r0, r3
 8001132:	4b4d      	ldr	r3, [pc, #308]	; (8001268 <uarttrigger+0x160>)
 8001134:	799b      	ldrb	r3, [r3, #6]
 8001136:	9303      	str	r3, [sp, #12]
 8001138:	9002      	str	r0, [sp, #8]
 800113a:	9101      	str	r1, [sp, #4]
 800113c:	9200      	str	r2, [sp, #0]
 800113e:	462b      	mov	r3, r5
 8001140:	4622      	mov	r2, r4
 8001142:	494a      	ldr	r1, [pc, #296]	; (800126c <uarttrigger+0x164>)
 8001144:	484a      	ldr	r0, [pc, #296]	; (8001270 <uarttrigger+0x168>)
 8001146:	f00a fb97 	bl	800b878 <siprintf>


	HAL_UART_Transmit(&huart3, (uint8_t*)timeBuffer, strlen(timeBuffer), HAL_MAX_DELAY);
 800114a:	4849      	ldr	r0, [pc, #292]	; (8001270 <uarttrigger+0x168>)
 800114c:	f7ff f8c8 	bl	80002e0 <strlen>
 8001150:	4603      	mov	r3, r0
 8001152:	b29a      	uxth	r2, r3
 8001154:	f04f 33ff 	mov.w	r3, #4294967295
 8001158:	4945      	ldr	r1, [pc, #276]	; (8001270 <uarttrigger+0x168>)
 800115a:	4846      	ldr	r0, [pc, #280]	; (8001274 <uarttrigger+0x16c>)
 800115c:	f008 ff80 	bl	800a060 <HAL_UART_Transmit>

	sprintf(uartBuf, "Encoder count: %d\r\n", (int)TIM4->CNT);
 8001160:	4b45      	ldr	r3, [pc, #276]	; (8001278 <uarttrigger+0x170>)
 8001162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001164:	461a      	mov	r2, r3
 8001166:	4945      	ldr	r1, [pc, #276]	; (800127c <uarttrigger+0x174>)
 8001168:	4845      	ldr	r0, [pc, #276]	; (8001280 <uarttrigger+0x178>)
 800116a:	f00a fb85 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf, strlen(uartBuf), HAL_MAX_DELAY);
 800116e:	4844      	ldr	r0, [pc, #272]	; (8001280 <uarttrigger+0x178>)
 8001170:	f7ff f8b6 	bl	80002e0 <strlen>
 8001174:	4603      	mov	r3, r0
 8001176:	b29a      	uxth	r2, r3
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
 800117c:	4940      	ldr	r1, [pc, #256]	; (8001280 <uarttrigger+0x178>)
 800117e:	483d      	ldr	r0, [pc, #244]	; (8001274 <uarttrigger+0x16c>)
 8001180:	f008 ff6e 	bl	800a060 <HAL_UART_Transmit>
    sprintf(buffer, "SetTime ADC:%ds\n", scaledTime);
 8001184:	4b3f      	ldr	r3, [pc, #252]	; (8001284 <uarttrigger+0x17c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	461a      	mov	r2, r3
 800118a:	493f      	ldr	r1, [pc, #252]	; (8001288 <uarttrigger+0x180>)
 800118c:	483f      	ldr	r0, [pc, #252]	; (800128c <uarttrigger+0x184>)
 800118e:	f00a fb73 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001192:	483e      	ldr	r0, [pc, #248]	; (800128c <uarttrigger+0x184>)
 8001194:	f7ff f8a4 	bl	80002e0 <strlen>
 8001198:	4603      	mov	r3, r0
 800119a:	b29a      	uxth	r2, r3
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	493a      	ldr	r1, [pc, #232]	; (800128c <uarttrigger+0x184>)
 80011a2:	4834      	ldr	r0, [pc, #208]	; (8001274 <uarttrigger+0x16c>)
 80011a4:	f008 ff5c 	bl	800a060 <HAL_UART_Transmit>

	sprintf(adcbuffer0,"\n\r Channel 0  %2d \n\r",adcraw0);
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <uarttrigger+0x188>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4939      	ldr	r1, [pc, #228]	; (8001294 <uarttrigger+0x18c>)
 80011b0:	4839      	ldr	r0, [pc, #228]	; (8001298 <uarttrigger+0x190>)
 80011b2:	f00a fb61 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)adcbuffer0, strlen(adcbuffer0), HAL_MAX_DELAY);
 80011b6:	4838      	ldr	r0, [pc, #224]	; (8001298 <uarttrigger+0x190>)
 80011b8:	f7ff f892 	bl	80002e0 <strlen>
 80011bc:	4603      	mov	r3, r0
 80011be:	b29a      	uxth	r2, r3
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	4934      	ldr	r1, [pc, #208]	; (8001298 <uarttrigger+0x190>)
 80011c6:	482b      	ldr	r0, [pc, #172]	; (8001274 <uarttrigger+0x16c>)
 80011c8:	f008 ff4a 	bl	800a060 <HAL_UART_Transmit>
	sprintf(adcbuffer1,"\n\r Channel 1  %2d \n\r",adcraw1);
 80011cc:	4b33      	ldr	r3, [pc, #204]	; (800129c <uarttrigger+0x194>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	461a      	mov	r2, r3
 80011d2:	4933      	ldr	r1, [pc, #204]	; (80012a0 <uarttrigger+0x198>)
 80011d4:	4833      	ldr	r0, [pc, #204]	; (80012a4 <uarttrigger+0x19c>)
 80011d6:	f00a fb4f 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)adcbuffer1, strlen(adcbuffer1), HAL_MAX_DELAY);
 80011da:	4832      	ldr	r0, [pc, #200]	; (80012a4 <uarttrigger+0x19c>)
 80011dc:	f7ff f880 	bl	80002e0 <strlen>
 80011e0:	4603      	mov	r3, r0
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	492e      	ldr	r1, [pc, #184]	; (80012a4 <uarttrigger+0x19c>)
 80011ea:	4822      	ldr	r0, [pc, #136]	; (8001274 <uarttrigger+0x16c>)
 80011ec:	f008 ff38 	bl	800a060 <HAL_UART_Transmit>
	sprintf(adcbuffer4,"\n\r Channel 4  %2d \n\r",adcraw4);
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <uarttrigger+0x1a0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	461a      	mov	r2, r3
 80011f6:	492d      	ldr	r1, [pc, #180]	; (80012ac <uarttrigger+0x1a4>)
 80011f8:	482d      	ldr	r0, [pc, #180]	; (80012b0 <uarttrigger+0x1a8>)
 80011fa:	f00a fb3d 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)adcbuffer4, strlen(adcbuffer4), HAL_MAX_DELAY);
 80011fe:	482c      	ldr	r0, [pc, #176]	; (80012b0 <uarttrigger+0x1a8>)
 8001200:	f7ff f86e 	bl	80002e0 <strlen>
 8001204:	4603      	mov	r3, r0
 8001206:	b29a      	uxth	r2, r3
 8001208:	f04f 33ff 	mov.w	r3, #4294967295
 800120c:	4928      	ldr	r1, [pc, #160]	; (80012b0 <uarttrigger+0x1a8>)
 800120e:	4819      	ldr	r0, [pc, #100]	; (8001274 <uarttrigger+0x16c>)
 8001210:	f008 ff26 	bl	800a060 <HAL_UART_Transmit>
	sprintf(adcbuffer6,"\n\r Channel 6  %2d \n\r",adcraw6);
 8001214:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <uarttrigger+0x1ac>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	4927      	ldr	r1, [pc, #156]	; (80012b8 <uarttrigger+0x1b0>)
 800121c:	4827      	ldr	r0, [pc, #156]	; (80012bc <uarttrigger+0x1b4>)
 800121e:	f00a fb2b 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)adcbuffer6, strlen(adcbuffer6), HAL_MAX_DELAY);
 8001222:	4826      	ldr	r0, [pc, #152]	; (80012bc <uarttrigger+0x1b4>)
 8001224:	f7ff f85c 	bl	80002e0 <strlen>
 8001228:	4603      	mov	r3, r0
 800122a:	b29a      	uxth	r2, r3
 800122c:	f04f 33ff 	mov.w	r3, #4294967295
 8001230:	4922      	ldr	r1, [pc, #136]	; (80012bc <uarttrigger+0x1b4>)
 8001232:	4810      	ldr	r0, [pc, #64]	; (8001274 <uarttrigger+0x16c>)
 8001234:	f008 ff14 	bl	800a060 <HAL_UART_Transmit>
	sprintf(adcbuffer7,"\n\r Channel 7  %2d \n\r",adcraw7);
 8001238:	4b21      	ldr	r3, [pc, #132]	; (80012c0 <uarttrigger+0x1b8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	4921      	ldr	r1, [pc, #132]	; (80012c4 <uarttrigger+0x1bc>)
 8001240:	4821      	ldr	r0, [pc, #132]	; (80012c8 <uarttrigger+0x1c0>)
 8001242:	f00a fb19 	bl	800b878 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)adcbuffer7, strlen(adcbuffer7), HAL_MAX_DELAY);
 8001246:	4820      	ldr	r0, [pc, #128]	; (80012c8 <uarttrigger+0x1c0>)
 8001248:	f7ff f84a 	bl	80002e0 <strlen>
 800124c:	4603      	mov	r3, r0
 800124e:	b29a      	uxth	r2, r3
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	491c      	ldr	r1, [pc, #112]	; (80012c8 <uarttrigger+0x1c0>)
 8001256:	4807      	ldr	r0, [pc, #28]	; (8001274 <uarttrigger+0x16c>)
 8001258:	f008 ff02 	bl	800a060 <HAL_UART_Transmit>

	HAL_Delay(10);
 800125c:	200a      	movs	r0, #10
 800125e:	f001 fc9f 	bl	8002ba0 <HAL_Delay>

}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bdb0      	pop	{r4, r5, r7, pc}
 8001268:	24002638 	.word	0x24002638
 800126c:	0800c19c 	.word	0x0800c19c
 8001270:	24001f5c 	.word	0x24001f5c
 8001274:	24000658 	.word	0x24000658
 8001278:	40000800 	.word	0x40000800
 800127c:	0800c1bc 	.word	0x0800c1bc
 8001280:	240023dc 	.word	0x240023dc
 8001284:	24002424 	.word	0x24002424
 8001288:	0800c1d0 	.word	0x0800c1d0
 800128c:	24002410 	.word	0x24002410
 8001290:	240000a8 	.word	0x240000a8
 8001294:	0800c1e4 	.word	0x0800c1e4
 8001298:	24002a14 	.word	0x24002a14
 800129c:	240000ac 	.word	0x240000ac
 80012a0:	0800c1fc 	.word	0x0800c1fc
 80012a4:	240026a4 	.word	0x240026a4
 80012a8:	240000b0 	.word	0x240000b0
 80012ac:	0800c214 	.word	0x0800c214
 80012b0:	24002428 	.word	0x24002428
 80012b4:	240000b4 	.word	0x240000b4
 80012b8:	0800c22c 	.word	0x0800c22c
 80012bc:	24002150 	.word	0x24002150
 80012c0:	240000b8 	.word	0x240000b8
 80012c4:	0800c244 	.word	0x0800c244
 80012c8:	24002930 	.word	0x24002930

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */
  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d0:	f001 fbd4 	bl	8002a7c <HAL_Init>
  /* USER CODE BEGIN Init */
  /* USER CODE END Init */
  /* Configure the system clock */
  SystemClock_Config();
 80012d4:	f000 f898 	bl	8001408 <SystemClock_Config>
/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80012d8:	f000 f916 	bl	8001508 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012dc:	f000 fbf0 	bl	8001ac0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80012e0:	f000 fb70 	bl	80019c4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80012e4:	f000 fbba 	bl	8001a5c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80012e8:	f000 f98c 	bl	8001604 <MX_I2C1_Init>
  MX_ADC3_Init();
 80012ec:	f000 f928 	bl	8001540 <MX_ADC3_Init>
  MX_TIM1_Init();
 80012f0:	f000 f9c8 	bl	8001684 <MX_TIM1_Init>
  MX_TIM3_Init();
 80012f4:	f000 fa1a 	bl	800172c <MX_TIM3_Init>
  MX_TIM4_Init();
 80012f8:	f000 fa68 	bl	80017cc <MX_TIM4_Init>
  MX_TIM14_Init();
 80012fc:	f000 fb14 	bl	8001928 <MX_TIM14_Init>
  MX_TIM5_Init();
 8001300:	f000 faba 	bl	8001878 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001304:	f000 fdba 	bl	8001e7c <ssd1306_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 8001308:	4830      	ldr	r0, [pc, #192]	; (80013cc <main+0x100>)
 800130a:	f007 fb09 	bl	8008920 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 800130e:	4830      	ldr	r0, [pc, #192]	; (80013d0 <main+0x104>)
 8001310:	f007 fb06 	bl	8008920 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001314:	201d      	movs	r0, #29
 8001316:	f003 f950 	bl	80045ba <HAL_NVIC_EnableIRQ>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800131a:	213c      	movs	r1, #60	; 0x3c
 800131c:	482d      	ldr	r0, [pc, #180]	; (80013d4 <main+0x108>)
 800131e:	f007 fd8d 	bl	8008e3c <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8001322:	2100      	movs	r1, #0
 8001324:	482c      	ldr	r0, [pc, #176]	; (80013d8 <main+0x10c>)
 8001326:	f007 fbd5 	bl	8008ad4 <HAL_TIM_PWM_Start>
  DS1302_Init();
 800132a:	f7ff fb67 	bl	80009fc <DS1302_Init>
  HAL_Delay(200);
 800132e:	20c8      	movs	r0, #200	; 0xc8
 8001330:	f001 fc36 	bl	8002ba0 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(uartflag==1)
 8001334:	4b29      	ldr	r3, [pc, #164]	; (80013dc <main+0x110>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d104      	bne.n	8001346 <main+0x7a>
	  {
		  uarttrigger();
 800133c:	f7ff fee4 	bl	8001108 <uarttrigger>
		  uartflag=0;
 8001340:	4b26      	ldr	r3, [pc, #152]	; (80013dc <main+0x110>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
	  }
      encoderReading = TIM4->CNT;  // Original reading
 8001346:	4b26      	ldr	r3, [pc, #152]	; (80013e0 <main+0x114>)
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	4a26      	ldr	r2, [pc, #152]	; (80013e4 <main+0x118>)
 800134c:	6013      	str	r3, [r2, #0]
      // Scale the reading to a range of 1 second to 300 seconds
      scaledTime = MIN_TIME + ((encoderReading * (MAX_TIME - MIN_TIME)) / MAX_ENCODER_VALUE);
 800134e:	4b25      	ldr	r3, [pc, #148]	; (80013e4 <main+0x118>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f240 122b 	movw	r2, #299	; 0x12b
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	0a9b      	lsrs	r3, r3, #10
 800135c:	3301      	adds	r3, #1
 800135e:	4a22      	ldr	r2, [pc, #136]	; (80013e8 <main+0x11c>)
 8001360:	6013      	str	r3, [r2, #0]
      setTiming1=(scaledTime);
 8001362:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <main+0x11c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a21      	ldr	r2, [pc, #132]	; (80013ec <main+0x120>)
 8001368:	6013      	str	r3, [r2, #0]
      // Now scaledTime should be in the range of 1 second to 300 seconds
      sprintf(buffer, "SetTime ADC:%ds\n", scaledTime);
 800136a:	4b1f      	ldr	r3, [pc, #124]	; (80013e8 <main+0x11c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	491f      	ldr	r1, [pc, #124]	; (80013f0 <main+0x124>)
 8001372:	4820      	ldr	r0, [pc, #128]	; (80013f4 <main+0x128>)
 8001374:	f00a fa80 	bl	800b878 <siprintf>
      ssd1306_Fill(Black);
 8001378:	2000      	movs	r0, #0
 800137a:	f000 fde9 	bl	8001f50 <ssd1306_Fill>
      ssd1306_SetCursor(0,0); // Adjust these values according to where you want the text to start
 800137e:	2100      	movs	r1, #0
 8001380:	2000      	movs	r0, #0
 8001382:	f000 ff33 	bl	80021ec <ssd1306_SetCursor>
      ssd1306_WriteString(buffer, Font_7x10, White); // Replace with your font and color choice
 8001386:	4a1c      	ldr	r2, [pc, #112]	; (80013f8 <main+0x12c>)
 8001388:	2301      	movs	r3, #1
 800138a:	ca06      	ldmia	r2, {r1, r2}
 800138c:	4819      	ldr	r0, [pc, #100]	; (80013f4 <main+0x128>)
 800138e:	f000 ff07 	bl	80021a0 <ssd1306_WriteString>
      ssd1306_UpdateScreen();
 8001392:	f000 fe01 	bl	8001f98 <ssd1306_UpdateScreen>

      // take all the adc measurements
      if(counter1>99)
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <main+0x130>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b63      	cmp	r3, #99	; 0x63
 800139c:	d902      	bls.n	80013a4 <main+0xd8>
      {
    	  counter1=0;
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <main+0x130>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
      }

      if(adc_flag==1)
 80013a4:	4b16      	ldr	r3, [pc, #88]	; (8001400 <main+0x134>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d104      	bne.n	80013b6 <main+0xea>
      {

    	  ADC_TAKE_ALL();
 80013ac:	f7ff fdb4 	bl	8000f18 <ADC_TAKE_ALL>
    	  adc_flag=0;
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <main+0x134>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]

      }

      if(HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)==1)
 80013b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ba:	4812      	ldr	r0, [pc, #72]	; (8001404 <main+0x138>)
 80013bc:	f003 fac8 	bl	8004950 <HAL_GPIO_ReadPin>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d1b6      	bne.n	8001334 <main+0x68>
      {
    	  datalogger();
 80013c6:	f7ff fbd9 	bl	8000b7c <datalogger>
	  if(uartflag==1)
 80013ca:	e7b3      	b.n	8001334 <main+0x68>
 80013cc:	24001f10 	.word	0x24001f10
 80013d0:	24000b3c 	.word	0x24000b3c
 80013d4:	24000540 	.word	0x24000540
 80013d8:	24002964 	.word	0x24002964
 80013dc:	240000a0 	.word	0x240000a0
 80013e0:	40000800 	.word	0x40000800
 80013e4:	240005f0 	.word	0x240005f0
 80013e8:	24002424 	.word	0x24002424
 80013ec:	24000000 	.word	0x24000000
 80013f0:	0800c1d0 	.word	0x0800c1d0
 80013f4:	24002410 	.word	0x24002410
 80013f8:	24000004 	.word	0x24000004
 80013fc:	240000bc 	.word	0x240000bc
 8001400:	2400009c 	.word	0x2400009c
 8001404:	58020800 	.word	0x58020800

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b09c      	sub	sp, #112	; 0x70
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001412:	224c      	movs	r2, #76	; 0x4c
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f00a fa26 	bl	800b868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2220      	movs	r2, #32
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f00a fa20 	bl	800b868 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001428:	2002      	movs	r0, #2
 800142a:	f004 f899 	bl	8005560 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b33      	ldr	r3, [pc, #204]	; (8001500 <SystemClock_Config+0xf8>)
 8001434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001436:	4a32      	ldr	r2, [pc, #200]	; (8001500 <SystemClock_Config+0xf8>)
 8001438:	f023 0301 	bic.w	r3, r3, #1
 800143c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800143e:	4b30      	ldr	r3, [pc, #192]	; (8001500 <SystemClock_Config+0xf8>)
 8001440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <SystemClock_Config+0xfc>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001450:	4a2c      	ldr	r2, [pc, #176]	; (8001504 <SystemClock_Config+0xfc>)
 8001452:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001456:	6193      	str	r3, [r2, #24]
 8001458:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <SystemClock_Config+0xfc>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001464:	bf00      	nop
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <SystemClock_Config+0xfc>)
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800146e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001472:	d1f8      	bne.n	8001466 <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSI;
 8001474:	2312      	movs	r3, #18
 8001476:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8001478:	2309      	movs	r3, #9
 800147a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147c:	2340      	movs	r3, #64	; 0x40
 800147e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001480:	2380      	movs	r3, #128	; 0x80
 8001482:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8001484:	2320      	movs	r3, #32
 8001486:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001488:	2302      	movs	r3, #2
 800148a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 800148c:	2301      	movs	r3, #1
 800148e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001490:	2301      	movs	r3, #1
 8001492:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 37;
 8001494:	2325      	movs	r3, #37	; 0x25
 8001496:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001498:	2302      	movs	r3, #2
 800149a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800149c:	2303      	movs	r3, #3
 800149e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80014a4:	2308      	movs	r3, #8
 80014a6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80014a8:	2302      	movs	r3, #2
 80014aa:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b4:	4618      	mov	r0, r3
 80014b6:	f004 f89d 	bl	80055f4 <HAL_RCC_OscConfig>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80014c0:	f000 fc84 	bl	8001dcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c4:	233f      	movs	r3, #63	; 0x3f
 80014c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2100      	movs	r1, #0
 80014e8:	4618      	mov	r0, r3
 80014ea:	f004 fcaf 	bl	8005e4c <HAL_RCC_ClockConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80014f4:	f000 fc6a 	bl	8001dcc <Error_Handler>
  }
}
 80014f8:	bf00      	nop
 80014fa:	3770      	adds	r7, #112	; 0x70
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	58000400 	.word	0x58000400
 8001504:	58024800 	.word	0x58024800

08001508 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b0b0      	sub	sp, #192	; 0xc0
 800150c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	22bc      	movs	r2, #188	; 0xbc
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f00a f9a7 	bl	800b868 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800151a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800151e:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001520:	2300      	movs	r3, #0
 8001522:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	4618      	mov	r0, r3
 8001528:	f005 f81c 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8001532:	f000 fc4b 	bl	8001dcc <Error_Handler>
  }
}
 8001536:	bf00      	nop
 8001538:	37c0      	adds	r7, #192	; 0xc0
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
 8001554:	615a      	str	r2, [r3, #20]
 8001556:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001558:	4b28      	ldr	r3, [pc, #160]	; (80015fc <MX_ADC3_Init+0xbc>)
 800155a:	4a29      	ldr	r2, [pc, #164]	; (8001600 <MX_ADC3_Init+0xc0>)
 800155c:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800155e:	4b27      	ldr	r3, [pc, #156]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001560:	2200      	movs	r2, #0
 8001562:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001564:	4b25      	ldr	r3, [pc, #148]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001566:	2208      	movs	r2, #8
 8001568:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800156a:	4b24      	ldr	r3, [pc, #144]	; (80015fc <MX_ADC3_Init+0xbc>)
 800156c:	2200      	movs	r2, #0
 800156e:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001572:	2204      	movs	r2, #4
 8001574:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001576:	4b21      	ldr	r3, [pc, #132]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001578:	2200      	movs	r2, #0
 800157a:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800157c:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <MX_ADC3_Init+0xbc>)
 800157e:	2201      	movs	r2, #1
 8001580:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8001582:	4b1e      	ldr	r3, [pc, #120]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001584:	2201      	movs	r2, #1
 8001586:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001588:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <MX_ADC3_Init+0xbc>)
 800158a:	2200      	movs	r2, #0
 800158c:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800158e:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001590:	2200      	movs	r2, #0
 8001592:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <MX_ADC3_Init+0xbc>)
 8001596:	2200      	movs	r2, #0
 8001598:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <MX_ADC3_Init+0xbc>)
 800159c:	2200      	movs	r2, #0
 800159e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80015a0:	4b16      	ldr	r3, [pc, #88]	; (80015fc <MX_ADC3_Init+0xbc>)
 80015a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015a6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <MX_ADC3_Init+0xbc>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80015ae:	4b13      	ldr	r3, [pc, #76]	; (80015fc <MX_ADC3_Init+0xbc>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80015b6:	4811      	ldr	r0, [pc, #68]	; (80015fc <MX_ADC3_Init+0xbc>)
 80015b8:	f001 fd6a 	bl	8003090 <HAL_ADC_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 80015c2:	f000 fc03 	bl	8001dcc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015c6:	2301      	movs	r3, #1
 80015c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ca:	2306      	movs	r3, #6
 80015cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015ce:	2301      	movs	r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015d2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80015d6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015d8:	2304      	movs	r3, #4
 80015da:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	4619      	mov	r1, r3
 80015e4:	4805      	ldr	r0, [pc, #20]	; (80015fc <MX_ADC3_Init+0xbc>)
 80015e6:	f002 f8f3 	bl	80037d0 <HAL_ADC_ConfigChannel>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 80015f0:	f000 fbec 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	3720      	adds	r7, #32
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	24002184 	.word	0x24002184
 8001600:	58026000 	.word	0x58026000

08001604 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <MX_I2C1_Init+0x74>)
 800160a:	4a1c      	ldr	r2, [pc, #112]	; (800167c <MX_I2C1_Init+0x78>)
 800160c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B0DCFB;
 800160e:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <MX_I2C1_Init+0x74>)
 8001610:	4a1b      	ldr	r2, [pc, #108]	; (8001680 <MX_I2C1_Init+0x7c>)
 8001612:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <MX_I2C1_Init+0x74>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <MX_I2C1_Init+0x74>)
 800161c:	2201      	movs	r2, #1
 800161e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001620:	4b15      	ldr	r3, [pc, #84]	; (8001678 <MX_I2C1_Init+0x74>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001626:	4b14      	ldr	r3, [pc, #80]	; (8001678 <MX_I2C1_Init+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800162c:	4b12      	ldr	r3, [pc, #72]	; (8001678 <MX_I2C1_Init+0x74>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001632:	4b11      	ldr	r3, [pc, #68]	; (8001678 <MX_I2C1_Init+0x74>)
 8001634:	2200      	movs	r2, #0
 8001636:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001638:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <MX_I2C1_Init+0x74>)
 800163a:	2200      	movs	r2, #0
 800163c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163e:	480e      	ldr	r0, [pc, #56]	; (8001678 <MX_I2C1_Init+0x74>)
 8001640:	f003 f9b8 	bl	80049b4 <HAL_I2C_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800164a:	f000 fbbf 	bl	8001dcc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800164e:	2100      	movs	r1, #0
 8001650:	4809      	ldr	r0, [pc, #36]	; (8001678 <MX_I2C1_Init+0x74>)
 8001652:	f003 fda5 	bl	80051a0 <HAL_I2CEx_ConfigAnalogFilter>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800165c:	f000 fbb6 	bl	8001dcc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001660:	2100      	movs	r1, #0
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <MX_I2C1_Init+0x74>)
 8001664:	f003 fde7 	bl	8005236 <HAL_I2CEx_ConfigDigitalFilter>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800166e:	f000 fbad 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	240006e8 	.word	0x240006e8
 800167c:	40005400 	.word	0x40005400
 8001680:	10b0dcfb 	.word	0x10b0dcfb

08001684 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016a4:	4a20      	ldr	r2, [pc, #128]	; (8001728 <MX_TIM1_Init+0xa4>)
 80016a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016bc:	4b19      	ldr	r3, [pc, #100]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016c2:	4b18      	ldr	r3, [pc, #96]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c8:	4b16      	ldr	r3, [pc, #88]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ce:	4815      	ldr	r0, [pc, #84]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016d0:	f007 f8ce 	bl	8008870 <HAL_TIM_Base_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80016da:	f000 fb77 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016e4:	f107 0310 	add.w	r3, r7, #16
 80016e8:	4619      	mov	r1, r3
 80016ea:	480e      	ldr	r0, [pc, #56]	; (8001724 <MX_TIM1_Init+0xa0>)
 80016ec:	f007 fe68 	bl	80093c0 <HAL_TIM_ConfigClockSource>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80016f6:	f000 fb69 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4619      	mov	r1, r3
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <MX_TIM1_Init+0xa0>)
 800170c:	f008 fbac 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001716:	f000 fb59 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800171a:	bf00      	nop
 800171c:	3720      	adds	r7, #32
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	240025ec 	.word	0x240025ec
 8001728:	40010000 	.word	0x40010000

0800172c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
//
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */
//
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <MX_TIM3_Init+0x98>)
 800174c:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <MX_TIM3_Init+0x9c>)
 800174e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64000-1;
 8001750:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <MX_TIM3_Init+0x98>)
 8001752:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001756:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001758:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <MX_TIM3_Init+0x98>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 800175e:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <MX_TIM3_Init+0x98>)
 8001760:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001764:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <MX_TIM3_Init+0x98>)
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176c:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <MX_TIM3_Init+0x98>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001772:	4814      	ldr	r0, [pc, #80]	; (80017c4 <MX_TIM3_Init+0x98>)
 8001774:	f007 f87c 	bl	8008870 <HAL_TIM_Base_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800177e:	f000 fb25 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001782:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001786:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	4619      	mov	r1, r3
 800178e:	480d      	ldr	r0, [pc, #52]	; (80017c4 <MX_TIM3_Init+0x98>)
 8001790:	f007 fe16 	bl	80093c0 <HAL_TIM_ConfigClockSource>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800179a:	f000 fb17 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	4619      	mov	r1, r3
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <MX_TIM3_Init+0x98>)
 80017ac:	f008 fb5c 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80017b6:	f000 fb09 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
//
  /* USER CODE END TIM3_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	3720      	adds	r7, #32
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	24001f10 	.word	0x24001f10
 80017c8:	40000400 	.word	0x40000400

080017cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08c      	sub	sp, #48	; 0x30
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	2224      	movs	r2, #36	; 0x24
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f00a f844 	bl	800b868 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	463b      	mov	r3, r7
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017ea:	4b21      	ldr	r3, [pc, #132]	; (8001870 <MX_TIM4_Init+0xa4>)
 80017ec:	4a21      	ldr	r2, [pc, #132]	; (8001874 <MX_TIM4_Init+0xa8>)
 80017ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80017f0:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <MX_TIM4_Init+0xa4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f6:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <MX_TIM4_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1024;
 80017fc:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <MX_TIM4_Init+0xa4>)
 80017fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001802:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001804:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <MX_TIM4_Init+0xa4>)
 8001806:	2200      	movs	r2, #0
 8001808:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <MX_TIM4_Init+0xa4>)
 800180c:	2280      	movs	r2, #128	; 0x80
 800180e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001810:	2303      	movs	r3, #3
 8001812:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001818:	2301      	movs	r3, #1
 800181a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800181c:	2300      	movs	r3, #0
 800181e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001824:	2300      	movs	r3, #0
 8001826:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001828:	2301      	movs	r3, #1
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800182c:	2300      	movs	r3, #0
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001830:	2300      	movs	r3, #0
 8001832:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	4619      	mov	r1, r3
 800183a:	480d      	ldr	r0, [pc, #52]	; (8001870 <MX_TIM4_Init+0xa4>)
 800183c:	f007 fa58 	bl	8008cf0 <HAL_TIM_Encoder_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001846:	f000 fac1 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001852:	463b      	mov	r3, r7
 8001854:	4619      	mov	r1, r3
 8001856:	4806      	ldr	r0, [pc, #24]	; (8001870 <MX_TIM4_Init+0xa4>)
 8001858:	f008 fb06 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001862:	f000 fab3 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001866:	bf00      	nop
 8001868:	3730      	adds	r7, #48	; 0x30
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	24000540 	.word	0x24000540
 8001874:	40000800 	.word	0x40000800

08001878 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001896:	4b20      	ldr	r3, [pc, #128]	; (8001918 <MX_TIM5_Init+0xa0>)
 8001898:	4a20      	ldr	r2, [pc, #128]	; (800191c <MX_TIM5_Init+0xa4>)
 800189a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = (SystemCoreClock/1000)-1;
 800189c:	4b20      	ldr	r3, [pc, #128]	; (8001920 <MX_TIM5_Init+0xa8>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a20      	ldr	r2, [pc, #128]	; (8001924 <MX_TIM5_Init+0xac>)
 80018a2:	fba2 2303 	umull	r2, r3, r2, r3
 80018a6:	099b      	lsrs	r3, r3, #6
 80018a8:	3b01      	subs	r3, #1
 80018aa:	4a1b      	ldr	r2, [pc, #108]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018ac:	6053      	str	r3, [r2, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 80018b4:	4b18      	ldr	r3, [pc, #96]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018ba:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018bc:	4b16      	ldr	r3, [pc, #88]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80018c8:	4813      	ldr	r0, [pc, #76]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018ca:	f006 ffd1 	bl	8008870 <HAL_TIM_Base_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 80018d4:	f000 fa7a 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80018de:	f107 0310 	add.w	r3, r7, #16
 80018e2:	4619      	mov	r1, r3
 80018e4:	480c      	ldr	r0, [pc, #48]	; (8001918 <MX_TIM5_Init+0xa0>)
 80018e6:	f007 fd6b 	bl	80093c0 <HAL_TIM_ConfigClockSource>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80018f0:	f000 fa6c 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f4:	2300      	movs	r3, #0
 80018f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	; (8001918 <MX_TIM5_Init+0xa0>)
 8001902:	f008 fab1 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 800190c:	f000 fa5e 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	24000b3c 	.word	0x24000b3c
 800191c:	40000c00 	.word	0x40000c00
 8001920:	2400000c 	.word	0x2400000c
 8001924:	10624dd3 	.word	0x10624dd3

08001928 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
 800193c:	615a      	str	r2, [r3, #20]
 800193e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001940:	4b1e      	ldr	r3, [pc, #120]	; (80019bc <MX_TIM14_Init+0x94>)
 8001942:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <MX_TIM14_Init+0x98>)
 8001944:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8001946:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <MX_TIM14_Init+0x94>)
 8001948:	2200      	movs	r2, #0
 800194a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194c:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <MX_TIM14_Init+0x94>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1024;
 8001952:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <MX_TIM14_Init+0x94>)
 8001954:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001958:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195a:	4b18      	ldr	r3, [pc, #96]	; (80019bc <MX_TIM14_Init+0x94>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001960:	4b16      	ldr	r3, [pc, #88]	; (80019bc <MX_TIM14_Init+0x94>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001966:	4815      	ldr	r0, [pc, #84]	; (80019bc <MX_TIM14_Init+0x94>)
 8001968:	f006 ff82 	bl	8008870 <HAL_TIM_Base_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001972:	f000 fa2b 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001976:	4811      	ldr	r0, [pc, #68]	; (80019bc <MX_TIM14_Init+0x94>)
 8001978:	f007 f84a 	bl	8008a10 <HAL_TIM_PWM_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001982:	f000 fa23 	bl	8001dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001986:	2360      	movs	r3, #96	; 0x60
 8001988:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001996:	1d3b      	adds	r3, r7, #4
 8001998:	2200      	movs	r2, #0
 800199a:	4619      	mov	r1, r3
 800199c:	4807      	ldr	r0, [pc, #28]	; (80019bc <MX_TIM14_Init+0x94>)
 800199e:	f007 fbfb 	bl	8009198 <HAL_TIM_PWM_ConfigChannel>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 80019a8:	f000 fa10 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80019ac:	4803      	ldr	r0, [pc, #12]	; (80019bc <MX_TIM14_Init+0x94>)
 80019ae:	f000 fe23 	bl	80025f8 <HAL_TIM_MspPostInit>

}
 80019b2:	bf00      	nop
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	24002964 	.word	0x24002964
 80019c0:	40002000 	.word	0x40002000

080019c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019c8:	4b22      	ldr	r3, [pc, #136]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019ca:	4a23      	ldr	r2, [pc, #140]	; (8001a58 <MX_USART3_UART_Init+0x94>)
 80019cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019ce:	4b21      	ldr	r3, [pc, #132]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019d6:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019e8:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019ea:	220c      	movs	r2, #12
 80019ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ee:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a0c:	4811      	ldr	r0, [pc, #68]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a0e:	f008 fad7 	bl	8009fc0 <HAL_UART_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001a18:	f000 f9d8 	bl	8001dcc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	480d      	ldr	r0, [pc, #52]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a20:	f009 fb02 	bl	800b028 <HAL_UARTEx_SetTxFifoThreshold>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001a2a:	f000 f9cf 	bl	8001dcc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4808      	ldr	r0, [pc, #32]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a32:	f009 fb37 	bl	800b0a4 <HAL_UARTEx_SetRxFifoThreshold>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001a3c:	f000 f9c6 	bl	8001dcc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_USART3_UART_Init+0x90>)
 8001a42:	f009 fab8 	bl	800afb6 <HAL_UARTEx_DisableFifoMode>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001a4c:	f000 f9be 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	24000658 	.word	0x24000658
 8001a58:	40004800 	.word	0x40004800

08001a5c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a60:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a62:	4a16      	ldr	r2, [pc, #88]	; (8001abc <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001a64:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001a66:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a68:	2209      	movs	r2, #9
 8001a6a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a6e:	2202      	movs	r2, #2
 8001a70:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001aa4:	f003 fc13 	bl	80052ce <HAL_PCD_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001aae:	f000 f98d 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	24000734 	.word	0x24000734
 8001abc:	40080000 	.word	0x40080000

08001ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ad6:	4bb5      	ldr	r3, [pc, #724]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001adc:	4ab3      	ldr	r2, [pc, #716]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001ade:	f043 0310 	orr.w	r3, r3, #16
 8001ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ae6:	4bb1      	ldr	r3, [pc, #708]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001aec:	f003 0310 	and.w	r3, r3, #16
 8001af0:	623b      	str	r3, [r7, #32]
 8001af2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af4:	4bad      	ldr	r3, [pc, #692]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001afa:	4aac      	ldr	r2, [pc, #688]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b04:	4ba9      	ldr	r3, [pc, #676]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	61fb      	str	r3, [r7, #28]
 8001b10:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b12:	4ba6      	ldr	r3, [pc, #664]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b18:	4aa4      	ldr	r2, [pc, #656]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b1a:	f043 0320 	orr.w	r3, r3, #32
 8001b1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b22:	4ba2      	ldr	r3, [pc, #648]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b28:	f003 0320 	and.w	r3, r3, #32
 8001b2c:	61bb      	str	r3, [r7, #24]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b30:	4b9e      	ldr	r3, [pc, #632]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b36:	4a9d      	ldr	r2, [pc, #628]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b40:	4b9a      	ldr	r3, [pc, #616]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4e:	4b97      	ldr	r3, [pc, #604]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b54:	4a95      	ldr	r2, [pc, #596]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b5e:	4b93      	ldr	r3, [pc, #588]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6c:	4b8f      	ldr	r3, [pc, #572]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b72:	4a8e      	ldr	r2, [pc, #568]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b74:	f043 0302 	orr.w	r3, r3, #2
 8001b78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b7c:	4b8b      	ldr	r3, [pc, #556]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b8a:	4b88      	ldr	r3, [pc, #544]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b90:	4a86      	ldr	r2, [pc, #536]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b9a:	4b84      	ldr	r3, [pc, #528]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba8:	4b80      	ldr	r3, [pc, #512]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bae:	4a7f      	ldr	r2, [pc, #508]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bb8:	4b7c      	ldr	r3, [pc, #496]	; (8001dac <MX_GPIO_Init+0x2ec>)
 8001bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, RTC_CLK_Pin|RTC_RST_Pin, GPIO_PIN_RESET);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2106      	movs	r1, #6
 8001bca:	4879      	ldr	r0, [pc, #484]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001bcc:	f002 fed8 	bl	8004980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001bd6:	4877      	ldr	r0, [pc, #476]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001bd8:	f002 fed2 	bl	8004980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2140      	movs	r1, #64	; 0x40
 8001be0:	4875      	ldr	r0, [pc, #468]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001be2:	f002 fecd 	bl	8004980 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bec:	2303      	movs	r3, #3
 8001bee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4870      	ldr	r0, [pc, #448]	; (8001dbc <MX_GPIO_Init+0x2fc>)
 8001bfc:	f002 fcf8 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001c00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c06:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001c10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c14:	4619      	mov	r1, r3
 8001c16:	486a      	ldr	r0, [pc, #424]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001c18:	f002 fcea 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTC_IO_Pin */
  GPIO_InitStruct.Pin = RTC_IO_Pin;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RTC_IO_GPIO_Port, &GPIO_InitStruct);
 8001c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4860      	ldr	r0, [pc, #384]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001c30:	f002 fcde 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTC_CLK_Pin RTC_RST_Pin */
  GPIO_InitStruct.Pin = RTC_CLK_Pin|RTC_RST_Pin;
 8001c34:	2306      	movs	r3, #6
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c40:	2300      	movs	r3, #0
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4859      	ldr	r0, [pc, #356]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001c4c:	f002 fcd0 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF4 PF6 PF7
                           PF11 PF12 PF13 PF14
                           PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7
 8001c50:	f64f 03d8 	movw	r3, #63704	; 0xf8d8
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c56:	2303      	movs	r3, #3
 8001c58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c62:	4619      	mov	r1, r3
 8001c64:	4852      	ldr	r0, [pc, #328]	; (8001db0 <MX_GPIO_Init+0x2f0>)
 8001c66:	f002 fcc3 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001c6a:	f641 73f1 	movw	r3, #8177	; 0x1ff1
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c70:	2303      	movs	r3, #3
 8001c72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4850      	ldr	r0, [pc, #320]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001c80:	f002 fcb6 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_MDC_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin;
 8001c84:	2302      	movs	r3, #2
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	2300      	movs	r3, #0
 8001c92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c94:	230b      	movs	r3, #11
 8001c96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_MDC_GPIO_Port, &GPIO_InitStruct);
 8001c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4848      	ldr	r0, [pc, #288]	; (8001dc0 <MX_GPIO_Init+0x300>)
 8001ca0:	f002 fca6 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ca4:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4842      	ldr	r0, [pc, #264]	; (8001dc4 <MX_GPIO_Init+0x304>)
 8001cba:	f002 fc99 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB15 PB4
                           PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001cbe:	f649 4377 	movw	r3, #40055	; 0x9c77
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4838      	ldr	r0, [pc, #224]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001cd4:	f002 fc8c 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG8 PG9
                           PG10 PG12 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001cd8:	f24d 733f 	movw	r3, #55103	; 0xd73f
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cea:	4619      	mov	r1, r3
 8001cec:	4832      	ldr	r0, [pc, #200]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001cee:	f002 fc7f 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001cf2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	2300      	movs	r3, #0
 8001d02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d04:	230b      	movs	r3, #11
 8001d06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4829      	ldr	r0, [pc, #164]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001d10:	f002 fc6e 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001d14:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4821      	ldr	r0, [pc, #132]	; (8001db4 <MX_GPIO_Init+0x2f4>)
 8001d2e:	f002 fc5f 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15
 8001d32:	f64c 43ff 	movw	r3, #52479	; 0xccff
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d44:	4619      	mov	r1, r3
 8001d46:	4820      	ldr	r0, [pc, #128]	; (8001dc8 <MX_GPIO_Init+0x308>)
 8001d48:	f002 fc52 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001d4c:	2340      	movs	r3, #64	; 0x40
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d60:	4619      	mov	r1, r3
 8001d62:	4815      	ldr	r0, [pc, #84]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001d64:	f002 fc44 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d78:	4619      	mov	r1, r3
 8001d7a:	480f      	ldr	r0, [pc, #60]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001d7c:	f002 fc38 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001d80:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d92:	230b      	movs	r3, #11
 8001d94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4806      	ldr	r0, [pc, #24]	; (8001db8 <MX_GPIO_Init+0x2f8>)
 8001d9e:	f002 fc27 	bl	80045f0 <HAL_GPIO_Init>

}
 8001da2:	bf00      	nop
 8001da4:	3738      	adds	r7, #56	; 0x38
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	58024400 	.word	0x58024400
 8001db0:	58021400 	.word	0x58021400
 8001db4:	58020400 	.word	0x58020400
 8001db8:	58021800 	.word	0x58021800
 8001dbc:	58021000 	.word	0x58021000
 8001dc0:	58020800 	.word	0x58020800
 8001dc4:	58020000 	.word	0x58020000
 8001dc8:	58020c00 	.word	0x58020c00

08001dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    char buffer[20];

    ssd1306_Fill(Black);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f8bc 	bl	8001f50 <ssd1306_Fill>

    sprintf(buffer, "gGMTXMMMMMMMMMMMM\n");
 8001dd8:	1d3b      	adds	r3, r7, #4
 8001dda:	4909      	ldr	r1, [pc, #36]	; (8001e00 <Error_Handler+0x34>)
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f009 fd4b 	bl	800b878 <siprintf>
    ssd1306_SetCursor(0,0); // Adjust these values according to where you want the text to start
 8001de2:	2100      	movs	r1, #0
 8001de4:	2000      	movs	r0, #0
 8001de6:	f000 fa01 	bl	80021ec <ssd1306_SetCursor>
    ssd1306_WriteString(buffer, Font_7x10, White); // Replace with your font and color choice
 8001dea:	4a06      	ldr	r2, [pc, #24]	; (8001e04 <Error_Handler+0x38>)
 8001dec:	1d38      	adds	r0, r7, #4
 8001dee:	2301      	movs	r3, #1
 8001df0:	ca06      	ldmia	r2, {r1, r2}
 8001df2:	f000 f9d5 	bl	80021a0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8001df6:	f000 f8cf 	bl	8001f98 <ssd1306_UpdateScreen>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfa:	b672      	cpsid	i
}
 8001dfc:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dfe:	e7fe      	b.n	8001dfe <Error_Handler+0x32>
 8001e00:	0800c25c 	.word	0x0800c25c
 8001e04:	24000004 	.word	0x24000004

08001e08 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af04      	add	r7, sp, #16
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	9302      	str	r3, [sp, #8]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	1dfb      	adds	r3, r7, #7
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	2301      	movs	r3, #1
 8001e32:	2200      	movs	r2, #0
 8001e34:	2178      	movs	r1, #120	; 0x78
 8001e36:	4803      	ldr	r0, [pc, #12]	; (8001e44 <ssd1306_WriteCommand+0x2c>)
 8001e38:	f002 fe4c 	bl	8004ad4 <HAL_I2C_Mem_Write>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	240006e8 	.word	0x240006e8

08001e48 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af04      	add	r7, sp, #16
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	f04f 32ff 	mov.w	r2, #4294967295
 8001e5a:	9202      	str	r2, [sp, #8]
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	2240      	movs	r2, #64	; 0x40
 8001e66:	2178      	movs	r1, #120	; 0x78
 8001e68:	4803      	ldr	r0, [pc, #12]	; (8001e78 <ssd1306_WriteData+0x30>)
 8001e6a:	f002 fe33 	bl	8004ad4 <HAL_I2C_Mem_Write>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	240006e8 	.word	0x240006e8

08001e7c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001e80:	f7ff ffc2 	bl	8001e08 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001e84:	2064      	movs	r0, #100	; 0x64
 8001e86:	f000 fe8b 	bl	8002ba0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f000 f9da 	bl	8002244 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001e90:	2020      	movs	r0, #32
 8001e92:	f7ff ffc1 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001e96:	2000      	movs	r0, #0
 8001e98:	f7ff ffbe 	bl	8001e18 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001e9c:	20b0      	movs	r0, #176	; 0xb0
 8001e9e:	f7ff ffbb 	bl	8001e18 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001ea2:	20c8      	movs	r0, #200	; 0xc8
 8001ea4:	f7ff ffb8 	bl	8001e18 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f7ff ffb5 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001eae:	2010      	movs	r0, #16
 8001eb0:	f7ff ffb2 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001eb4:	2040      	movs	r0, #64	; 0x40
 8001eb6:	f7ff ffaf 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001eba:	20ff      	movs	r0, #255	; 0xff
 8001ebc:	f000 f9ae 	bl	800221c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001ec0:	20a1      	movs	r0, #161	; 0xa1
 8001ec2:	f7ff ffa9 	bl	8001e18 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001ec6:	20a6      	movs	r0, #166	; 0xa6
 8001ec8:	f7ff ffa6 	bl	8001e18 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ecc:	20a8      	movs	r0, #168	; 0xa8
 8001ece:	f7ff ffa3 	bl	8001e18 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ed2:	203f      	movs	r0, #63	; 0x3f
 8001ed4:	f7ff ffa0 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ed8:	20a4      	movs	r0, #164	; 0xa4
 8001eda:	f7ff ff9d 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ede:	20d3      	movs	r0, #211	; 0xd3
 8001ee0:	f7ff ff9a 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f7ff ff97 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001eea:	20d5      	movs	r0, #213	; 0xd5
 8001eec:	f7ff ff94 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ef0:	20f0      	movs	r0, #240	; 0xf0
 8001ef2:	f7ff ff91 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ef6:	20d9      	movs	r0, #217	; 0xd9
 8001ef8:	f7ff ff8e 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001efc:	2022      	movs	r0, #34	; 0x22
 8001efe:	f7ff ff8b 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001f02:	20da      	movs	r0, #218	; 0xda
 8001f04:	f7ff ff88 	bl	8001e18 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001f08:	2012      	movs	r0, #18
 8001f0a:	f7ff ff85 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001f0e:	20db      	movs	r0, #219	; 0xdb
 8001f10:	f7ff ff82 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001f14:	2020      	movs	r0, #32
 8001f16:	f7ff ff7f 	bl	8001e18 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001f1a:	208d      	movs	r0, #141	; 0x8d
 8001f1c:	f7ff ff7c 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001f20:	2014      	movs	r0, #20
 8001f22:	f7ff ff79 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001f26:	2001      	movs	r0, #1
 8001f28:	f000 f98c 	bl	8002244 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f000 f80f 	bl	8001f50 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001f32:	f000 f831 	bl	8001f98 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <ssd1306_Init+0xd0>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <ssd1306_Init+0xd0>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001f42:	4b02      	ldr	r3, [pc, #8]	; (8001f4c <ssd1306_Init+0xd0>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	711a      	strb	r2, [r3, #4]
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	240004c8 	.word	0x240004c8

08001f50 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	e00d      	b.n	8001f7c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <ssd1306_Fill+0x1a>
 8001f66:	2100      	movs	r1, #0
 8001f68:	e000      	b.n	8001f6c <ssd1306_Fill+0x1c>
 8001f6a:	21ff      	movs	r1, #255	; 0xff
 8001f6c:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <ssd1306_Fill+0x44>)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	460a      	mov	r2, r1
 8001f74:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f82:	d3ed      	bcc.n	8001f60 <ssd1306_Fill+0x10>
    }
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	240000c8 	.word	0x240000c8

08001f98 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	71fb      	strb	r3, [r7, #7]
 8001fa2:	e016      	b.n	8001fd2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	3b50      	subs	r3, #80	; 0x50
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff34 	bl	8001e18 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f7ff ff31 	bl	8001e18 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001fb6:	2010      	movs	r0, #16
 8001fb8:	f7ff ff2e 	bl	8001e18 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	01db      	lsls	r3, r3, #7
 8001fc0:	4a08      	ldr	r2, [pc, #32]	; (8001fe4 <ssd1306_UpdateScreen+0x4c>)
 8001fc2:	4413      	add	r3, r2
 8001fc4:	2180      	movs	r1, #128	; 0x80
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff3e 	bl	8001e48 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	71fb      	strb	r3, [r7, #7]
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	2b07      	cmp	r3, #7
 8001fd6:	d9e5      	bls.n	8001fa4 <ssd1306_UpdateScreen+0xc>
    }
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	240000c8 	.word	0x240000c8

08001fe8 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	71bb      	strb	r3, [r7, #6]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	db3d      	blt.n	800207e <ssd1306_DrawPixel+0x96>
 8002002:	79bb      	ldrb	r3, [r7, #6]
 8002004:	2b3f      	cmp	r3, #63	; 0x3f
 8002006:	d83a      	bhi.n	800207e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002008:	797b      	ldrb	r3, [r7, #5]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d11a      	bne.n	8002044 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800200e:	79fa      	ldrb	r2, [r7, #7]
 8002010:	79bb      	ldrb	r3, [r7, #6]
 8002012:	08db      	lsrs	r3, r3, #3
 8002014:	b2d8      	uxtb	r0, r3
 8002016:	4603      	mov	r3, r0
 8002018:	01db      	lsls	r3, r3, #7
 800201a:	4413      	add	r3, r2
 800201c:	4a1b      	ldr	r2, [pc, #108]	; (800208c <ssd1306_DrawPixel+0xa4>)
 800201e:	5cd3      	ldrb	r3, [r2, r3]
 8002020:	b25a      	sxtb	r2, r3
 8002022:	79bb      	ldrb	r3, [r7, #6]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	2101      	movs	r1, #1
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	b25b      	sxtb	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	b259      	sxtb	r1, r3
 8002034:	79fa      	ldrb	r2, [r7, #7]
 8002036:	4603      	mov	r3, r0
 8002038:	01db      	lsls	r3, r3, #7
 800203a:	4413      	add	r3, r2
 800203c:	b2c9      	uxtb	r1, r1
 800203e:	4a13      	ldr	r2, [pc, #76]	; (800208c <ssd1306_DrawPixel+0xa4>)
 8002040:	54d1      	strb	r1, [r2, r3]
 8002042:	e01d      	b.n	8002080 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002044:	79fa      	ldrb	r2, [r7, #7]
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	08db      	lsrs	r3, r3, #3
 800204a:	b2d8      	uxtb	r0, r3
 800204c:	4603      	mov	r3, r0
 800204e:	01db      	lsls	r3, r3, #7
 8002050:	4413      	add	r3, r2
 8002052:	4a0e      	ldr	r2, [pc, #56]	; (800208c <ssd1306_DrawPixel+0xa4>)
 8002054:	5cd3      	ldrb	r3, [r2, r3]
 8002056:	b25a      	sxtb	r2, r3
 8002058:	79bb      	ldrb	r3, [r7, #6]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	2101      	movs	r1, #1
 8002060:	fa01 f303 	lsl.w	r3, r1, r3
 8002064:	b25b      	sxtb	r3, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	b25b      	sxtb	r3, r3
 800206a:	4013      	ands	r3, r2
 800206c:	b259      	sxtb	r1, r3
 800206e:	79fa      	ldrb	r2, [r7, #7]
 8002070:	4603      	mov	r3, r0
 8002072:	01db      	lsls	r3, r3, #7
 8002074:	4413      	add	r3, r2
 8002076:	b2c9      	uxtb	r1, r1
 8002078:	4a04      	ldr	r2, [pc, #16]	; (800208c <ssd1306_DrawPixel+0xa4>)
 800207a:	54d1      	strb	r1, [r2, r3]
 800207c:	e000      	b.n	8002080 <ssd1306_DrawPixel+0x98>
        return;
 800207e:	bf00      	nop
    }
}
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	240000c8 	.word	0x240000c8

08002090 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b089      	sub	sp, #36	; 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	4604      	mov	r4, r0
 8002098:	1d38      	adds	r0, r7, #4
 800209a:	e880 0006 	stmia.w	r0, {r1, r2}
 800209e:	461a      	mov	r2, r3
 80020a0:	4623      	mov	r3, r4
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	4613      	mov	r3, r2
 80020a6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	2b1f      	cmp	r3, #31
 80020ac:	d902      	bls.n	80020b4 <ssd1306_WriteChar+0x24>
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	2b7e      	cmp	r3, #126	; 0x7e
 80020b2:	d901      	bls.n	80020b8 <ssd1306_WriteChar+0x28>
        return 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e06d      	b.n	8002194 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80020b8:	4b38      	ldr	r3, [pc, #224]	; (800219c <ssd1306_WriteChar+0x10c>)
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	793b      	ldrb	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	2b80      	cmp	r3, #128	; 0x80
 80020c4:	dc06      	bgt.n	80020d4 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80020c6:	4b35      	ldr	r3, [pc, #212]	; (800219c <ssd1306_WriteChar+0x10c>)
 80020c8:	885b      	ldrh	r3, [r3, #2]
 80020ca:	461a      	mov	r2, r3
 80020cc:	797b      	ldrb	r3, [r7, #5]
 80020ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80020d0:	2b40      	cmp	r3, #64	; 0x40
 80020d2:	dd01      	ble.n	80020d8 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	e05d      	b.n	8002194 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
 80020dc:	e04c      	b.n	8002178 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	3b20      	subs	r3, #32
 80020e4:	7979      	ldrb	r1, [r7, #5]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	4619      	mov	r1, r3
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	440b      	add	r3, r1
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
 80020fc:	e034      	b.n	8002168 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d012      	beq.n	8002134 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800210e:	4b23      	ldr	r3, [pc, #140]	; (800219c <ssd1306_WriteChar+0x10c>)
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	4413      	add	r3, r2
 800211a:	b2d8      	uxtb	r0, r3
 800211c:	4b1f      	ldr	r3, [pc, #124]	; (800219c <ssd1306_WriteChar+0x10c>)
 800211e:	885b      	ldrh	r3, [r3, #2]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4413      	add	r3, r2
 8002128:	b2db      	uxtb	r3, r3
 800212a:	7bba      	ldrb	r2, [r7, #14]
 800212c:	4619      	mov	r1, r3
 800212e:	f7ff ff5b 	bl	8001fe8 <ssd1306_DrawPixel>
 8002132:	e016      	b.n	8002162 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002134:	4b19      	ldr	r3, [pc, #100]	; (800219c <ssd1306_WriteChar+0x10c>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	4413      	add	r3, r2
 8002140:	b2d8      	uxtb	r0, r3
 8002142:	4b16      	ldr	r3, [pc, #88]	; (800219c <ssd1306_WriteChar+0x10c>)
 8002144:	885b      	ldrh	r3, [r3, #2]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4413      	add	r3, r2
 800214e:	b2d9      	uxtb	r1, r3
 8002150:	7bbb      	ldrb	r3, [r7, #14]
 8002152:	2b00      	cmp	r3, #0
 8002154:	bf0c      	ite	eq
 8002156:	2301      	moveq	r3, #1
 8002158:	2300      	movne	r3, #0
 800215a:	b2db      	uxtb	r3, r3
 800215c:	461a      	mov	r2, r3
 800215e:	f7ff ff43 	bl	8001fe8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	3301      	adds	r3, #1
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	793b      	ldrb	r3, [r7, #4]
 800216a:	461a      	mov	r2, r3
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	4293      	cmp	r3, r2
 8002170:	d3c5      	bcc.n	80020fe <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3301      	adds	r3, #1
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	797b      	ldrb	r3, [r7, #5]
 800217a:	461a      	mov	r2, r3
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	4293      	cmp	r3, r2
 8002180:	d3ad      	bcc.n	80020de <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <ssd1306_WriteChar+0x10c>)
 8002184:	881a      	ldrh	r2, [r3, #0]
 8002186:	793b      	ldrb	r3, [r7, #4]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4413      	add	r3, r2
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b03      	ldr	r3, [pc, #12]	; (800219c <ssd1306_WriteChar+0x10c>)
 8002190:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002192:	7bfb      	ldrb	r3, [r7, #15]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3724      	adds	r7, #36	; 0x24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd90      	pop	{r4, r7, pc}
 800219c:	240004c8 	.word	0x240004c8

080021a0 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	1d38      	adds	r0, r7, #4
 80021aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80021ae:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80021b0:	e012      	b.n	80021d8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	7818      	ldrb	r0, [r3, #0]
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	1d3a      	adds	r2, r7, #4
 80021ba:	ca06      	ldmia	r2, {r1, r2}
 80021bc:	f7ff ff68 	bl	8002090 <ssd1306_WriteChar>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d002      	beq.n	80021d2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	e008      	b.n	80021e4 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	3301      	adds	r3, #1
 80021d6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1e8      	bne.n	80021b2 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	781b      	ldrb	r3, [r3, #0]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	460a      	mov	r2, r1
 80021f6:	71fb      	strb	r3, [r7, #7]
 80021f8:	4613      	mov	r3, r2
 80021fa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <ssd1306_SetCursor+0x2c>)
 8002202:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	b29a      	uxth	r2, r3
 8002208:	4b03      	ldr	r3, [pc, #12]	; (8002218 <ssd1306_SetCursor+0x2c>)
 800220a:	805a      	strh	r2, [r3, #2]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	240004c8 	.word	0x240004c8

0800221c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002226:	2381      	movs	r3, #129	; 0x81
 8002228:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff fdf3 	bl	8001e18 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff fdef 	bl	8001e18 <ssd1306_WriteCommand>
}
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d005      	beq.n	8002260 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002254:	23af      	movs	r3, #175	; 0xaf
 8002256:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <ssd1306_SetDisplayOn+0x38>)
 800225a:	2201      	movs	r2, #1
 800225c:	715a      	strb	r2, [r3, #5]
 800225e:	e004      	b.n	800226a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002260:	23ae      	movs	r3, #174	; 0xae
 8002262:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <ssd1306_SetDisplayOn+0x38>)
 8002266:	2200      	movs	r2, #0
 8002268:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff fdd3 	bl	8001e18 <ssd1306_WriteCommand>
}
 8002272:	bf00      	nop
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	240004c8 	.word	0x240004c8

08002280 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <HAL_MspInit+0x30>)
 8002288:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800228c:	4a08      	ldr	r2, [pc, #32]	; (80022b0 <HAL_MspInit+0x30>)
 800228e:	f043 0302 	orr.w	r3, r3, #2
 8002292:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002296:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <HAL_MspInit+0x30>)
 8002298:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	58024400 	.word	0x58024400

080022b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b0ba      	sub	sp, #232	; 0xe8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022cc:	f107 0318 	add.w	r3, r7, #24
 80022d0:	22bc      	movs	r2, #188	; 0xbc
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f009 fac7 	bl	800b868 <memset>
  if(hadc->Instance==ADC3)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a30      	ldr	r2, [pc, #192]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d159      	bne.n	8002398 <HAL_ADC_MspInit+0xe4>
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80022e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 80022ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f2:	f107 0318 	add.w	r3, r7, #24
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 f934 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002302:	f7ff fd63 	bl	8001dcc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002306:	4b27      	ldr	r3, [pc, #156]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800230c:	4a25      	ldr	r2, [pc, #148]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 800230e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002312:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002316:	4b23      	ldr	r3, [pc, #140]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800231c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002324:	4b1f      	ldr	r3, [pc, #124]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800232a:	4a1e      	ldr	r2, [pc, #120]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 800232c:	f043 0320 	orr.w	r3, r3, #32
 8002330:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002334:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002342:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002348:	4a16      	ldr	r2, [pc, #88]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002352:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 8002354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002358:	f003 0304 	and.w	r3, r3, #4
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    PC3_C     ------> ADC3_INP1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_10;
 8002360:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8002364:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002368:	2303      	movs	r3, #3
 800236a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002374:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002378:	4619      	mov	r1, r3
 800237a:	480b      	ldr	r0, [pc, #44]	; (80023a8 <HAL_ADC_MspInit+0xf4>)
 800237c:	f002 f938 	bl	80045f0 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002380:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002384:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002388:	f000 fc3a 	bl	8002c00 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800238c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002390:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002394:	f000 fc34 	bl	8002c00 <HAL_SYSCFG_AnalogSwitchConfig>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002398:	bf00      	nop
 800239a:	37e8      	adds	r7, #232	; 0xe8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	58026000 	.word	0x58026000
 80023a4:	58024400 	.word	0x58024400
 80023a8:	58021400 	.word	0x58021400

080023ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b0b8      	sub	sp, #224	; 0xe0
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	22bc      	movs	r2, #188	; 0xbc
 80023ca:	2100      	movs	r1, #0
 80023cc:	4618      	mov	r0, r3
 80023ce:	f009 fa4b 	bl	800b868 <memset>
  if(hi2c->Instance==I2C1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a25      	ldr	r2, [pc, #148]	; (800246c <HAL_I2C_MspInit+0xc0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d143      	bne.n	8002464 <HAL_I2C_MspInit+0xb8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80023dc:	2308      	movs	r3, #8
 80023de:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_HSI;
 80023e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	4618      	mov	r0, r3
 80023ee:	f004 f8b9 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80023f8:	f7ff fce8 	bl	8001dcc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fc:	4b1c      	ldr	r3, [pc, #112]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 80023fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002402:	4a1b      	ldr	r2, [pc, #108]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800240c:	4b18      	ldr	r3, [pc, #96]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 800240e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800241a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800241e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002422:	2312      	movs	r3, #18
 8002424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002428:	2301      	movs	r3, #1
 800242a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800242e:	2302      	movs	r3, #2
 8002430:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002434:	2304      	movs	r3, #4
 8002436:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800243e:	4619      	mov	r1, r3
 8002440:	480c      	ldr	r0, [pc, #48]	; (8002474 <HAL_I2C_MspInit+0xc8>)
 8002442:	f002 f8d5 	bl	80045f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 8002448:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800244c:	4a08      	ldr	r2, [pc, #32]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 800244e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002452:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002456:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_I2C_MspInit+0xc4>)
 8002458:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800245c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002464:	bf00      	nop
 8002466:	37e0      	adds	r7, #224	; 0xe0
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40005400 	.word	0x40005400
 8002470:	58024400 	.word	0x58024400
 8002474:	58020400 	.word	0x58020400

08002478 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a32      	ldr	r2, [pc, #200]	; (8002550 <HAL_TIM_Base_MspInit+0xd8>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d10f      	bne.n	80024aa <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800248a:	4b32      	ldr	r3, [pc, #200]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 800248c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002490:	4a30      	ldr	r2, [pc, #192]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800249a:	4b2e      	ldr	r3, [pc, #184]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 800249c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80024a8:	e04d      	b.n	8002546 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a2a      	ldr	r2, [pc, #168]	; (8002558 <HAL_TIM_Base_MspInit+0xe0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d117      	bne.n	80024e4 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024b4:	4b27      	ldr	r3, [pc, #156]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 80024b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024ba:	4a26      	ldr	r2, [pc, #152]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 80024bc:	f043 0302 	orr.w	r3, r3, #2
 80024c0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80024c4:	4b23      	ldr	r3, [pc, #140]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 80024c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80024d2:	2200      	movs	r2, #0
 80024d4:	2100      	movs	r1, #0
 80024d6:	201d      	movs	r0, #29
 80024d8:	f002 f855 	bl	8004586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024dc:	201d      	movs	r0, #29
 80024de:	f002 f86c 	bl	80045ba <HAL_NVIC_EnableIRQ>
}
 80024e2:	e030      	b.n	8002546 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM5)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a1c      	ldr	r2, [pc, #112]	; (800255c <HAL_TIM_Base_MspInit+0xe4>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d117      	bne.n	800251e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024ee:	4b19      	ldr	r3, [pc, #100]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 80024f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024f4:	4a17      	ldr	r2, [pc, #92]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 80024f6:	f043 0308 	orr.w	r3, r3, #8
 80024fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 8002500:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	2032      	movs	r0, #50	; 0x32
 8002512:	f002 f838 	bl	8004586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002516:	2032      	movs	r0, #50	; 0x32
 8002518:	f002 f84f 	bl	80045ba <HAL_NVIC_EnableIRQ>
}
 800251c:	e013      	b.n	8002546 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM14)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a0f      	ldr	r2, [pc, #60]	; (8002560 <HAL_TIM_Base_MspInit+0xe8>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d10e      	bne.n	8002546 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002528:	4b0a      	ldr	r3, [pc, #40]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 800252a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800252e:	4a09      	ldr	r2, [pc, #36]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 8002530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002534:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_TIM_Base_MspInit+0xdc>)
 800253a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800253e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	68bb      	ldr	r3, [r7, #8]
}
 8002546:	bf00      	nop
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40010000 	.word	0x40010000
 8002554:	58024400 	.word	0x58024400
 8002558:	40000400 	.word	0x40000400
 800255c:	40000c00 	.word	0x40000c00
 8002560:	40002000 	.word	0x40002000

08002564 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08a      	sub	sp, #40	; 0x28
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a1a      	ldr	r2, [pc, #104]	; (80025ec <HAL_TIM_Encoder_MspInit+0x88>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d12e      	bne.n	80025e4 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002586:	4b1a      	ldr	r3, [pc, #104]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002588:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800258c:	4a18      	ldr	r2, [pc, #96]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 800258e:	f043 0304 	orr.w	r3, r3, #4
 8002592:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002596:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a4:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 80025a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025aa:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 80025ac:	f043 0308 	orr.w	r3, r3, #8
 80025b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025b4:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <HAL_TIM_Encoder_MspInit+0x8c>)
 80025b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80025c2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80025c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c8:	2302      	movs	r3, #2
 80025ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d0:	2300      	movs	r3, #0
 80025d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025d4:	2302      	movs	r3, #2
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4619      	mov	r1, r3
 80025de:	4805      	ldr	r0, [pc, #20]	; (80025f4 <HAL_TIM_Encoder_MspInit+0x90>)
 80025e0:	f002 f806 	bl	80045f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80025e4:	bf00      	nop
 80025e6:	3728      	adds	r7, #40	; 0x28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40000800 	.word	0x40000800
 80025f0:	58024400 	.word	0x58024400
 80025f4:	58020c00 	.word	0x58020c00

080025f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b088      	sub	sp, #32
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 030c 	add.w	r3, r7, #12
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM14)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a13      	ldr	r2, [pc, #76]	; (8002664 <HAL_TIM_MspPostInit+0x6c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d11f      	bne.n	800265a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800261a:	4b13      	ldr	r3, [pc, #76]	; (8002668 <HAL_TIM_MspPostInit+0x70>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002620:	4a11      	ldr	r2, [pc, #68]	; (8002668 <HAL_TIM_MspPostInit+0x70>)
 8002622:	f043 0320 	orr.w	r3, r3, #32
 8002626:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800262a:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <HAL_TIM_MspPostInit+0x70>)
 800262c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PF9     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002638:	f44f 7300 	mov.w	r3, #512	; 0x200
 800263c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800264a:	2309      	movs	r3, #9
 800264c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800264e:	f107 030c 	add.w	r3, r7, #12
 8002652:	4619      	mov	r1, r3
 8002654:	4805      	ldr	r0, [pc, #20]	; (800266c <HAL_TIM_MspPostInit+0x74>)
 8002656:	f001 ffcb 	bl	80045f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800265a:	bf00      	nop
 800265c:	3720      	adds	r7, #32
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40002000 	.word	0x40002000
 8002668:	58024400 	.word	0x58024400
 800266c:	58021400 	.word	0x58021400

08002670 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b0b8      	sub	sp, #224	; 0xe0
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002688:	f107 0310 	add.w	r3, r7, #16
 800268c:	22bc      	movs	r2, #188	; 0xbc
 800268e:	2100      	movs	r1, #0
 8002690:	4618      	mov	r0, r3
 8002692:	f009 f8e9 	bl	800b868 <memset>
  if(huart->Instance==USART3)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a25      	ldr	r2, [pc, #148]	; (8002730 <HAL_UART_MspInit+0xc0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d142      	bne.n	8002726 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80026a0:	2302      	movs	r3, #2
 80026a2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80026a4:	2300      	movs	r3, #0
 80026a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026aa:	f107 0310 	add.w	r3, r7, #16
 80026ae:	4618      	mov	r0, r3
 80026b0:	f003 ff58 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026ba:	f7ff fb87 	bl	8001dcc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80026be:	4b1d      	ldr	r3, [pc, #116]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026c4:	4a1b      	ldr	r2, [pc, #108]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026ce:	4b19      	ldr	r3, [pc, #100]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026dc:	4b15      	ldr	r3, [pc, #84]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026e2:	4a14      	ldr	r2, [pc, #80]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026e4:	f043 0308 	orr.w	r3, r3, #8
 80026e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <HAL_UART_MspInit+0xc4>)
 80026ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	60bb      	str	r3, [r7, #8]
 80026f8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80026fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026fe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002702:	2302      	movs	r3, #2
 8002704:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002708:	2300      	movs	r3, #0
 800270a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002714:	2307      	movs	r3, #7
 8002716:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800271a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	; (8002738 <HAL_UART_MspInit+0xc8>)
 8002722:	f001 ff65 	bl	80045f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002726:	bf00      	nop
 8002728:	37e0      	adds	r7, #224	; 0xe0
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40004800 	.word	0x40004800
 8002734:	58024400 	.word	0x58024400
 8002738:	58020c00 	.word	0x58020c00

0800273c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b0b8      	sub	sp, #224	; 0xe0
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002744:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	605a      	str	r2, [r3, #4]
 800274e:	609a      	str	r2, [r3, #8]
 8002750:	60da      	str	r2, [r3, #12]
 8002752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002754:	f107 0310 	add.w	r3, r7, #16
 8002758:	22bc      	movs	r2, #188	; 0xbc
 800275a:	2100      	movs	r1, #0
 800275c:	4618      	mov	r0, r3
 800275e:	f009 f883 	bl	800b868 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a2f      	ldr	r2, [pc, #188]	; (8002824 <HAL_PCD_MspInit+0xe8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d156      	bne.n	800281a <HAL_PCD_MspInit+0xde>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800276c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002770:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002772:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002776:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800277a:	f107 0310 	add.w	r3, r7, #16
 800277e:	4618      	mov	r0, r3
 8002780:	f003 fef0 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 800278a:	f7ff fb1f 	bl	8001dcc <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800278e:	f002 ff21 	bl	80055d4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002792:	4b25      	ldr	r3, [pc, #148]	; (8002828 <HAL_PCD_MspInit+0xec>)
 8002794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002798:	4a23      	ldr	r2, [pc, #140]	; (8002828 <HAL_PCD_MspInit+0xec>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80027a2:	4b21      	ldr	r3, [pc, #132]	; (8002828 <HAL_PCD_MspInit+0xec>)
 80027a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80027b0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80027b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80027ca:	230a      	movs	r3, #10
 80027cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027d4:	4619      	mov	r1, r3
 80027d6:	4815      	ldr	r0, [pc, #84]	; (800282c <HAL_PCD_MspInit+0xf0>)
 80027d8:	f001 ff0a 	bl	80045f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80027dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027f0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027f4:	4619      	mov	r1, r3
 80027f6:	480d      	ldr	r0, [pc, #52]	; (800282c <HAL_PCD_MspInit+0xf0>)
 80027f8:	f001 fefa 	bl	80045f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <HAL_PCD_MspInit+0xec>)
 80027fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002802:	4a09      	ldr	r2, [pc, #36]	; (8002828 <HAL_PCD_MspInit+0xec>)
 8002804:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002808:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800280c:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_PCD_MspInit+0xec>)
 800280e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002812:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800281a:	bf00      	nop
 800281c:	37e0      	adds	r7, #224	; 0xe0
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40080000 	.word	0x40080000
 8002828:	58024400 	.word	0x58024400
 800282c:	58020000 	.word	0x58020000

08002830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002834:	e7fe      	b.n	8002834 <NMI_Handler+0x4>

08002836 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002836:	b480      	push	{r7}
 8002838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800283a:	e7fe      	b.n	800283a <HardFault_Handler+0x4>

0800283c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002840:	e7fe      	b.n	8002840 <MemManage_Handler+0x4>

08002842 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002842:	b480      	push	{r7}
 8002844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002846:	e7fe      	b.n	8002846 <BusFault_Handler+0x4>

08002848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800284c:	e7fe      	b.n	800284c <UsageFault_Handler+0x4>

0800284e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800284e:	b480      	push	{r7}
 8002850:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002852:	bf00      	nop
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800286a:	b480      	push	{r7}
 800286c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800287c:	f000 f970 	bl	8002b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002880:	bf00      	nop
 8002882:	bd80      	pop	{r7, pc}

08002884 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002888:	4802      	ldr	r0, [pc, #8]	; (8002894 <TIM3_IRQHandler+0x10>)
 800288a:	f006 fb65 	bl	8008f58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	24001f10 	.word	0x24001f10

08002898 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800289c:	4802      	ldr	r0, [pc, #8]	; (80028a8 <TIM5_IRQHandler+0x10>)
 800289e:	f006 fb5b 	bl	8008f58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	24000b3c 	.word	0x24000b3c

080028ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028b4:	4a14      	ldr	r2, [pc, #80]	; (8002908 <_sbrk+0x5c>)
 80028b6:	4b15      	ldr	r3, [pc, #84]	; (800290c <_sbrk+0x60>)
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c0:	4b13      	ldr	r3, [pc, #76]	; (8002910 <_sbrk+0x64>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d102      	bne.n	80028ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028c8:	4b11      	ldr	r3, [pc, #68]	; (8002910 <_sbrk+0x64>)
 80028ca:	4a12      	ldr	r2, [pc, #72]	; (8002914 <_sbrk+0x68>)
 80028cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ce:	4b10      	ldr	r3, [pc, #64]	; (8002910 <_sbrk+0x64>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4413      	add	r3, r2
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d207      	bcs.n	80028ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028dc:	f008 ff72 	bl	800b7c4 <__errno>
 80028e0:	4603      	mov	r3, r0
 80028e2:	220c      	movs	r2, #12
 80028e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028e6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ea:	e009      	b.n	8002900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028ec:	4b08      	ldr	r3, [pc, #32]	; (8002910 <_sbrk+0x64>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028f2:	4b07      	ldr	r3, [pc, #28]	; (8002910 <_sbrk+0x64>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4413      	add	r3, r2
 80028fa:	4a05      	ldr	r2, [pc, #20]	; (8002910 <_sbrk+0x64>)
 80028fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028fe:	68fb      	ldr	r3, [r7, #12]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	24080000 	.word	0x24080000
 800290c:	00000400 	.word	0x00000400
 8002910:	240004d0 	.word	0x240004d0
 8002914:	24002bf0 	.word	0x24002bf0

08002918 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800291c:	4b37      	ldr	r3, [pc, #220]	; (80029fc <SystemInit+0xe4>)
 800291e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002922:	4a36      	ldr	r2, [pc, #216]	; (80029fc <SystemInit+0xe4>)
 8002924:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002928:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800292c:	4b34      	ldr	r3, [pc, #208]	; (8002a00 <SystemInit+0xe8>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 030f 	and.w	r3, r3, #15
 8002934:	2b06      	cmp	r3, #6
 8002936:	d807      	bhi.n	8002948 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002938:	4b31      	ldr	r3, [pc, #196]	; (8002a00 <SystemInit+0xe8>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f023 030f 	bic.w	r3, r3, #15
 8002940:	4a2f      	ldr	r2, [pc, #188]	; (8002a00 <SystemInit+0xe8>)
 8002942:	f043 0307 	orr.w	r3, r3, #7
 8002946:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002948:	4b2e      	ldr	r3, [pc, #184]	; (8002a04 <SystemInit+0xec>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a2d      	ldr	r2, [pc, #180]	; (8002a04 <SystemInit+0xec>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002954:	4b2b      	ldr	r3, [pc, #172]	; (8002a04 <SystemInit+0xec>)
 8002956:	2200      	movs	r2, #0
 8002958:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800295a:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <SystemInit+0xec>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4929      	ldr	r1, [pc, #164]	; (8002a04 <SystemInit+0xec>)
 8002960:	4b29      	ldr	r3, [pc, #164]	; (8002a08 <SystemInit+0xf0>)
 8002962:	4013      	ands	r3, r2
 8002964:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002966:	4b26      	ldr	r3, [pc, #152]	; (8002a00 <SystemInit+0xe8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	2b00      	cmp	r3, #0
 8002970:	d007      	beq.n	8002982 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002972:	4b23      	ldr	r3, [pc, #140]	; (8002a00 <SystemInit+0xe8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 030f 	bic.w	r3, r3, #15
 800297a:	4a21      	ldr	r2, [pc, #132]	; (8002a00 <SystemInit+0xe8>)
 800297c:	f043 0307 	orr.w	r3, r3, #7
 8002980:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <SystemInit+0xec>)
 8002984:	2200      	movs	r2, #0
 8002986:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002988:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <SystemInit+0xec>)
 800298a:	2200      	movs	r2, #0
 800298c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800298e:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <SystemInit+0xec>)
 8002990:	2200      	movs	r2, #0
 8002992:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002994:	4b1b      	ldr	r3, [pc, #108]	; (8002a04 <SystemInit+0xec>)
 8002996:	4a1d      	ldr	r2, [pc, #116]	; (8002a0c <SystemInit+0xf4>)
 8002998:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800299a:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <SystemInit+0xec>)
 800299c:	4a1c      	ldr	r2, [pc, #112]	; (8002a10 <SystemInit+0xf8>)
 800299e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80029a0:	4b18      	ldr	r3, [pc, #96]	; (8002a04 <SystemInit+0xec>)
 80029a2:	4a1c      	ldr	r2, [pc, #112]	; (8002a14 <SystemInit+0xfc>)
 80029a4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80029a6:	4b17      	ldr	r3, [pc, #92]	; (8002a04 <SystemInit+0xec>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80029ac:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <SystemInit+0xec>)
 80029ae:	4a19      	ldr	r2, [pc, #100]	; (8002a14 <SystemInit+0xfc>)
 80029b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80029b2:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <SystemInit+0xec>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80029b8:	4b12      	ldr	r3, [pc, #72]	; (8002a04 <SystemInit+0xec>)
 80029ba:	4a16      	ldr	r2, [pc, #88]	; (8002a14 <SystemInit+0xfc>)
 80029bc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <SystemInit+0xec>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <SystemInit+0xec>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0e      	ldr	r2, [pc, #56]	; (8002a04 <SystemInit+0xec>)
 80029ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80029d0:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <SystemInit+0xec>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <SystemInit+0x100>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <SystemInit+0x104>)
 80029dc:	4013      	ands	r3, r2
 80029de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029e2:	d202      	bcs.n	80029ea <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80029e4:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <SystemInit+0x108>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80029ea:	4b0e      	ldr	r3, [pc, #56]	; (8002a24 <SystemInit+0x10c>)
 80029ec:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80029f0:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 80029f2:	bf00      	nop
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	e000ed00 	.word	0xe000ed00
 8002a00:	52002000 	.word	0x52002000
 8002a04:	58024400 	.word	0x58024400
 8002a08:	eaf6ed7f 	.word	0xeaf6ed7f
 8002a0c:	02020200 	.word	0x02020200
 8002a10:	01ff0000 	.word	0x01ff0000
 8002a14:	01010280 	.word	0x01010280
 8002a18:	5c001000 	.word	0x5c001000
 8002a1c:	ffff0000 	.word	0xffff0000
 8002a20:	51008108 	.word	0x51008108
 8002a24:	52004000 	.word	0x52004000

08002a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a2c:	f7ff ff74 	bl	8002918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a30:	480c      	ldr	r0, [pc, #48]	; (8002a64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a32:	490d      	ldr	r1, [pc, #52]	; (8002a68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a34:	4a0d      	ldr	r2, [pc, #52]	; (8002a6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a38:	e002      	b.n	8002a40 <LoopCopyDataInit>

08002a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a3e:	3304      	adds	r3, #4

08002a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a44:	d3f9      	bcc.n	8002a3a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a46:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a48:	4c0a      	ldr	r4, [pc, #40]	; (8002a74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a4c:	e001      	b.n	8002a52 <LoopFillZerobss>

08002a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a50:	3204      	adds	r2, #4

08002a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a54:	d3fb      	bcc.n	8002a4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a56:	f008 febb 	bl	800b7d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a5a:	f7fe fc37 	bl	80012cc <main>
  bx  lr
 8002a5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a60:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002a64:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002a68:	24000080 	.word	0x24000080
  ldr r2, =_sidata
 8002a6c:	0800ca58 	.word	0x0800ca58
  ldr r2, =_sbss
 8002a70:	24000080 	.word	0x24000080
  ldr r4, =_ebss
 8002a74:	24002bec 	.word	0x24002bec

08002a78 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a78:	e7fe      	b.n	8002a78 <ADC3_IRQHandler>
	...

08002a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a82:	2003      	movs	r0, #3
 8002a84:	f001 fd74 	bl	8004570 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002a88:	f003 fb96 	bl	80061b8 <HAL_RCC_GetSysClockFreq>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_Init+0x68>)
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	0a1b      	lsrs	r3, r3, #8
 8002a94:	f003 030f 	and.w	r3, r3, #15
 8002a98:	4913      	ldr	r1, [pc, #76]	; (8002ae8 <HAL_Init+0x6c>)
 8002a9a:	5ccb      	ldrb	r3, [r1, r3]
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002aa6:	4b0f      	ldr	r3, [pc, #60]	; (8002ae4 <HAL_Init+0x68>)
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	4a0e      	ldr	r2, [pc, #56]	; (8002ae8 <HAL_Init+0x6c>)
 8002ab0:	5cd3      	ldrb	r3, [r2, r3]
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8002abc:	4a0b      	ldr	r2, [pc, #44]	; (8002aec <HAL_Init+0x70>)
 8002abe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ac0:	4a0b      	ldr	r2, [pc, #44]	; (8002af0 <HAL_Init+0x74>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	f000 f814 	bl	8002af4 <HAL_InitTick>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e002      	b.n	8002adc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad6:	f7ff fbd3 	bl	8002280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	58024400 	.word	0x58024400
 8002ae8:	0800c9dc 	.word	0x0800c9dc
 8002aec:	24000010 	.word	0x24000010
 8002af0:	2400000c 	.word	0x2400000c

08002af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002afc:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <HAL_InitTick+0x60>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e021      	b.n	8002b4c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002b08:	4b13      	ldr	r3, [pc, #76]	; (8002b58 <HAL_InitTick+0x64>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <HAL_InitTick+0x60>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f001 fd59 	bl	80045d6 <HAL_SYSTICK_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e00e      	b.n	8002b4c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b0f      	cmp	r3, #15
 8002b32:	d80a      	bhi.n	8002b4a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b34:	2200      	movs	r2, #0
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3c:	f001 fd23 	bl	8004586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b40:	4a06      	ldr	r2, [pc, #24]	; (8002b5c <HAL_InitTick+0x68>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
 8002b48:	e000      	b.n	8002b4c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	24000018 	.word	0x24000018
 8002b58:	2400000c 	.word	0x2400000c
 8002b5c:	24000014 	.word	0x24000014

08002b60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_IncTick+0x20>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <HAL_IncTick+0x24>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4413      	add	r3, r2
 8002b70:	4a04      	ldr	r2, [pc, #16]	; (8002b84 <HAL_IncTick+0x24>)
 8002b72:	6013      	str	r3, [r2, #0]
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	24000018 	.word	0x24000018
 8002b84:	24002bd8 	.word	0x24002bd8

08002b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b8c:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <HAL_GetTick+0x14>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	24002bd8 	.word	0x24002bd8

08002ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ba8:	f7ff ffee 	bl	8002b88 <HAL_GetTick>
 8002bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d005      	beq.n	8002bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bba:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <HAL_Delay+0x44>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bc6:	bf00      	nop
 8002bc8:	f7ff ffde 	bl	8002b88 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d8f7      	bhi.n	8002bc8 <HAL_Delay+0x28>
  {
  }
}
 8002bd8:	bf00      	nop
 8002bda:	bf00      	nop
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	24000018 	.word	0x24000018

08002be8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <HAL_GetREVID+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	0c1b      	lsrs	r3, r3, #16
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	5c001000 	.word	0x5c001000

08002c00 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002c0a:	4b07      	ldr	r3, [pc, #28]	; (8002c28 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	43db      	mvns	r3, r3
 8002c12:	401a      	ands	r2, r3
 8002c14:	4904      	ldr	r1, [pc, #16]	; (8002c28 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	58000400 	.word	0x58000400

08002c2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	3360      	adds	r3, #96	; 0x60
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002cc8:	bf00      	nop
 8002cca:	371c      	adds	r7, #28
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	611a      	str	r2, [r3, #16]
}
 8002cfa:	bf00      	nop
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b087      	sub	sp, #28
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	3360      	adds	r3, #96	; 0x60
 8002d16:	461a      	mov	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	601a      	str	r2, [r3, #0]
  }
}
 8002d30:	bf00      	nop
 8002d32:	371c      	adds	r7, #28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b087      	sub	sp, #28
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	3330      	adds	r3, #48	; 0x30
 8002d72:	461a      	mov	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	f003 030c 	and.w	r3, r3, #12
 8002d7e:	4413      	add	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	211f      	movs	r1, #31
 8002d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d92:	43db      	mvns	r3, r3
 8002d94:	401a      	ands	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	0e9b      	lsrs	r3, r3, #26
 8002d9a:	f003 011f 	and.w	r1, r3, #31
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	431a      	orrs	r2, r3
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002dae:	bf00      	nop
 8002db0:	371c      	adds	r7, #28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b087      	sub	sp, #28
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60f8      	str	r0, [r7, #12]
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3314      	adds	r3, #20
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	0e5b      	lsrs	r3, r3, #25
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	4413      	add	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	0d1b      	lsrs	r3, r3, #20
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	2107      	movs	r1, #7
 8002de8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	401a      	ands	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	0d1b      	lsrs	r3, r3, #20
 8002df4:	f003 031f 	and.w	r3, r3, #31
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002e04:	bf00      	nop
 8002e06:	371c      	adds	r7, #28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f003 0318 	and.w	r3, r3, #24
 8002e32:	4908      	ldr	r1, [pc, #32]	; (8002e54 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002e34:	40d9      	lsrs	r1, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	400b      	ands	r3, r1
 8002e3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8002e46:	bf00      	nop
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	000fffff 	.word	0x000fffff

08002e58 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 031f 	and.w	r3, r3, #31
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6093      	str	r3, [r2, #8]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	5fffffc0 	.word	0x5fffffc0

08002eb4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ec4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ec8:	d101      	bne.n	8002ece <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <LL_ADC_EnableInternalRegulator+0x24>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	6fffffc0 	.word	0x6fffffc0

08002f04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f18:	d101      	bne.n	8002f1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e000      	b.n	8002f20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <LL_ADC_Enable+0x24>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	f043 0201 	orr.w	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	7fffffc0 	.word	0x7fffffc0

08002f54 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <LL_ADC_Disable+0x24>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	f043 0202 	orr.w	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	7fffffc0 	.word	0x7fffffc0

08002f7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <LL_ADC_IsEnabled+0x18>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <LL_ADC_IsEnabled+0x1a>
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d101      	bne.n	8002fba <LL_ADC_IsDisableOngoing+0x18>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <LL_ADC_IsDisableOngoing+0x1a>
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	4b05      	ldr	r3, [pc, #20]	; (8002fec <LL_ADC_REG_StartConversion+0x24>)
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	f043 0204 	orr.w	r2, r3, #4
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	7fffffc0 	.word	0x7fffffc0

08002ff0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	4b05      	ldr	r3, [pc, #20]	; (8003014 <LL_ADC_REG_StopConversion+0x24>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	f043 0210 	orr.w	r2, r3, #16
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	7fffffc0 	.word	0x7fffffc0

08003018 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b04      	cmp	r3, #4
 800302a:	d101      	bne.n	8003030 <LL_ADC_REG_IsConversionOngoing+0x18>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
	...

08003040 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <LL_ADC_INJ_StopConversion+0x24>)
 800304e:	4013      	ands	r3, r2
 8003050:	f043 0220 	orr.w	r2, r3, #32
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	7fffffc0 	.word	0x7fffffc0

08003068 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b08      	cmp	r3, #8
 800307a:	d101      	bne.n	8003080 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
	...

08003090 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003090:	b590      	push	{r4, r7, lr}
 8003092:	b089      	sub	sp, #36	; 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800309c:	2300      	movs	r3, #0
 800309e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e18e      	b.n	80033c8 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d109      	bne.n	80030cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff f8fb 	bl	80022b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff feef 	bl	8002eb4 <LL_ADC_IsDeepPowerDownEnabled>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d004      	beq.n	80030e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fed5 	bl	8002e90 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff ff0a 	bl	8002f04 <LL_ADC_IsInternalRegulatorEnabled>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d114      	bne.n	8003120 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff feee 	bl	8002edc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003100:	4b9a      	ldr	r3, [pc, #616]	; (800336c <HAL_ADC_Init+0x2dc>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	099b      	lsrs	r3, r3, #6
 8003106:	4a9a      	ldr	r2, [pc, #616]	; (8003370 <HAL_ADC_Init+0x2e0>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	099b      	lsrs	r3, r3, #6
 800310e:	3301      	adds	r3, #1
 8003110:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003112:	e002      	b.n	800311a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	3b01      	subs	r3, #1
 8003118:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1f9      	bne.n	8003114 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff feed 	bl	8002f04 <LL_ADC_IsInternalRegulatorEnabled>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10d      	bne.n	800314c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003134:	f043 0210 	orr.w	r2, r3, #16
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003140:	f043 0201 	orr.w	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff ff61 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 8003156:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315c:	f003 0310 	and.w	r3, r3, #16
 8003160:	2b00      	cmp	r3, #0
 8003162:	f040 8128 	bne.w	80033b6 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b00      	cmp	r3, #0
 800316a:	f040 8124 	bne.w	80033b6 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003172:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003176:	f043 0202 	orr.w	r2, r3, #2
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff fefa 	bl	8002f7c <LL_ADC_IsEnabled>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d136      	bne.n	80031fc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a78      	ldr	r2, [pc, #480]	; (8003374 <HAL_ADC_Init+0x2e4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d004      	beq.n	80031a2 <HAL_ADC_Init+0x112>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a76      	ldr	r2, [pc, #472]	; (8003378 <HAL_ADC_Init+0x2e8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10e      	bne.n	80031c0 <HAL_ADC_Init+0x130>
 80031a2:	4874      	ldr	r0, [pc, #464]	; (8003374 <HAL_ADC_Init+0x2e4>)
 80031a4:	f7ff feea 	bl	8002f7c <LL_ADC_IsEnabled>
 80031a8:	4604      	mov	r4, r0
 80031aa:	4873      	ldr	r0, [pc, #460]	; (8003378 <HAL_ADC_Init+0x2e8>)
 80031ac:	f7ff fee6 	bl	8002f7c <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4323      	orrs	r3, r4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e008      	b.n	80031d2 <HAL_ADC_Init+0x142>
 80031c0:	486e      	ldr	r0, [pc, #440]	; (800337c <HAL_ADC_Init+0x2ec>)
 80031c2:	f7ff fedb 	bl	8002f7c <LL_ADC_IsEnabled>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d012      	beq.n	80031fc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a66      	ldr	r2, [pc, #408]	; (8003374 <HAL_ADC_Init+0x2e4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d004      	beq.n	80031ea <HAL_ADC_Init+0x15a>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a64      	ldr	r2, [pc, #400]	; (8003378 <HAL_ADC_Init+0x2e8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d101      	bne.n	80031ee <HAL_ADC_Init+0x15e>
 80031ea:	4a65      	ldr	r2, [pc, #404]	; (8003380 <HAL_ADC_Init+0x2f0>)
 80031ec:	e000      	b.n	80031f0 <HAL_ADC_Init+0x160>
 80031ee:	4a65      	ldr	r2, [pc, #404]	; (8003384 <HAL_ADC_Init+0x2f4>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4619      	mov	r1, r3
 80031f6:	4610      	mov	r0, r2
 80031f8:	f7ff fd18 	bl	8002c2c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80031fc:	f7ff fcf4 	bl	8002be8 <HAL_GetREVID>
 8003200:	4603      	mov	r3, r0
 8003202:	f241 0203 	movw	r2, #4099	; 0x1003
 8003206:	4293      	cmp	r3, r2
 8003208:	d914      	bls.n	8003234 <HAL_ADC_Init+0x1a4>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b10      	cmp	r3, #16
 8003210:	d110      	bne.n	8003234 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	7d5b      	ldrb	r3, [r3, #21]
 8003216:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800321c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003222:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	7f1b      	ldrb	r3, [r3, #28]
 8003228:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800322a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800322c:	f043 030c 	orr.w	r3, r3, #12
 8003230:	61bb      	str	r3, [r7, #24]
 8003232:	e00d      	b.n	8003250 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7d5b      	ldrb	r3, [r3, #21]
 8003238:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800323e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003244:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7f1b      	ldrb	r3, [r3, #28]
 800324a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800324c:	4313      	orrs	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	7f1b      	ldrb	r3, [r3, #28]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d106      	bne.n	8003266 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	3b01      	subs	r3, #1
 800325e:	045b      	lsls	r3, r3, #17
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	2b00      	cmp	r3, #0
 800326c:	d009      	beq.n	8003282 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4313      	orrs	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	4b3f      	ldr	r3, [pc, #252]	; (8003388 <HAL_ADC_Init+0x2f8>)
 800328a:	4013      	ands	r3, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6812      	ldr	r2, [r2, #0]
 8003290:	69b9      	ldr	r1, [r7, #24]
 8003292:	430b      	orrs	r3, r1
 8003294:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff febc 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 80032a0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fede 	bl	8003068 <LL_ADC_INJ_IsConversionOngoing>
 80032ac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d14a      	bne.n	800334a <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d147      	bne.n	800334a <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	7d1b      	ldrb	r3, [r3, #20]
 80032be:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	4b2f      	ldr	r3, [pc, #188]	; (800338c <HAL_ADC_Init+0x2fc>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	69b9      	ldr	r1, [r7, #24]
 80032d8:	430b      	orrs	r3, r1
 80032da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d11b      	bne.n	800331e <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ea:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	691a      	ldr	r2, [r3, #16]
 80032f2:	4b27      	ldr	r3, [pc, #156]	; (8003390 <HAL_ADC_Init+0x300>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80032fa:	3a01      	subs	r2, #1
 80032fc:	0411      	lsls	r1, r2, #16
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003302:	4311      	orrs	r1, r2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003308:	4311      	orrs	r1, r2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800330e:	430a      	orrs	r2, r1
 8003310:	431a      	orrs	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	611a      	str	r2, [r3, #16]
 800331c:	e007      	b.n	800332e <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 ff39 	bl	80041bc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d120      	bne.n	8003394 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003358:	f023 010f 	bic.w	r1, r3, #15
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	1e5a      	subs	r2, r3, #1
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	631a      	str	r2, [r3, #48]	; 0x30
 800336a:	e01b      	b.n	80033a4 <HAL_ADC_Init+0x314>
 800336c:	2400000c 	.word	0x2400000c
 8003370:	053e2d63 	.word	0x053e2d63
 8003374:	40022000 	.word	0x40022000
 8003378:	40022100 	.word	0x40022100
 800337c:	58026000 	.word	0x58026000
 8003380:	40022300 	.word	0x40022300
 8003384:	58026300 	.word	0x58026300
 8003388:	fff0c003 	.word	0xfff0c003
 800338c:	ffffbffc 	.word	0xffffbffc
 8003390:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 020f 	bic.w	r2, r2, #15
 80033a2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a8:	f023 0303 	bic.w	r3, r3, #3
 80033ac:	f043 0201 	orr.w	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	655a      	str	r2, [r3, #84]	; 0x54
 80033b4:	e007      	b.n	80033c6 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ba:	f043 0210 	orr.w	r2, r3, #16
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80033c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3724      	adds	r7, #36	; 0x24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd90      	pop	{r4, r7, pc}

080033d0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a5c      	ldr	r2, [pc, #368]	; (8003550 <HAL_ADC_Start+0x180>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d004      	beq.n	80033ec <HAL_ADC_Start+0x1c>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a5b      	ldr	r2, [pc, #364]	; (8003554 <HAL_ADC_Start+0x184>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d101      	bne.n	80033f0 <HAL_ADC_Start+0x20>
 80033ec:	4b5a      	ldr	r3, [pc, #360]	; (8003558 <HAL_ADC_Start+0x188>)
 80033ee:	e000      	b.n	80033f2 <HAL_ADC_Start+0x22>
 80033f0:	4b5a      	ldr	r3, [pc, #360]	; (800355c <HAL_ADC_Start+0x18c>)
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fd30 	bl	8002e58 <LL_ADC_GetMultimode>
 80033f8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff fe0a 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	f040 809a 	bne.w	8003540 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_ADC_Start+0x4a>
 8003416:	2302      	movs	r3, #2
 8003418:	e095      	b.n	8003546 <HAL_ADC_Start+0x176>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fde0 	bl	8003fe8 <ADC_Enable>
 8003428:	4603      	mov	r3, r0
 800342a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800342c:	7dfb      	ldrb	r3, [r7, #23]
 800342e:	2b00      	cmp	r3, #0
 8003430:	f040 8081 	bne.w	8003536 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003438:	4b49      	ldr	r3, [pc, #292]	; (8003560 <HAL_ADC_Start+0x190>)
 800343a:	4013      	ands	r3, r2
 800343c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a42      	ldr	r2, [pc, #264]	; (8003554 <HAL_ADC_Start+0x184>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d002      	beq.n	8003454 <HAL_ADC_Start+0x84>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	e000      	b.n	8003456 <HAL_ADC_Start+0x86>
 8003454:	4b3e      	ldr	r3, [pc, #248]	; (8003550 <HAL_ADC_Start+0x180>)
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	4293      	cmp	r3, r2
 800345c:	d002      	beq.n	8003464 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003468:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003474:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800347c:	d106      	bne.n	800348c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003482:	f023 0206 	bic.w	r2, r3, #6
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	659a      	str	r2, [r3, #88]	; 0x58
 800348a:	e002      	b.n	8003492 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	221c      	movs	r2, #28
 8003498:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a2b      	ldr	r2, [pc, #172]	; (8003554 <HAL_ADC_Start+0x184>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d002      	beq.n	80034b2 <HAL_ADC_Start+0xe2>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	e000      	b.n	80034b4 <HAL_ADC_Start+0xe4>
 80034b2:	4b27      	ldr	r3, [pc, #156]	; (8003550 <HAL_ADC_Start+0x180>)
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6812      	ldr	r2, [r2, #0]
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d008      	beq.n	80034ce <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b05      	cmp	r3, #5
 80034c6:	d002      	beq.n	80034ce <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b09      	cmp	r3, #9
 80034cc:	d114      	bne.n	80034f8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d007      	beq.n	80034ec <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fd69 	bl	8002fc8 <LL_ADC_REG_StartConversion>
 80034f6:	e025      	b.n	8003544 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a12      	ldr	r2, [pc, #72]	; (8003554 <HAL_ADC_Start+0x184>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d002      	beq.n	8003514 <HAL_ADC_Start+0x144>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	e000      	b.n	8003516 <HAL_ADC_Start+0x146>
 8003514:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <HAL_ADC_Start+0x180>)
 8003516:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00f      	beq.n	8003544 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003528:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800352c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	655a      	str	r2, [r3, #84]	; 0x54
 8003534:	e006      	b.n	8003544 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800353e:	e001      	b.n	8003544 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003540:	2302      	movs	r3, #2
 8003542:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003544:	7dfb      	ldrb	r3, [r7, #23]
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40022000 	.word	0x40022000
 8003554:	40022100 	.word	0x40022100
 8003558:	40022300 	.word	0x40022300
 800355c:	58026300 	.word	0x58026300
 8003560:	fffff0fe 	.word	0xfffff0fe

08003564 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_ADC_Stop+0x16>
 8003576:	2302      	movs	r3, #2
 8003578:	e021      	b.n	80035be <HAL_ADC_Stop+0x5a>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003582:	2103      	movs	r1, #3
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 fc73 	bl	8003e70 <ADC_ConversionStop>
 800358a:	4603      	mov	r3, r0
 800358c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10f      	bne.n	80035b4 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 fdb1 	bl	80040fc <ADC_Disable>
 800359a:	4603      	mov	r3, r0
 800359c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800359e:	7bfb      	ldrb	r3, [r7, #15]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d107      	bne.n	80035b4 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035a8:	4b07      	ldr	r3, [pc, #28]	; (80035c8 <HAL_ADC_Stop+0x64>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	f043 0201 	orr.w	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	ffffeefe 	.word	0xffffeefe

080035cc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a72      	ldr	r2, [pc, #456]	; (80037a4 <HAL_ADC_PollForConversion+0x1d8>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d004      	beq.n	80035ea <HAL_ADC_PollForConversion+0x1e>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a70      	ldr	r2, [pc, #448]	; (80037a8 <HAL_ADC_PollForConversion+0x1dc>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d101      	bne.n	80035ee <HAL_ADC_PollForConversion+0x22>
 80035ea:	4b70      	ldr	r3, [pc, #448]	; (80037ac <HAL_ADC_PollForConversion+0x1e0>)
 80035ec:	e000      	b.n	80035f0 <HAL_ADC_PollForConversion+0x24>
 80035ee:	4b70      	ldr	r3, [pc, #448]	; (80037b0 <HAL_ADC_PollForConversion+0x1e4>)
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff fc31 	bl	8002e58 <LL_ADC_GetMultimode>
 80035f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d102      	bne.n	8003606 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003600:	2308      	movs	r3, #8
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	e037      	b.n	8003676 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	2b05      	cmp	r3, #5
 8003610:	d002      	beq.n	8003618 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b09      	cmp	r3, #9
 8003616:	d111      	bne.n	800363c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d007      	beq.n	8003636 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e0b1      	b.n	800379a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003636:	2304      	movs	r3, #4
 8003638:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800363a:	e01c      	b.n	8003676 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a58      	ldr	r2, [pc, #352]	; (80037a4 <HAL_ADC_PollForConversion+0x1d8>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d004      	beq.n	8003650 <HAL_ADC_PollForConversion+0x84>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a57      	ldr	r2, [pc, #348]	; (80037a8 <HAL_ADC_PollForConversion+0x1dc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d101      	bne.n	8003654 <HAL_ADC_PollForConversion+0x88>
 8003650:	4b56      	ldr	r3, [pc, #344]	; (80037ac <HAL_ADC_PollForConversion+0x1e0>)
 8003652:	e000      	b.n	8003656 <HAL_ADC_PollForConversion+0x8a>
 8003654:	4b56      	ldr	r3, [pc, #344]	; (80037b0 <HAL_ADC_PollForConversion+0x1e4>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fc0c 	bl	8002e74 <LL_ADC_GetMultiDMATransfer>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003666:	f043 0220 	orr.w	r2, r3, #32
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e093      	b.n	800379a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003672:	2304      	movs	r3, #4
 8003674:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003676:	f7ff fa87 	bl	8002b88 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800367c:	e021      	b.n	80036c2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d01d      	beq.n	80036c2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003686:	f7ff fa7f 	bl	8002b88 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	429a      	cmp	r2, r3
 8003694:	d302      	bcc.n	800369c <HAL_ADC_PollForConversion+0xd0>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d112      	bne.n	80036c2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10b      	bne.n	80036c2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ae:	f043 0204 	orr.w	r2, r3, #4
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e06b      	b.n	800379a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	4013      	ands	r3, r2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0d6      	beq.n	800367e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff fb2b 	bl	8002d3c <LL_ADC_REG_IsTriggerSourceSWStart>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d01c      	beq.n	8003726 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7d5b      	ldrb	r3, [r3, #21]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d118      	bne.n	8003726 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d111      	bne.n	8003726 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003706:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003712:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d105      	bne.n	8003726 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371e:	f043 0201 	orr.w	r2, r3, #1
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a1f      	ldr	r2, [pc, #124]	; (80037a8 <HAL_ADC_PollForConversion+0x1dc>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d002      	beq.n	8003736 <HAL_ADC_PollForConversion+0x16a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	e000      	b.n	8003738 <HAL_ADC_PollForConversion+0x16c>
 8003736:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <HAL_ADC_PollForConversion+0x1d8>)
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	4293      	cmp	r3, r2
 800373e:	d008      	beq.n	8003752 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d005      	beq.n	8003752 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	2b05      	cmp	r3, #5
 800374a:	d002      	beq.n	8003752 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	2b09      	cmp	r3, #9
 8003750:	d104      	bne.n	800375c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e00c      	b.n	8003776 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a11      	ldr	r2, [pc, #68]	; (80037a8 <HAL_ADC_PollForConversion+0x1dc>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d002      	beq.n	800376c <HAL_ADC_PollForConversion+0x1a0>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	e000      	b.n	800376e <HAL_ADC_PollForConversion+0x1a2>
 800376c:	4b0d      	ldr	r3, [pc, #52]	; (80037a4 <HAL_ADC_PollForConversion+0x1d8>)
 800376e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	2b08      	cmp	r3, #8
 800377a:	d104      	bne.n	8003786 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2208      	movs	r2, #8
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	e008      	b.n	8003798 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d103      	bne.n	8003798 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	220c      	movs	r2, #12
 8003796:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3720      	adds	r7, #32
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40022000 	.word	0x40022000
 80037a8:	40022100 	.word	0x40022100
 80037ac:	40022300 	.word	0x40022300
 80037b0:	58026300 	.word	0x58026300

080037b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
	...

080037d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80037d0:	b590      	push	{r4, r7, lr}
 80037d2:	b0a1      	sub	sp, #132	; 0x84
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80037e0:	2300      	movs	r3, #0
 80037e2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4a9d      	ldr	r2, [pc, #628]	; (8003a60 <HAL_ADC_ConfigChannel+0x290>)
 80037ea:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x2a>
 80037f6:	2302      	movs	r3, #2
 80037f8:	e321      	b.n	8003e3e <HAL_ADC_ConfigChannel+0x66e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff fc06 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	f040 8306 	bne.w	8003e20 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800381c:	2b00      	cmp	r3, #0
 800381e:	d108      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x62>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	f003 031f 	and.w	r3, r3, #31
 800382a:	2201      	movs	r2, #1
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	e016      	b.n	8003860 <HAL_ADC_ConfigChannel+0x90>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800383a:	fa93 f3a3 	rbit	r3, r3
 800383e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003840:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003842:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003844:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800384a:	2320      	movs	r3, #32
 800384c:	e003      	b.n	8003856 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800384e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003850:	fab3 f383 	clz	r3, r3
 8003854:	b2db      	uxtb	r3, r3
 8003856:	f003 031f 	and.w	r3, r3, #31
 800385a:	2201      	movs	r2, #1
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	69d1      	ldr	r1, [r2, #28]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	430b      	orrs	r3, r1
 800386c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6859      	ldr	r1, [r3, #4]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	f7ff fa71 	bl	8002d62 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4618      	mov	r0, r3
 8003886:	f7ff fbc7 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 800388a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff fbe9 	bl	8003068 <LL_ADC_INJ_IsConversionOngoing>
 8003896:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003898:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800389a:	2b00      	cmp	r3, #0
 800389c:	f040 80b3 	bne.w	8003a06 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80038a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f040 80af 	bne.w	8003a06 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	461a      	mov	r2, r3
 80038b6:	f7ff fa80 	bl	8002dba <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80038ba:	4b6a      	ldr	r3, [pc, #424]	; (8003a64 <HAL_ADC_ConfigChannel+0x294>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80038c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038c6:	d10b      	bne.n	80038e0 <HAL_ADC_ConfigChannel+0x110>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	089b      	lsrs	r3, r3, #2
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	e01d      	b.n	800391c <HAL_ADC_ConfigChannel+0x14c>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f003 0310 	and.w	r3, r3, #16
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10b      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x136>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695a      	ldr	r2, [r3, #20]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	089b      	lsrs	r3, r3, #2
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	e00a      	b.n	800391c <HAL_ADC_ConfigChannel+0x14c>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	695a      	ldr	r2, [r3, #20]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	089b      	lsrs	r3, r3, #2
 8003912:	f003 0304 	and.w	r3, r3, #4
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	2b04      	cmp	r3, #4
 8003924:	d027      	beq.n	8003976 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	6919      	ldr	r1, [r3, #16]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003934:	f7ff f9ae 	bl	8002c94 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	6919      	ldr	r1, [r3, #16]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	7e5b      	ldrb	r3, [r3, #25]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d102      	bne.n	800394e <HAL_ADC_ConfigChannel+0x17e>
 8003948:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800394c:	e000      	b.n	8003950 <HAL_ADC_ConfigChannel+0x180>
 800394e:	2300      	movs	r3, #0
 8003950:	461a      	mov	r2, r3
 8003952:	f7ff f9d8 	bl	8002d06 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6919      	ldr	r1, [r3, #16]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	7e1b      	ldrb	r3, [r3, #24]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d102      	bne.n	800396c <HAL_ADC_ConfigChannel+0x19c>
 8003966:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800396a:	e000      	b.n	800396e <HAL_ADC_ConfigChannel+0x19e>
 800396c:	2300      	movs	r3, #0
 800396e:	461a      	mov	r2, r3
 8003970:	f7ff f9b0 	bl	8002cd4 <LL_ADC_SetDataRightShift>
 8003974:	e047      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800397c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	069b      	lsls	r3, r3, #26
 8003986:	429a      	cmp	r2, r3
 8003988:	d107      	bne.n	800399a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003998:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	069b      	lsls	r3, r3, #26
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d107      	bne.n	80039be <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80039bc:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	069b      	lsls	r3, r3, #26
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d107      	bne.n	80039e2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80039e0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	069b      	lsls	r3, r3, #26
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d107      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003a04:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff fab6 	bl	8002f7c <LL_ADC_IsEnabled>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f040 820d 	bne.w	8003e32 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6818      	ldr	r0, [r3, #0]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	6819      	ldr	r1, [r3, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	461a      	mov	r2, r3
 8003a26:	f7ff f9f3 	bl	8002e10 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	4a0c      	ldr	r2, [pc, #48]	; (8003a60 <HAL_ADC_ConfigChannel+0x290>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	f040 8133 	bne.w	8003c9c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d110      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x298>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	0e9b      	lsrs	r3, r3, #26
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	f003 031f 	and.w	r3, r3, #31
 8003a52:	2b09      	cmp	r3, #9
 8003a54:	bf94      	ite	ls
 8003a56:	2301      	movls	r3, #1
 8003a58:	2300      	movhi	r3, #0
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	e01e      	b.n	8003a9c <HAL_ADC_ConfigChannel+0x2cc>
 8003a5e:	bf00      	nop
 8003a60:	47ff0000 	.word	0x47ff0000
 8003a64:	5c001000 	.word	0x5c001000
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a70:	fa93 f3a3 	rbit	r3, r3
 8003a74:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003a76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a78:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003a7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003a80:	2320      	movs	r3, #32
 8003a82:	e003      	b.n	8003a8c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003a84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a86:	fab3 f383 	clz	r3, r3
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	2b09      	cmp	r3, #9
 8003a94:	bf94      	ite	ls
 8003a96:	2301      	movls	r3, #1
 8003a98:	2300      	movhi	r3, #0
 8003a9a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d079      	beq.n	8003b94 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d107      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x2ec>
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	0e9b      	lsrs	r3, r3, #26
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	069b      	lsls	r3, r3, #26
 8003ab6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003aba:	e015      	b.n	8003ae8 <HAL_ADC_ConfigChannel+0x318>
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac4:	fa93 f3a3 	rbit	r3, r3
 8003ac8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003acc:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003ace:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8003ad4:	2320      	movs	r3, #32
 8003ad6:	e003      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003ad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ada:	fab3 f383 	clz	r3, r3
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	069b      	lsls	r3, r3, #26
 8003ae4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_ADC_ConfigChannel+0x338>
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	0e9b      	lsrs	r3, r3, #26
 8003afa:	3301      	adds	r3, #1
 8003afc:	f003 031f 	and.w	r3, r3, #31
 8003b00:	2101      	movs	r1, #1
 8003b02:	fa01 f303 	lsl.w	r3, r1, r3
 8003b06:	e017      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x368>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b10:	fa93 f3a3 	rbit	r3, r3
 8003b14:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b18:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003b1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8003b20:	2320      	movs	r3, #32
 8003b22:	e003      	b.n	8003b2c <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8003b24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b26:	fab3 f383 	clz	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	f003 031f 	and.w	r3, r3, #31
 8003b32:	2101      	movs	r1, #1
 8003b34:	fa01 f303 	lsl.w	r3, r1, r3
 8003b38:	ea42 0103 	orr.w	r1, r2, r3
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10a      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x38e>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	0e9b      	lsrs	r3, r3, #26
 8003b4e:	3301      	adds	r3, #1
 8003b50:	f003 021f 	and.w	r2, r3, #31
 8003b54:	4613      	mov	r3, r2
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	4413      	add	r3, r2
 8003b5a:	051b      	lsls	r3, r3, #20
 8003b5c:	e018      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x3c0>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b66:	fa93 f3a3 	rbit	r3, r3
 8003b6a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8003b76:	2320      	movs	r3, #32
 8003b78:	e003      	b.n	8003b82 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8003b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7c:	fab3 f383 	clz	r3, r3
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	3301      	adds	r3, #1
 8003b84:	f003 021f 	and.w	r2, r3, #31
 8003b88:	4613      	mov	r3, r2
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	4413      	add	r3, r2
 8003b8e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b90:	430b      	orrs	r3, r1
 8003b92:	e07e      	b.n	8003c92 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d107      	bne.n	8003bb0 <HAL_ADC_ConfigChannel+0x3e0>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	0e9b      	lsrs	r3, r3, #26
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	069b      	lsls	r3, r3, #26
 8003baa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bae:	e015      	b.n	8003bdc <HAL_ADC_ConfigChannel+0x40c>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb8:	fa93 f3a3 	rbit	r3, r3
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003bc8:	2320      	movs	r3, #32
 8003bca:	e003      	b.n	8003bd4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bce:	fab3 f383 	clz	r3, r3
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	069b      	lsls	r3, r3, #26
 8003bd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d109      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x42c>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	0e9b      	lsrs	r3, r3, #26
 8003bee:	3301      	adds	r3, #1
 8003bf0:	f003 031f 	and.w	r3, r3, #31
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	e017      	b.n	8003c2c <HAL_ADC_ConfigChannel+0x45c>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	fa93 f3a3 	rbit	r3, r3
 8003c08:	61bb      	str	r3, [r7, #24]
  return result;
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8003c14:	2320      	movs	r3, #32
 8003c16:	e003      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	3301      	adds	r3, #1
 8003c22:	f003 031f 	and.w	r3, r3, #31
 8003c26:	2101      	movs	r1, #1
 8003c28:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2c:	ea42 0103 	orr.w	r1, r2, r3
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10d      	bne.n	8003c58 <HAL_ADC_ConfigChannel+0x488>
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	0e9b      	lsrs	r3, r3, #26
 8003c42:	3301      	adds	r3, #1
 8003c44:	f003 021f 	and.w	r2, r3, #31
 8003c48:	4613      	mov	r3, r2
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	4413      	add	r3, r2
 8003c4e:	3b1e      	subs	r3, #30
 8003c50:	051b      	lsls	r3, r3, #20
 8003c52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c56:	e01b      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x4c0>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	fa93 f3a3 	rbit	r3, r3
 8003c64:	60fb      	str	r3, [r7, #12]
  return result;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8003c70:	2320      	movs	r3, #32
 8003c72:	e003      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	fab3 f383 	clz	r3, r3
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f003 021f 	and.w	r2, r3, #31
 8003c82:	4613      	mov	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4413      	add	r3, r2
 8003c88:	3b1e      	subs	r3, #30
 8003c8a:	051b      	lsls	r3, r3, #20
 8003c8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c90:	430b      	orrs	r3, r1
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	6892      	ldr	r2, [r2, #8]
 8003c96:	4619      	mov	r1, r3
 8003c98:	f7ff f88f 	bl	8002dba <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f280 80c6 	bge.w	8003e32 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a67      	ldr	r2, [pc, #412]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d004      	beq.n	8003cba <HAL_ADC_ConfigChannel+0x4ea>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a65      	ldr	r2, [pc, #404]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d101      	bne.n	8003cbe <HAL_ADC_ConfigChannel+0x4ee>
 8003cba:	4b65      	ldr	r3, [pc, #404]	; (8003e50 <HAL_ADC_ConfigChannel+0x680>)
 8003cbc:	e000      	b.n	8003cc0 <HAL_ADC_ConfigChannel+0x4f0>
 8003cbe:	4b65      	ldr	r3, [pc, #404]	; (8003e54 <HAL_ADC_ConfigChannel+0x684>)
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fe ffd9 	bl	8002c78 <LL_ADC_GetCommonPathInternalCh>
 8003cc6:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a5e      	ldr	r2, [pc, #376]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d004      	beq.n	8003cdc <HAL_ADC_ConfigChannel+0x50c>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a5d      	ldr	r2, [pc, #372]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10e      	bne.n	8003cfa <HAL_ADC_ConfigChannel+0x52a>
 8003cdc:	485a      	ldr	r0, [pc, #360]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003cde:	f7ff f94d 	bl	8002f7c <LL_ADC_IsEnabled>
 8003ce2:	4604      	mov	r4, r0
 8003ce4:	4859      	ldr	r0, [pc, #356]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003ce6:	f7ff f949 	bl	8002f7c <LL_ADC_IsEnabled>
 8003cea:	4603      	mov	r3, r0
 8003cec:	4323      	orrs	r3, r4
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	e008      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x53c>
 8003cfa:	4857      	ldr	r0, [pc, #348]	; (8003e58 <HAL_ADC_ConfigChannel+0x688>)
 8003cfc:	f7ff f93e 	bl	8002f7c <LL_ADC_IsEnabled>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	bf0c      	ite	eq
 8003d06:	2301      	moveq	r3, #1
 8003d08:	2300      	movne	r3, #0
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d07d      	beq.n	8003e0c <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a51      	ldr	r2, [pc, #324]	; (8003e5c <HAL_ADC_ConfigChannel+0x68c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d130      	bne.n	8003d7c <HAL_ADC_ConfigChannel+0x5ac>
 8003d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d12b      	bne.n	8003d7c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a4b      	ldr	r2, [pc, #300]	; (8003e58 <HAL_ADC_ConfigChannel+0x688>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	f040 8081 	bne.w	8003e32 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a44      	ldr	r2, [pc, #272]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d004      	beq.n	8003d44 <HAL_ADC_ConfigChannel+0x574>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a43      	ldr	r2, [pc, #268]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d101      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x578>
 8003d44:	4a42      	ldr	r2, [pc, #264]	; (8003e50 <HAL_ADC_ConfigChannel+0x680>)
 8003d46:	e000      	b.n	8003d4a <HAL_ADC_ConfigChannel+0x57a>
 8003d48:	4a42      	ldr	r2, [pc, #264]	; (8003e54 <HAL_ADC_ConfigChannel+0x684>)
 8003d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d50:	4619      	mov	r1, r3
 8003d52:	4610      	mov	r0, r2
 8003d54:	f7fe ff7d 	bl	8002c52 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d58:	4b41      	ldr	r3, [pc, #260]	; (8003e60 <HAL_ADC_ConfigChannel+0x690>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	099b      	lsrs	r3, r3, #6
 8003d5e:	4a41      	ldr	r2, [pc, #260]	; (8003e64 <HAL_ADC_ConfigChannel+0x694>)
 8003d60:	fba2 2303 	umull	r2, r3, r2, r3
 8003d64:	099b      	lsrs	r3, r3, #6
 8003d66:	3301      	adds	r3, #1
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003d6c:	e002      	b.n	8003d74 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3b01      	subs	r3, #1
 8003d72:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1f9      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d7a:	e05a      	b.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a39      	ldr	r2, [pc, #228]	; (8003e68 <HAL_ADC_ConfigChannel+0x698>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d11e      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x5f4>
 8003d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d119      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a30      	ldr	r2, [pc, #192]	; (8003e58 <HAL_ADC_ConfigChannel+0x688>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d14b      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a2a      	ldr	r2, [pc, #168]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_ADC_ConfigChannel+0x5de>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a28      	ldr	r2, [pc, #160]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d101      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x5e2>
 8003dae:	4a28      	ldr	r2, [pc, #160]	; (8003e50 <HAL_ADC_ConfigChannel+0x680>)
 8003db0:	e000      	b.n	8003db4 <HAL_ADC_ConfigChannel+0x5e4>
 8003db2:	4a28      	ldr	r2, [pc, #160]	; (8003e54 <HAL_ADC_ConfigChannel+0x684>)
 8003db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	f7fe ff48 	bl	8002c52 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003dc2:	e036      	b.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a28      	ldr	r2, [pc, #160]	; (8003e6c <HAL_ADC_ConfigChannel+0x69c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d131      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
 8003dce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d12c      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1e      	ldr	r2, [pc, #120]	; (8003e58 <HAL_ADC_ConfigChannel+0x688>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d127      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a18      	ldr	r2, [pc, #96]	; (8003e48 <HAL_ADC_ConfigChannel+0x678>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d004      	beq.n	8003df6 <HAL_ADC_ConfigChannel+0x626>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a16      	ldr	r2, [pc, #88]	; (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d101      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x62a>
 8003df6:	4a16      	ldr	r2, [pc, #88]	; (8003e50 <HAL_ADC_ConfigChannel+0x680>)
 8003df8:	e000      	b.n	8003dfc <HAL_ADC_ConfigChannel+0x62c>
 8003dfa:	4a16      	ldr	r2, [pc, #88]	; (8003e54 <HAL_ADC_ConfigChannel+0x684>)
 8003dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dfe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e02:	4619      	mov	r1, r3
 8003e04:	4610      	mov	r0, r2
 8003e06:	f7fe ff24 	bl	8002c52 <LL_ADC_SetCommonPathInternalCh>
 8003e0a:	e012      	b.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e10:	f043 0220 	orr.w	r2, r3, #32
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003e1e:	e008      	b.n	8003e32 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e24:	f043 0220 	orr.w	r2, r3, #32
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e3a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3784      	adds	r7, #132	; 0x84
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd90      	pop	{r4, r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40022000 	.word	0x40022000
 8003e4c:	40022100 	.word	0x40022100
 8003e50:	40022300 	.word	0x40022300
 8003e54:	58026300 	.word	0x58026300
 8003e58:	58026000 	.word	0x58026000
 8003e5c:	cb840000 	.word	0xcb840000
 8003e60:	2400000c 	.word	0x2400000c
 8003e64:	053e2d63 	.word	0x053e2d63
 8003e68:	c7520000 	.word	0xc7520000
 8003e6c:	cfb80000 	.word	0xcfb80000

08003e70 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff f8c6 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 8003e8c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7ff f8e8 	bl	8003068 <LL_ADC_INJ_IsConversionOngoing>
 8003e98:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d103      	bne.n	8003ea8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 8098 	beq.w	8003fd8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d02a      	beq.n	8003f0c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7d5b      	ldrb	r3, [r3, #21]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d126      	bne.n	8003f0c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	7d1b      	ldrb	r3, [r3, #20]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d122      	bne.n	8003f0c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003eca:	e014      	b.n	8003ef6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	4a45      	ldr	r2, [pc, #276]	; (8003fe4 <ADC_ConversionStop+0x174>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d90d      	bls.n	8003ef0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed8:	f043 0210 	orr.w	r2, r3, #16
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee4:	f043 0201 	orr.w	r2, r3, #1
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e074      	b.n	8003fda <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f00:	2b40      	cmp	r3, #64	; 0x40
 8003f02:	d1e3      	bne.n	8003ecc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2240      	movs	r2, #64	; 0x40
 8003f0a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d014      	beq.n	8003f3c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff f87e 	bl	8003018 <LL_ADC_REG_IsConversionOngoing>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00c      	beq.n	8003f3c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff f83b 	bl	8002fa2 <LL_ADC_IsDisableOngoing>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d104      	bne.n	8003f3c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff f85a 	bl	8002ff0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d014      	beq.n	8003f6c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff f88e 	bl	8003068 <LL_ADC_INJ_IsConversionOngoing>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00c      	beq.n	8003f6c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff f823 	bl	8002fa2 <LL_ADC_IsDisableOngoing>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d104      	bne.n	8003f6c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff f86a 	bl	8003040 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d005      	beq.n	8003f7e <ADC_ConversionStop+0x10e>
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d105      	bne.n	8003f84 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003f78:	230c      	movs	r3, #12
 8003f7a:	617b      	str	r3, [r7, #20]
        break;
 8003f7c:	e005      	b.n	8003f8a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003f7e:	2308      	movs	r3, #8
 8003f80:	617b      	str	r3, [r7, #20]
        break;
 8003f82:	e002      	b.n	8003f8a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003f84:	2304      	movs	r3, #4
 8003f86:	617b      	str	r3, [r7, #20]
        break;
 8003f88:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003f8a:	f7fe fdfd 	bl	8002b88 <HAL_GetTick>
 8003f8e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003f90:	e01b      	b.n	8003fca <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003f92:	f7fe fdf9 	bl	8002b88 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b05      	cmp	r3, #5
 8003f9e:	d914      	bls.n	8003fca <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00d      	beq.n	8003fca <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb2:	f043 0210 	orr.w	r2, r3, #16
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fbe:	f043 0201 	orr.w	r2, r3, #1
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e007      	b.n	8003fda <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1dc      	bne.n	8003f92 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3720      	adds	r7, #32
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	000cdbff 	.word	0x000cdbff

08003fe8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fe ffc1 	bl	8002f7c <LL_ADC_IsEnabled>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d16e      	bne.n	80040de <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	4b38      	ldr	r3, [pc, #224]	; (80040e8 <ADC_Enable+0x100>)
 8004008:	4013      	ands	r3, r2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00d      	beq.n	800402a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004012:	f043 0210 	orr.w	r2, r3, #16
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401e:	f043 0201 	orr.w	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e05a      	b.n	80040e0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe ff7c 	bl	8002f2c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004034:	f7fe fda8 	bl	8002b88 <HAL_GetTick>
 8004038:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a2b      	ldr	r2, [pc, #172]	; (80040ec <ADC_Enable+0x104>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d004      	beq.n	800404e <ADC_Enable+0x66>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a29      	ldr	r2, [pc, #164]	; (80040f0 <ADC_Enable+0x108>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d101      	bne.n	8004052 <ADC_Enable+0x6a>
 800404e:	4b29      	ldr	r3, [pc, #164]	; (80040f4 <ADC_Enable+0x10c>)
 8004050:	e000      	b.n	8004054 <ADC_Enable+0x6c>
 8004052:	4b29      	ldr	r3, [pc, #164]	; (80040f8 <ADC_Enable+0x110>)
 8004054:	4618      	mov	r0, r3
 8004056:	f7fe feff 	bl	8002e58 <LL_ADC_GetMultimode>
 800405a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a23      	ldr	r2, [pc, #140]	; (80040f0 <ADC_Enable+0x108>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d002      	beq.n	800406c <ADC_Enable+0x84>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	e000      	b.n	800406e <ADC_Enable+0x86>
 800406c:	4b1f      	ldr	r3, [pc, #124]	; (80040ec <ADC_Enable+0x104>)
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	4293      	cmp	r3, r2
 8004074:	d02c      	beq.n	80040d0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d130      	bne.n	80040de <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800407c:	e028      	b.n	80040d0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe ff7a 	bl	8002f7c <LL_ADC_IsEnabled>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d104      	bne.n	8004098 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f7fe ff4a 	bl	8002f2c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004098:	f7fe fd76 	bl	8002b88 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d914      	bls.n	80040d0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d00d      	beq.n	80040d0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b8:	f043 0210 	orr.w	r2, r3, #16
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c4:	f043 0201 	orr.w	r2, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e007      	b.n	80040e0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d1cf      	bne.n	800407e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	8000003f 	.word	0x8000003f
 80040ec:	40022000 	.word	0x40022000
 80040f0:	40022100 	.word	0x40022100
 80040f4:	40022300 	.word	0x40022300
 80040f8:	58026300 	.word	0x58026300

080040fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4618      	mov	r0, r3
 800410a:	f7fe ff4a 	bl	8002fa2 <LL_ADC_IsDisableOngoing>
 800410e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f7fe ff31 	bl	8002f7c <LL_ADC_IsEnabled>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d047      	beq.n	80041b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d144      	bne.n	80041b0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 030d 	and.w	r3, r3, #13
 8004130:	2b01      	cmp	r3, #1
 8004132:	d10c      	bne.n	800414e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f7fe ff0b 	bl	8002f54 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2203      	movs	r2, #3
 8004144:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004146:	f7fe fd1f 	bl	8002b88 <HAL_GetTick>
 800414a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800414c:	e029      	b.n	80041a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004152:	f043 0210 	orr.w	r2, r3, #16
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415e:	f043 0201 	orr.w	r2, r3, #1
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e023      	b.n	80041b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800416a:	f7fe fd0d 	bl	8002b88 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d914      	bls.n	80041a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00d      	beq.n	80041a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418a:	f043 0210 	orr.w	r2, r3, #16
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004196:	f043 0201 	orr.w	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e007      	b.n	80041b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1dc      	bne.n	800416a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a79      	ldr	r2, [pc, #484]	; (80043b0 <ADC_ConfigureBoostMode+0x1f4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d004      	beq.n	80041d8 <ADC_ConfigureBoostMode+0x1c>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a78      	ldr	r2, [pc, #480]	; (80043b4 <ADC_ConfigureBoostMode+0x1f8>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d109      	bne.n	80041ec <ADC_ConfigureBoostMode+0x30>
 80041d8:	4b77      	ldr	r3, [pc, #476]	; (80043b8 <ADC_ConfigureBoostMode+0x1fc>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	bf14      	ite	ne
 80041e4:	2301      	movne	r3, #1
 80041e6:	2300      	moveq	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	e008      	b.n	80041fe <ADC_ConfigureBoostMode+0x42>
 80041ec:	4b73      	ldr	r3, [pc, #460]	; (80043bc <ADC_ConfigureBoostMode+0x200>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01c      	beq.n	800423c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004202:	f002 f953 	bl	80064ac <HAL_RCC_GetHCLKFreq>
 8004206:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004210:	d010      	beq.n	8004234 <ADC_ConfigureBoostMode+0x78>
 8004212:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004216:	d871      	bhi.n	80042fc <ADC_ConfigureBoostMode+0x140>
 8004218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800421c:	d002      	beq.n	8004224 <ADC_ConfigureBoostMode+0x68>
 800421e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004222:	d16b      	bne.n	80042fc <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	0c1b      	lsrs	r3, r3, #16
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004230:	60fb      	str	r3, [r7, #12]
        break;
 8004232:	e066      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	089b      	lsrs	r3, r3, #2
 8004238:	60fb      	str	r3, [r7, #12]
        break;
 800423a:	e062      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800423c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004240:	f003 f8d0 	bl	80073e4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004244:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800424e:	d051      	beq.n	80042f4 <ADC_ConfigureBoostMode+0x138>
 8004250:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004254:	d854      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 8004256:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800425a:	d047      	beq.n	80042ec <ADC_ConfigureBoostMode+0x130>
 800425c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004260:	d84e      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 8004262:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004266:	d03d      	beq.n	80042e4 <ADC_ConfigureBoostMode+0x128>
 8004268:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800426c:	d848      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 800426e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004272:	d033      	beq.n	80042dc <ADC_ConfigureBoostMode+0x120>
 8004274:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004278:	d842      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 800427a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800427e:	d029      	beq.n	80042d4 <ADC_ConfigureBoostMode+0x118>
 8004280:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004284:	d83c      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 8004286:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800428a:	d01a      	beq.n	80042c2 <ADC_ConfigureBoostMode+0x106>
 800428c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004290:	d836      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 8004292:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004296:	d014      	beq.n	80042c2 <ADC_ConfigureBoostMode+0x106>
 8004298:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800429c:	d830      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 800429e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042a2:	d00e      	beq.n	80042c2 <ADC_ConfigureBoostMode+0x106>
 80042a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042a8:	d82a      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 80042aa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80042ae:	d008      	beq.n	80042c2 <ADC_ConfigureBoostMode+0x106>
 80042b0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80042b4:	d824      	bhi.n	8004300 <ADC_ConfigureBoostMode+0x144>
 80042b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80042ba:	d002      	beq.n	80042c2 <ADC_ConfigureBoostMode+0x106>
 80042bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042c0:	d11e      	bne.n	8004300 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	0c9b      	lsrs	r3, r3, #18
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	60fb      	str	r3, [r7, #12]
        break;
 80042d2:	e016      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	091b      	lsrs	r3, r3, #4
 80042d8:	60fb      	str	r3, [r7, #12]
        break;
 80042da:	e012      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	095b      	lsrs	r3, r3, #5
 80042e0:	60fb      	str	r3, [r7, #12]
        break;
 80042e2:	e00e      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	099b      	lsrs	r3, r3, #6
 80042e8:	60fb      	str	r3, [r7, #12]
        break;
 80042ea:	e00a      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	09db      	lsrs	r3, r3, #7
 80042f0:	60fb      	str	r3, [r7, #12]
        break;
 80042f2:	e006      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	60fb      	str	r3, [r7, #12]
        break;
 80042fa:	e002      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
        break;
 80042fc:	bf00      	nop
 80042fe:	e000      	b.n	8004302 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004300:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004302:	f7fe fc71 	bl	8002be8 <HAL_GetREVID>
 8004306:	4603      	mov	r3, r0
 8004308:	f241 0203 	movw	r2, #4099	; 0x1003
 800430c:	4293      	cmp	r3, r2
 800430e:	d815      	bhi.n	800433c <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4a2b      	ldr	r2, [pc, #172]	; (80043c0 <ADC_ConfigureBoostMode+0x204>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d908      	bls.n	800432a <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004326:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004328:	e03e      	b.n	80043a8 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004338:	609a      	str	r2, [r3, #8]
}
 800433a:	e035      	b.n	80043a8 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	085b      	lsrs	r3, r3, #1
 8004340:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	4a1f      	ldr	r2, [pc, #124]	; (80043c4 <ADC_ConfigureBoostMode+0x208>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d808      	bhi.n	800435c <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004358:	609a      	str	r2, [r3, #8]
}
 800435a:	e025      	b.n	80043a8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4a1a      	ldr	r2, [pc, #104]	; (80043c8 <ADC_ConfigureBoostMode+0x20c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d80a      	bhi.n	800437a <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004376:	609a      	str	r2, [r3, #8]
}
 8004378:	e016      	b.n	80043a8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4a13      	ldr	r2, [pc, #76]	; (80043cc <ADC_ConfigureBoostMode+0x210>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d80a      	bhi.n	8004398 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004394:	609a      	str	r2, [r3, #8]
}
 8004396:	e007      	b.n	80043a8 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80043a6:	609a      	str	r2, [r3, #8]
}
 80043a8:	bf00      	nop
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40022000 	.word	0x40022000
 80043b4:	40022100 	.word	0x40022100
 80043b8:	40022300 	.word	0x40022300
 80043bc:	58026300 	.word	0x58026300
 80043c0:	01312d00 	.word	0x01312d00
 80043c4:	005f5e10 	.word	0x005f5e10
 80043c8:	00bebc20 	.word	0x00bebc20
 80043cc:	017d7840 	.word	0x017d7840

080043d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <__NVIC_SetPriorityGrouping+0x40>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043ec:	4013      	ands	r3, r2
 80043ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80043f8:	4b06      	ldr	r3, [pc, #24]	; (8004414 <__NVIC_SetPriorityGrouping+0x44>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043fe:	4a04      	ldr	r2, [pc, #16]	; (8004410 <__NVIC_SetPriorityGrouping+0x40>)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	60d3      	str	r3, [r2, #12]
}
 8004404:	bf00      	nop
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	e000ed00 	.word	0xe000ed00
 8004414:	05fa0000 	.word	0x05fa0000

08004418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <__NVIC_GetPriorityGrouping+0x18>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	f003 0307 	and.w	r3, r3, #7
}
 8004426:	4618      	mov	r0, r3
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	e000ed00 	.word	0xe000ed00

08004434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800443e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004442:	2b00      	cmp	r3, #0
 8004444:	db0b      	blt.n	800445e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004446:	88fb      	ldrh	r3, [r7, #6]
 8004448:	f003 021f 	and.w	r2, r3, #31
 800444c:	4907      	ldr	r1, [pc, #28]	; (800446c <__NVIC_EnableIRQ+0x38>)
 800444e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	2001      	movs	r0, #1
 8004456:	fa00 f202 	lsl.w	r2, r0, r2
 800445a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	e000e100 	.word	0xe000e100

08004470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	6039      	str	r1, [r7, #0]
 800447a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800447c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004480:	2b00      	cmp	r3, #0
 8004482:	db0a      	blt.n	800449a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	b2da      	uxtb	r2, r3
 8004488:	490c      	ldr	r1, [pc, #48]	; (80044bc <__NVIC_SetPriority+0x4c>)
 800448a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800448e:	0112      	lsls	r2, r2, #4
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	440b      	add	r3, r1
 8004494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004498:	e00a      	b.n	80044b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	b2da      	uxtb	r2, r3
 800449e:	4908      	ldr	r1, [pc, #32]	; (80044c0 <__NVIC_SetPriority+0x50>)
 80044a0:	88fb      	ldrh	r3, [r7, #6]
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	3b04      	subs	r3, #4
 80044a8:	0112      	lsls	r2, r2, #4
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	440b      	add	r3, r1
 80044ae:	761a      	strb	r2, [r3, #24]
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000e100 	.word	0xe000e100
 80044c0:	e000ed00 	.word	0xe000ed00

080044c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b089      	sub	sp, #36	; 0x24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f1c3 0307 	rsb	r3, r3, #7
 80044de:	2b04      	cmp	r3, #4
 80044e0:	bf28      	it	cs
 80044e2:	2304      	movcs	r3, #4
 80044e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	3304      	adds	r3, #4
 80044ea:	2b06      	cmp	r3, #6
 80044ec:	d902      	bls.n	80044f4 <NVIC_EncodePriority+0x30>
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3b03      	subs	r3, #3
 80044f2:	e000      	b.n	80044f6 <NVIC_EncodePriority+0x32>
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f8:	f04f 32ff 	mov.w	r2, #4294967295
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43da      	mvns	r2, r3
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	401a      	ands	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800450c:	f04f 31ff 	mov.w	r1, #4294967295
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	fa01 f303 	lsl.w	r3, r1, r3
 8004516:	43d9      	mvns	r1, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800451c:	4313      	orrs	r3, r2
         );
}
 800451e:	4618      	mov	r0, r3
 8004520:	3724      	adds	r7, #36	; 0x24
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
	...

0800452c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3b01      	subs	r3, #1
 8004538:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800453c:	d301      	bcc.n	8004542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800453e:	2301      	movs	r3, #1
 8004540:	e00f      	b.n	8004562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004542:	4a0a      	ldr	r2, [pc, #40]	; (800456c <SysTick_Config+0x40>)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800454a:	210f      	movs	r1, #15
 800454c:	f04f 30ff 	mov.w	r0, #4294967295
 8004550:	f7ff ff8e 	bl	8004470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <SysTick_Config+0x40>)
 8004556:	2200      	movs	r2, #0
 8004558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800455a:	4b04      	ldr	r3, [pc, #16]	; (800456c <SysTick_Config+0x40>)
 800455c:	2207      	movs	r2, #7
 800455e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	e000e010 	.word	0xe000e010

08004570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff ff29 	bl	80043d0 <__NVIC_SetPriorityGrouping>
}
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b086      	sub	sp, #24
 800458a:	af00      	add	r7, sp, #0
 800458c:	4603      	mov	r3, r0
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
 8004592:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004594:	f7ff ff40 	bl	8004418 <__NVIC_GetPriorityGrouping>
 8004598:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	68b9      	ldr	r1, [r7, #8]
 800459e:	6978      	ldr	r0, [r7, #20]
 80045a0:	f7ff ff90 	bl	80044c4 <NVIC_EncodePriority>
 80045a4:	4602      	mov	r2, r0
 80045a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80045aa:	4611      	mov	r1, r2
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7ff ff5f 	bl	8004470 <__NVIC_SetPriority>
}
 80045b2:	bf00      	nop
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b082      	sub	sp, #8
 80045be:	af00      	add	r7, sp, #0
 80045c0:	4603      	mov	r3, r0
 80045c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff ff33 	bl	8004434 <__NVIC_EnableIRQ>
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b082      	sub	sp, #8
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff ffa4 	bl	800452c <SysTick_Config>
 80045e4:	4603      	mov	r3, r0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b089      	sub	sp, #36	; 0x24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80045fe:	4b89      	ldr	r3, [pc, #548]	; (8004824 <HAL_GPIO_Init+0x234>)
 8004600:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004602:	e194      	b.n	800492e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	2101      	movs	r1, #1
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	fa01 f303 	lsl.w	r3, r1, r3
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 8186 	beq.w	8004928 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d005      	beq.n	8004634 <HAL_GPIO_Init+0x44>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d130      	bne.n	8004696 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	2203      	movs	r2, #3
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	43db      	mvns	r3, r3
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	4013      	ands	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	68da      	ldr	r2, [r3, #12]
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800466a:	2201      	movs	r2, #1
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	091b      	lsrs	r3, r3, #4
 8004680:	f003 0201 	and.w	r2, r3, #1
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4313      	orrs	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d017      	beq.n	80046d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	2203      	movs	r2, #3
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d123      	bne.n	8004726 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	08da      	lsrs	r2, r3, #3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3208      	adds	r2, #8
 80046e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	f003 0307 	and.w	r3, r3, #7
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	220f      	movs	r2, #15
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	43db      	mvns	r3, r3
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	4013      	ands	r3, r2
 8004700:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	691a      	ldr	r2, [r3, #16]
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	fa02 f303 	lsl.w	r3, r2, r3
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	4313      	orrs	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	08da      	lsrs	r2, r3, #3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3208      	adds	r2, #8
 8004720:	69b9      	ldr	r1, [r7, #24]
 8004722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	005b      	lsls	r3, r3, #1
 8004730:	2203      	movs	r2, #3
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43db      	mvns	r3, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	4013      	ands	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 0203 	and.w	r2, r3, #3
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	4313      	orrs	r3, r2
 8004752:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 80e0 	beq.w	8004928 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004768:	4b2f      	ldr	r3, [pc, #188]	; (8004828 <HAL_GPIO_Init+0x238>)
 800476a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800476e:	4a2e      	ldr	r2, [pc, #184]	; (8004828 <HAL_GPIO_Init+0x238>)
 8004770:	f043 0302 	orr.w	r3, r3, #2
 8004774:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004778:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <HAL_GPIO_Init+0x238>)
 800477a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004786:	4a29      	ldr	r2, [pc, #164]	; (800482c <HAL_GPIO_Init+0x23c>)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	3302      	adds	r3, #2
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4013      	ands	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a20      	ldr	r2, [pc, #128]	; (8004830 <HAL_GPIO_Init+0x240>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d052      	beq.n	8004858 <HAL_GPIO_Init+0x268>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a1f      	ldr	r2, [pc, #124]	; (8004834 <HAL_GPIO_Init+0x244>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d031      	beq.n	800481e <HAL_GPIO_Init+0x22e>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a1e      	ldr	r2, [pc, #120]	; (8004838 <HAL_GPIO_Init+0x248>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d02b      	beq.n	800481a <HAL_GPIO_Init+0x22a>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a1d      	ldr	r2, [pc, #116]	; (800483c <HAL_GPIO_Init+0x24c>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d025      	beq.n	8004816 <HAL_GPIO_Init+0x226>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a1c      	ldr	r2, [pc, #112]	; (8004840 <HAL_GPIO_Init+0x250>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d01f      	beq.n	8004812 <HAL_GPIO_Init+0x222>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a1b      	ldr	r2, [pc, #108]	; (8004844 <HAL_GPIO_Init+0x254>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d019      	beq.n	800480e <HAL_GPIO_Init+0x21e>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1a      	ldr	r2, [pc, #104]	; (8004848 <HAL_GPIO_Init+0x258>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d013      	beq.n	800480a <HAL_GPIO_Init+0x21a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a19      	ldr	r2, [pc, #100]	; (800484c <HAL_GPIO_Init+0x25c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00d      	beq.n	8004806 <HAL_GPIO_Init+0x216>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a18      	ldr	r2, [pc, #96]	; (8004850 <HAL_GPIO_Init+0x260>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d007      	beq.n	8004802 <HAL_GPIO_Init+0x212>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a17      	ldr	r2, [pc, #92]	; (8004854 <HAL_GPIO_Init+0x264>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_GPIO_Init+0x20e>
 80047fa:	2309      	movs	r3, #9
 80047fc:	e02d      	b.n	800485a <HAL_GPIO_Init+0x26a>
 80047fe:	230a      	movs	r3, #10
 8004800:	e02b      	b.n	800485a <HAL_GPIO_Init+0x26a>
 8004802:	2308      	movs	r3, #8
 8004804:	e029      	b.n	800485a <HAL_GPIO_Init+0x26a>
 8004806:	2307      	movs	r3, #7
 8004808:	e027      	b.n	800485a <HAL_GPIO_Init+0x26a>
 800480a:	2306      	movs	r3, #6
 800480c:	e025      	b.n	800485a <HAL_GPIO_Init+0x26a>
 800480e:	2305      	movs	r3, #5
 8004810:	e023      	b.n	800485a <HAL_GPIO_Init+0x26a>
 8004812:	2304      	movs	r3, #4
 8004814:	e021      	b.n	800485a <HAL_GPIO_Init+0x26a>
 8004816:	2303      	movs	r3, #3
 8004818:	e01f      	b.n	800485a <HAL_GPIO_Init+0x26a>
 800481a:	2302      	movs	r3, #2
 800481c:	e01d      	b.n	800485a <HAL_GPIO_Init+0x26a>
 800481e:	2301      	movs	r3, #1
 8004820:	e01b      	b.n	800485a <HAL_GPIO_Init+0x26a>
 8004822:	bf00      	nop
 8004824:	58000080 	.word	0x58000080
 8004828:	58024400 	.word	0x58024400
 800482c:	58000400 	.word	0x58000400
 8004830:	58020000 	.word	0x58020000
 8004834:	58020400 	.word	0x58020400
 8004838:	58020800 	.word	0x58020800
 800483c:	58020c00 	.word	0x58020c00
 8004840:	58021000 	.word	0x58021000
 8004844:	58021400 	.word	0x58021400
 8004848:	58021800 	.word	0x58021800
 800484c:	58021c00 	.word	0x58021c00
 8004850:	58022000 	.word	0x58022000
 8004854:	58022400 	.word	0x58022400
 8004858:	2300      	movs	r3, #0
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	f002 0203 	and.w	r2, r2, #3
 8004860:	0092      	lsls	r2, r2, #2
 8004862:	4093      	lsls	r3, r2
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800486a:	4938      	ldr	r1, [pc, #224]	; (800494c <HAL_GPIO_Init+0x35c>)
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	089b      	lsrs	r3, r3, #2
 8004870:	3302      	adds	r3, #2
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	43db      	mvns	r3, r3
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	4013      	ands	r3, r2
 8004888:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800489e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80048a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80048cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	43db      	mvns	r3, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80048f0:	69ba      	ldr	r2, [r7, #24]
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	43db      	mvns	r3, r3
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	4013      	ands	r3, r2
 800490c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	3301      	adds	r3, #1
 800492c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	fa22 f303 	lsr.w	r3, r2, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	f47f ae63 	bne.w	8004604 <HAL_GPIO_Init+0x14>
  }
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	3724      	adds	r7, #36	; 0x24
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	58000400 	.word	0x58000400

08004950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	691a      	ldr	r2, [r3, #16]
 8004960:	887b      	ldrh	r3, [r7, #2]
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
 800496c:	e001      	b.n	8004972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800496e:	2300      	movs	r3, #0
 8004970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004972:	7bfb      	ldrb	r3, [r7, #15]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	460b      	mov	r3, r1
 800498a:	807b      	strh	r3, [r7, #2]
 800498c:	4613      	mov	r3, r2
 800498e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004990:	787b      	ldrb	r3, [r7, #1]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004996:	887a      	ldrh	r2, [r7, #2]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800499c:	e003      	b.n	80049a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800499e:	887b      	ldrh	r3, [r7, #2]
 80049a0:	041a      	lsls	r2, r3, #16
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	619a      	str	r2, [r3, #24]
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
	...

080049b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e07f      	b.n	8004ac6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7fd fce6 	bl	80023ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2224      	movs	r2, #36	; 0x24
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0201 	bic.w	r2, r2, #1
 80049f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d107      	bne.n	8004a2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	e006      	b.n	8004a3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004a3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d104      	bne.n	8004a4e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6859      	ldr	r1, [r3, #4]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	4b1d      	ldr	r3, [pc, #116]	; (8004ad0 <HAL_I2C_Init+0x11c>)
 8004a5a:	430b      	orrs	r3, r1
 8004a5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	69d9      	ldr	r1, [r3, #28]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1a      	ldr	r2, [r3, #32]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	02008000 	.word	0x02008000

08004ad4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	4608      	mov	r0, r1
 8004ade:	4611      	mov	r1, r2
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	817b      	strh	r3, [r7, #10]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	813b      	strh	r3, [r7, #8]
 8004aea:	4613      	mov	r3, r2
 8004aec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b20      	cmp	r3, #32
 8004af8:	f040 80f9 	bne.w	8004cee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <HAL_I2C_Mem_Write+0x34>
 8004b02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d105      	bne.n	8004b14 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b0e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0ed      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_I2C_Mem_Write+0x4e>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e0e6      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b2a:	f7fe f82d 	bl	8002b88 <HAL_GetTick>
 8004b2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	2319      	movs	r3, #25
 8004b36:	2201      	movs	r2, #1
 8004b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f955 	bl	8004dec <I2C_WaitOnFlagUntilTimeout>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e0d1      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2221      	movs	r2, #33	; 0x21
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2240      	movs	r2, #64	; 0x40
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6a3a      	ldr	r2, [r7, #32]
 8004b66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b74:	88f8      	ldrh	r0, [r7, #6]
 8004b76:	893a      	ldrh	r2, [r7, #8]
 8004b78:	8979      	ldrh	r1, [r7, #10]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	4603      	mov	r3, r0
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 f8b9 	bl	8004cfc <I2C_RequestMemoryWrite>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d005      	beq.n	8004b9c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e0a9      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2bff      	cmp	r3, #255	; 0xff
 8004ba4:	d90e      	bls.n	8004bc4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	22ff      	movs	r2, #255	; 0xff
 8004baa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb0:	b2da      	uxtb	r2, r3
 8004bb2:	8979      	ldrh	r1, [r7, #10]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 fabd 	bl	800513c <I2C_TransferConfig>
 8004bc2:	e00f      	b.n	8004be4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	8979      	ldrh	r1, [r7, #10]
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 faac 	bl	800513c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004be8:	68f8      	ldr	r0, [r7, #12]
 8004bea:	f000 f93f 	bl	8004e6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e07b      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfc:	781a      	ldrb	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d034      	beq.n	8004c9c <HAL_I2C_Mem_Write+0x1c8>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d130      	bne.n	8004c9c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c40:	2200      	movs	r2, #0
 8004c42:	2180      	movs	r1, #128	; 0x80
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f000 f8d1 	bl	8004dec <I2C_WaitOnFlagUntilTimeout>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e04d      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2bff      	cmp	r3, #255	; 0xff
 8004c5c:	d90e      	bls.n	8004c7c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	22ff      	movs	r2, #255	; 0xff
 8004c62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	8979      	ldrh	r1, [r7, #10]
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 fa61 	bl	800513c <I2C_TransferConfig>
 8004c7a:	e00f      	b.n	8004c9c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	8979      	ldrh	r1, [r7, #10]
 8004c8e:	2300      	movs	r3, #0
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 fa50 	bl	800513c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d19e      	bne.n	8004be4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 f91e 	bl	8004eec <I2C_WaitOnSTOPFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e01a      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6859      	ldr	r1, [r3, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	4b0a      	ldr	r3, [pc, #40]	; (8004cf8 <HAL_I2C_Mem_Write+0x224>)
 8004cce:	400b      	ands	r3, r1
 8004cd0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004cea:	2300      	movs	r3, #0
 8004cec:	e000      	b.n	8004cf0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004cee:	2302      	movs	r3, #2
  }
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3718      	adds	r7, #24
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	fe00e800 	.word	0xfe00e800

08004cfc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af02      	add	r7, sp, #8
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	4608      	mov	r0, r1
 8004d06:	4611      	mov	r1, r2
 8004d08:	461a      	mov	r2, r3
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	817b      	strh	r3, [r7, #10]
 8004d0e:	460b      	mov	r3, r1
 8004d10:	813b      	strh	r3, [r7, #8]
 8004d12:	4613      	mov	r3, r2
 8004d14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004d16:	88fb      	ldrh	r3, [r7, #6]
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	8979      	ldrh	r1, [r7, #10]
 8004d1c:	4b20      	ldr	r3, [pc, #128]	; (8004da0 <I2C_RequestMemoryWrite+0xa4>)
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 fa09 	bl	800513c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	69b9      	ldr	r1, [r7, #24]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 f89c 	bl	8004e6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e02c      	b.n	8004d98 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d3e:	88fb      	ldrh	r3, [r7, #6]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d105      	bne.n	8004d50 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d44:	893b      	ldrh	r3, [r7, #8]
 8004d46:	b2da      	uxtb	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	629a      	str	r2, [r3, #40]	; 0x28
 8004d4e:	e015      	b.n	8004d7c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d50:	893b      	ldrh	r3, [r7, #8]
 8004d52:	0a1b      	lsrs	r3, r3, #8
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d5e:	69fa      	ldr	r2, [r7, #28]
 8004d60:	69b9      	ldr	r1, [r7, #24]
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 f882 	bl	8004e6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e012      	b.n	8004d98 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d72:	893b      	ldrh	r3, [r7, #8]
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2200      	movs	r2, #0
 8004d84:	2180      	movs	r1, #128	; 0x80
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 f830 	bl	8004dec <I2C_WaitOnFlagUntilTimeout>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	80002000 	.word	0x80002000

08004da4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d103      	bne.n	8004dc2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d007      	beq.n	8004de0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	619a      	str	r2, [r3, #24]
  }
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	603b      	str	r3, [r7, #0]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dfc:	e022      	b.n	8004e44 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e04:	d01e      	beq.n	8004e44 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e06:	f7fd febf 	bl	8002b88 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d302      	bcc.n	8004e1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d113      	bne.n	8004e44 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e20:	f043 0220 	orr.w	r2, r3, #32
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e00f      	b.n	8004e64 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	699a      	ldr	r2, [r3, #24]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	79fb      	ldrb	r3, [r7, #7]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d0cd      	beq.n	8004dfe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e78:	e02c      	b.n	8004ed4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 f870 	bl	8004f64 <I2C_IsErrorOccurred>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e02a      	b.n	8004ee4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e94:	d01e      	beq.n	8004ed4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e96:	f7fd fe77 	bl	8002b88 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d302      	bcc.n	8004eac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d113      	bne.n	8004ed4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb0:	f043 0220 	orr.w	r2, r3, #32
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e007      	b.n	8004ee4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d1cb      	bne.n	8004e7a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ef8:	e028      	b.n	8004f4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f830 	bl	8004f64 <I2C_IsErrorOccurred>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e026      	b.n	8004f5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f0e:	f7fd fe3b 	bl	8002b88 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d302      	bcc.n	8004f24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d113      	bne.n	8004f4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f28:	f043 0220 	orr.w	r2, r3, #32
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e007      	b.n	8004f5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d1cf      	bne.n	8004efa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08a      	sub	sp, #40	; 0x28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f70:	2300      	movs	r3, #0
 8004f72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	f003 0310 	and.w	r3, r3, #16
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d075      	beq.n	800507c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2210      	movs	r2, #16
 8004f96:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f98:	e056      	b.n	8005048 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa0:	d052      	beq.n	8005048 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004fa2:	f7fd fdf1 	bl	8002b88 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d302      	bcc.n	8004fb8 <I2C_IsErrorOccurred+0x54>
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d147      	bne.n	8005048 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fc2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fda:	d12e      	bne.n	800503a <I2C_IsErrorOccurred+0xd6>
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fe2:	d02a      	beq.n	800503a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004fe4:	7cfb      	ldrb	r3, [r7, #19]
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d027      	beq.n	800503a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ff8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ffa:	f7fd fdc5 	bl	8002b88 <HAL_GetTick>
 8004ffe:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005000:	e01b      	b.n	800503a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005002:	f7fd fdc1 	bl	8002b88 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b19      	cmp	r3, #25
 800500e:	d914      	bls.n	800503a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005014:	f043 0220 	orr.w	r2, r3, #32
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	f003 0320 	and.w	r3, r3, #32
 8005044:	2b20      	cmp	r3, #32
 8005046:	d1dc      	bne.n	8005002 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	f003 0320 	and.w	r3, r3, #32
 8005052:	2b20      	cmp	r3, #32
 8005054:	d003      	beq.n	800505e <I2C_IsErrorOccurred+0xfa>
 8005056:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800505a:	2b00      	cmp	r3, #0
 800505c:	d09d      	beq.n	8004f9a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800505e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005062:	2b00      	cmp	r3, #0
 8005064:	d103      	bne.n	800506e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2220      	movs	r2, #32
 800506c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	f043 0304 	orr.w	r3, r3, #4
 8005074:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00b      	beq.n	80050a6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800508e:	6a3b      	ldr	r3, [r7, #32]
 8005090:	f043 0301 	orr.w	r3, r3, #1
 8005094:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800509e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00b      	beq.n	80050c8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80050b0:	6a3b      	ldr	r3, [r7, #32]
 80050b2:	f043 0308 	orr.w	r3, r3, #8
 80050b6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00b      	beq.n	80050ea <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	f043 0302 	orr.w	r3, r3, #2
 80050d8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80050ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d01c      	beq.n	800512c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f7ff fe56 	bl	8004da4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6859      	ldr	r1, [r3, #4]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	4b0d      	ldr	r3, [pc, #52]	; (8005138 <I2C_IsErrorOccurred+0x1d4>)
 8005104:	400b      	ands	r3, r1
 8005106:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	431a      	orrs	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2220      	movs	r2, #32
 8005118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800512c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005130:	4618      	mov	r0, r3
 8005132:	3728      	adds	r7, #40	; 0x28
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	fe00e800 	.word	0xfe00e800

0800513c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	607b      	str	r3, [r7, #4]
 8005146:	460b      	mov	r3, r1
 8005148:	817b      	strh	r3, [r7, #10]
 800514a:	4613      	mov	r3, r2
 800514c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800514e:	897b      	ldrh	r3, [r7, #10]
 8005150:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005154:	7a7b      	ldrb	r3, [r7, #9]
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800515c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	4313      	orrs	r3, r2
 8005166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	0d5b      	lsrs	r3, r3, #21
 8005176:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800517a:	4b08      	ldr	r3, [pc, #32]	; (800519c <I2C_TransferConfig+0x60>)
 800517c:	430b      	orrs	r3, r1
 800517e:	43db      	mvns	r3, r3
 8005180:	ea02 0103 	and.w	r1, r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800518e:	bf00      	nop
 8005190:	371c      	adds	r7, #28
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	03ff63ff 	.word	0x03ff63ff

080051a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d138      	bne.n	8005228 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d101      	bne.n	80051c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80051c0:	2302      	movs	r3, #2
 80051c2:	e032      	b.n	800522a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	; 0x24
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0201 	bic.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6819      	ldr	r1, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	430a      	orrs	r2, r1
 8005202:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	e000      	b.n	800522a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005228:	2302      	movs	r3, #2
  }
}
 800522a:	4618      	mov	r0, r3
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005236:	b480      	push	{r7}
 8005238:	b085      	sub	sp, #20
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b20      	cmp	r3, #32
 800524a:	d139      	bne.n	80052c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005256:	2302      	movs	r3, #2
 8005258:	e033      	b.n	80052c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2224      	movs	r2, #36	; 0x24
 8005266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005288:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	021b      	lsls	r3, r3, #8
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80052bc:	2300      	movs	r3, #0
 80052be:	e000      	b.n	80052c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80052c0:	2302      	movs	r3, #2
  }
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr

080052ce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052d0:	b08f      	sub	sp, #60	; 0x3c
 80052d2:	af0a      	add	r7, sp, #40	; 0x28
 80052d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e116      	b.n	800550e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fd fa1e 	bl	800273c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2203      	movs	r2, #3
 8005304:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4618      	mov	r0, r3
 8005320:	f005 ffba 	bl	800b298 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	687e      	ldr	r6, [r7, #4]
 800532c:	466d      	mov	r5, sp
 800532e:	f106 0410 	add.w	r4, r6, #16
 8005332:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005334:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005338:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800533a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800533e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005342:	1d33      	adds	r3, r6, #4
 8005344:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005346:	6838      	ldr	r0, [r7, #0]
 8005348:	f005 ff38 	bl	800b1bc <USB_CoreInit>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d005      	beq.n	800535e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0d7      	b.n	800550e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2100      	movs	r1, #0
 8005364:	4618      	mov	r0, r3
 8005366:	f005 ffa8 	bl	800b2ba <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800536a:	2300      	movs	r3, #0
 800536c:	73fb      	strb	r3, [r7, #15]
 800536e:	e04a      	b.n	8005406 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005370:	7bfa      	ldrb	r2, [r7, #15]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	333d      	adds	r3, #61	; 0x3d
 8005380:	2201      	movs	r2, #1
 8005382:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005384:	7bfa      	ldrb	r2, [r7, #15]
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	1a9b      	subs	r3, r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	333c      	adds	r3, #60	; 0x3c
 8005394:	7bfa      	ldrb	r2, [r7, #15]
 8005396:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005398:	7bfa      	ldrb	r2, [r7, #15]
 800539a:	7bfb      	ldrb	r3, [r7, #15]
 800539c:	b298      	uxth	r0, r3
 800539e:	6879      	ldr	r1, [r7, #4]
 80053a0:	4613      	mov	r3, r2
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	1a9b      	subs	r3, r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	440b      	add	r3, r1
 80053aa:	3342      	adds	r3, #66	; 0x42
 80053ac:	4602      	mov	r2, r0
 80053ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80053b0:	7bfa      	ldrb	r2, [r7, #15]
 80053b2:	6879      	ldr	r1, [r7, #4]
 80053b4:	4613      	mov	r3, r2
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	1a9b      	subs	r3, r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	440b      	add	r3, r1
 80053be:	333f      	adds	r3, #63	; 0x3f
 80053c0:	2200      	movs	r2, #0
 80053c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80053c4:	7bfa      	ldrb	r2, [r7, #15]
 80053c6:	6879      	ldr	r1, [r7, #4]
 80053c8:	4613      	mov	r3, r2
 80053ca:	00db      	lsls	r3, r3, #3
 80053cc:	1a9b      	subs	r3, r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	440b      	add	r3, r1
 80053d2:	3344      	adds	r3, #68	; 0x44
 80053d4:	2200      	movs	r2, #0
 80053d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053d8:	7bfa      	ldrb	r2, [r7, #15]
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	4613      	mov	r3, r2
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	1a9b      	subs	r3, r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	3348      	adds	r3, #72	; 0x48
 80053e8:	2200      	movs	r2, #0
 80053ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053ec:	7bfa      	ldrb	r2, [r7, #15]
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	4613      	mov	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	1a9b      	subs	r3, r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	3350      	adds	r3, #80	; 0x50
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005400:	7bfb      	ldrb	r3, [r7, #15]
 8005402:	3301      	adds	r3, #1
 8005404:	73fb      	strb	r3, [r7, #15]
 8005406:	7bfa      	ldrb	r2, [r7, #15]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	429a      	cmp	r2, r3
 800540e:	d3af      	bcc.n	8005370 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005410:	2300      	movs	r3, #0
 8005412:	73fb      	strb	r3, [r7, #15]
 8005414:	e044      	b.n	80054a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005416:	7bfa      	ldrb	r2, [r7, #15]
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	4613      	mov	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	1a9b      	subs	r3, r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	440b      	add	r3, r1
 8005424:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005428:	2200      	movs	r2, #0
 800542a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800542c:	7bfa      	ldrb	r2, [r7, #15]
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	4613      	mov	r3, r2
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	1a9b      	subs	r3, r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800543e:	7bfa      	ldrb	r2, [r7, #15]
 8005440:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005442:	7bfa      	ldrb	r2, [r7, #15]
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	1a9b      	subs	r3, r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	440b      	add	r3, r1
 8005450:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005454:	2200      	movs	r2, #0
 8005456:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005458:	7bfa      	ldrb	r2, [r7, #15]
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	4613      	mov	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	1a9b      	subs	r3, r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800546e:	7bfa      	ldrb	r2, [r7, #15]
 8005470:	6879      	ldr	r1, [r7, #4]
 8005472:	4613      	mov	r3, r2
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	1a9b      	subs	r3, r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	440b      	add	r3, r1
 800547c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005480:	2200      	movs	r2, #0
 8005482:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005484:	7bfa      	ldrb	r2, [r7, #15]
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	4613      	mov	r3, r2
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	1a9b      	subs	r3, r3, r2
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	440b      	add	r3, r1
 8005492:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005496:	2200      	movs	r2, #0
 8005498:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800549a:	7bfb      	ldrb	r3, [r7, #15]
 800549c:	3301      	adds	r3, #1
 800549e:	73fb      	strb	r3, [r7, #15]
 80054a0:	7bfa      	ldrb	r2, [r7, #15]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d3b5      	bcc.n	8005416 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	687e      	ldr	r6, [r7, #4]
 80054b2:	466d      	mov	r5, sp
 80054b4:	f106 0410 	add.w	r4, r6, #16
 80054b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80054c8:	1d33      	adds	r3, r6, #4
 80054ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054cc:	6838      	ldr	r0, [r7, #0]
 80054ce:	f005 ff41 	bl	800b354 <USB_DevInit>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e014      	b.n	800550e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d102      	bne.n	8005502 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f80b 	bl	8005518 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	f006 f8fb 	bl	800b702 <USB_DevDisconnect>

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005518 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005546:	4b05      	ldr	r3, [pc, #20]	; (800555c <HAL_PCDEx_ActivateLPM+0x44>)
 8005548:	4313      	orrs	r3, r2
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3714      	adds	r7, #20
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	10000003 	.word	0x10000003

08005560 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005568:	4b19      	ldr	r3, [pc, #100]	; (80055d0 <HAL_PWREx_ConfigSupply+0x70>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b04      	cmp	r3, #4
 8005572:	d00a      	beq.n	800558a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005574:	4b16      	ldr	r3, [pc, #88]	; (80055d0 <HAL_PWREx_ConfigSupply+0x70>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	429a      	cmp	r2, r3
 8005580:	d001      	beq.n	8005586 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e01f      	b.n	80055c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005586:	2300      	movs	r3, #0
 8005588:	e01d      	b.n	80055c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800558a:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <HAL_PWREx_ConfigSupply+0x70>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f023 0207 	bic.w	r2, r3, #7
 8005592:	490f      	ldr	r1, [pc, #60]	; (80055d0 <HAL_PWREx_ConfigSupply+0x70>)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4313      	orrs	r3, r2
 8005598:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800559a:	f7fd faf5 	bl	8002b88 <HAL_GetTick>
 800559e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055a0:	e009      	b.n	80055b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80055a2:	f7fd faf1 	bl	8002b88 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055b0:	d901      	bls.n	80055b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e007      	b.n	80055c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055b6:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <HAL_PWREx_ConfigSupply+0x70>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055c2:	d1ee      	bne.n	80055a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	58024800 	.word	0x58024800

080055d4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80055d8:	4b05      	ldr	r3, [pc, #20]	; (80055f0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4a04      	ldr	r2, [pc, #16]	; (80055f0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80055de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055e2:	60d3      	str	r3, [r2, #12]
}
 80055e4:	bf00      	nop
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	58024800 	.word	0x58024800

080055f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b08c      	sub	sp, #48	; 0x30
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d102      	bne.n	8005608 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f000 bc1c 	b.w	8005e40 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 8087 	beq.w	8005724 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005616:	4b9e      	ldr	r3, [pc, #632]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800561e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005620:	4b9b      	ldr	r3, [pc, #620]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005624:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005628:	2b10      	cmp	r3, #16
 800562a:	d007      	beq.n	800563c <HAL_RCC_OscConfig+0x48>
 800562c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562e:	2b18      	cmp	r3, #24
 8005630:	d110      	bne.n	8005654 <HAL_RCC_OscConfig+0x60>
 8005632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005634:	f003 0303 	and.w	r3, r3, #3
 8005638:	2b02      	cmp	r3, #2
 800563a:	d10b      	bne.n	8005654 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800563c:	4b94      	ldr	r3, [pc, #592]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d06c      	beq.n	8005722 <HAL_RCC_OscConfig+0x12e>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d168      	bne.n	8005722 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e3f5      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800565c:	d106      	bne.n	800566c <HAL_RCC_OscConfig+0x78>
 800565e:	4b8c      	ldr	r3, [pc, #560]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a8b      	ldr	r2, [pc, #556]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	e02e      	b.n	80056ca <HAL_RCC_OscConfig+0xd6>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10c      	bne.n	800568e <HAL_RCC_OscConfig+0x9a>
 8005674:	4b86      	ldr	r3, [pc, #536]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a85      	ldr	r2, [pc, #532]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800567a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b83      	ldr	r3, [pc, #524]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a82      	ldr	r2, [pc, #520]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800568a:	6013      	str	r3, [r2, #0]
 800568c:	e01d      	b.n	80056ca <HAL_RCC_OscConfig+0xd6>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005696:	d10c      	bne.n	80056b2 <HAL_RCC_OscConfig+0xbe>
 8005698:	4b7d      	ldr	r3, [pc, #500]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a7c      	ldr	r2, [pc, #496]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800569e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	4b7a      	ldr	r3, [pc, #488]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a79      	ldr	r2, [pc, #484]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ae:	6013      	str	r3, [r2, #0]
 80056b0:	e00b      	b.n	80056ca <HAL_RCC_OscConfig+0xd6>
 80056b2:	4b77      	ldr	r3, [pc, #476]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a76      	ldr	r2, [pc, #472]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056bc:	6013      	str	r3, [r2, #0]
 80056be:	4b74      	ldr	r3, [pc, #464]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a73      	ldr	r2, [pc, #460]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056c8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d013      	beq.n	80056fa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d2:	f7fd fa59 	bl	8002b88 <HAL_GetTick>
 80056d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056d8:	e008      	b.n	80056ec <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056da:	f7fd fa55 	bl	8002b88 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b64      	cmp	r3, #100	; 0x64
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e3a9      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056ec:	4b68      	ldr	r3, [pc, #416]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f0      	beq.n	80056da <HAL_RCC_OscConfig+0xe6>
 80056f8:	e014      	b.n	8005724 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fa:	f7fd fa45 	bl	8002b88 <HAL_GetTick>
 80056fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005700:	e008      	b.n	8005714 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005702:	f7fd fa41 	bl	8002b88 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	2b64      	cmp	r3, #100	; 0x64
 800570e:	d901      	bls.n	8005714 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e395      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005714:	4b5e      	ldr	r3, [pc, #376]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1f0      	bne.n	8005702 <HAL_RCC_OscConfig+0x10e>
 8005720:	e000      	b.n	8005724 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005722:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0302 	and.w	r3, r3, #2
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80ca 	beq.w	80058c6 <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005732:	4b57      	ldr	r3, [pc, #348]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800573a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800573c:	4b54      	ldr	r3, [pc, #336]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800573e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005740:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d007      	beq.n	8005758 <HAL_RCC_OscConfig+0x164>
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	2b18      	cmp	r3, #24
 800574c:	d156      	bne.n	80057fc <HAL_RCC_OscConfig+0x208>
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	f003 0303 	and.w	r3, r3, #3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d151      	bne.n	80057fc <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005758:	4b4d      	ldr	r3, [pc, #308]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0304 	and.w	r3, r3, #4
 8005760:	2b00      	cmp	r3, #0
 8005762:	d005      	beq.n	8005770 <HAL_RCC_OscConfig+0x17c>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e367      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005770:	4b47      	ldr	r3, [pc, #284]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f023 0219 	bic.w	r2, r3, #25
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	4944      	ldr	r1, [pc, #272]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800577e:	4313      	orrs	r3, r2
 8005780:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005782:	f7fd fa01 	bl	8002b88 <HAL_GetTick>
 8005786:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800578a:	f7fd f9fd 	bl	8002b88 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e351      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800579c:	4b3c      	ldr	r3, [pc, #240]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0f0      	beq.n	800578a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057a8:	f7fd fa1e 	bl	8002be8 <HAL_GetREVID>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f241 0203 	movw	r2, #4099	; 0x1003
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d817      	bhi.n	80057e6 <HAL_RCC_OscConfig+0x1f2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	2b40      	cmp	r3, #64	; 0x40
 80057bc:	d108      	bne.n	80057d0 <HAL_RCC_OscConfig+0x1dc>
 80057be:	4b34      	ldr	r3, [pc, #208]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80057c6:	4a32      	ldr	r2, [pc, #200]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057cc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057ce:	e07a      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d0:	4b2f      	ldr	r3, [pc, #188]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	031b      	lsls	r3, r3, #12
 80057de:	492c      	ldr	r1, [pc, #176]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057e4:	e06f      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	4b2a      	ldr	r3, [pc, #168]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	061b      	lsls	r3, r3, #24
 80057f4:	4926      	ldr	r1, [pc, #152]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057fa:	e064      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d047      	beq.n	8005894 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005804:	4b22      	ldr	r3, [pc, #136]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f023 0219 	bic.w	r2, r3, #25
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	491f      	ldr	r1, [pc, #124]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005812:	4313      	orrs	r3, r2
 8005814:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005816:	f7fd f9b7 	bl	8002b88 <HAL_GetTick>
 800581a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800581c:	e008      	b.n	8005830 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800581e:	f7fd f9b3 	bl	8002b88 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e307      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005830:	4b17      	ldr	r3, [pc, #92]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	2b00      	cmp	r3, #0
 800583a:	d0f0      	beq.n	800581e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583c:	f7fd f9d4 	bl	8002be8 <HAL_GetREVID>
 8005840:	4603      	mov	r3, r0
 8005842:	f241 0203 	movw	r2, #4099	; 0x1003
 8005846:	4293      	cmp	r3, r2
 8005848:	d817      	bhi.n	800587a <HAL_RCC_OscConfig+0x286>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	2b40      	cmp	r3, #64	; 0x40
 8005850:	d108      	bne.n	8005864 <HAL_RCC_OscConfig+0x270>
 8005852:	4b0f      	ldr	r3, [pc, #60]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800585a:	4a0d      	ldr	r2, [pc, #52]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800585c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005860:	6053      	str	r3, [r2, #4]
 8005862:	e030      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
 8005864:	4b0a      	ldr	r3, [pc, #40]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	031b      	lsls	r3, r3, #12
 8005872:	4907      	ldr	r1, [pc, #28]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 8005874:	4313      	orrs	r3, r2
 8005876:	604b      	str	r3, [r1, #4]
 8005878:	e025      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
 800587a:	4b05      	ldr	r3, [pc, #20]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	061b      	lsls	r3, r3, #24
 8005888:	4901      	ldr	r1, [pc, #4]	; (8005890 <HAL_RCC_OscConfig+0x29c>)
 800588a:	4313      	orrs	r3, r2
 800588c:	604b      	str	r3, [r1, #4]
 800588e:	e01a      	b.n	80058c6 <HAL_RCC_OscConfig+0x2d2>
 8005890:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005894:	4b9e      	ldr	r3, [pc, #632]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a9d      	ldr	r2, [pc, #628]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 800589a:	f023 0301 	bic.w	r3, r3, #1
 800589e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a0:	f7fd f972 	bl	8002b88 <HAL_GetTick>
 80058a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058a8:	f7fd f96e 	bl	8002b88 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e2c2      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058ba:	4b95      	ldr	r3, [pc, #596]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0304 	and.w	r3, r3, #4
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1f0      	bne.n	80058a8 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0310 	and.w	r3, r3, #16
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 80a9 	beq.w	8005a26 <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058d4:	4b8e      	ldr	r3, [pc, #568]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058dc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058de:	4b8c      	ldr	r3, [pc, #560]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80058e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e2:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	2b08      	cmp	r3, #8
 80058e8:	d007      	beq.n	80058fa <HAL_RCC_OscConfig+0x306>
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	2b18      	cmp	r3, #24
 80058ee:	d13a      	bne.n	8005966 <HAL_RCC_OscConfig+0x372>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d135      	bne.n	8005966 <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80058fa:	4b85      	ldr	r3, [pc, #532]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005902:	2b00      	cmp	r3, #0
 8005904:	d005      	beq.n	8005912 <HAL_RCC_OscConfig+0x31e>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	69db      	ldr	r3, [r3, #28]
 800590a:	2b80      	cmp	r3, #128	; 0x80
 800590c:	d001      	beq.n	8005912 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e296      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005912:	f7fd f969 	bl	8002be8 <HAL_GetREVID>
 8005916:	4603      	mov	r3, r0
 8005918:	f241 0203 	movw	r2, #4099	; 0x1003
 800591c:	4293      	cmp	r3, r2
 800591e:	d817      	bhi.n	8005950 <HAL_RCC_OscConfig+0x35c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	2b20      	cmp	r3, #32
 8005926:	d108      	bne.n	800593a <HAL_RCC_OscConfig+0x346>
 8005928:	4b79      	ldr	r3, [pc, #484]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005930:	4a77      	ldr	r2, [pc, #476]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005932:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005936:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005938:	e075      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800593a:	4b75      	ldr	r3, [pc, #468]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	069b      	lsls	r3, r3, #26
 8005948:	4971      	ldr	r1, [pc, #452]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 800594a:	4313      	orrs	r3, r2
 800594c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800594e:	e06a      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005950:	4b6f      	ldr	r3, [pc, #444]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	061b      	lsls	r3, r3, #24
 800595e:	496c      	ldr	r1, [pc, #432]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005960:	4313      	orrs	r3, r2
 8005962:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005964:	e05f      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d042      	beq.n	80059f4 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800596e:	4b68      	ldr	r3, [pc, #416]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a67      	ldr	r2, [pc, #412]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597a:	f7fd f905 	bl	8002b88 <HAL_GetTick>
 800597e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005980:	e008      	b.n	8005994 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005982:	f7fd f901 	bl	8002b88 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e255      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005994:	4b5e      	ldr	r3, [pc, #376]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f0      	beq.n	8005982 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059a0:	f7fd f922 	bl	8002be8 <HAL_GetREVID>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f241 0203 	movw	r2, #4099	; 0x1003
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d817      	bhi.n	80059de <HAL_RCC_OscConfig+0x3ea>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	2b20      	cmp	r3, #32
 80059b4:	d108      	bne.n	80059c8 <HAL_RCC_OscConfig+0x3d4>
 80059b6:	4b56      	ldr	r3, [pc, #344]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80059be:	4a54      	ldr	r2, [pc, #336]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059c4:	6053      	str	r3, [r2, #4]
 80059c6:	e02e      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
 80059c8:	4b51      	ldr	r3, [pc, #324]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	069b      	lsls	r3, r3, #26
 80059d6:	494e      	ldr	r1, [pc, #312]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	604b      	str	r3, [r1, #4]
 80059dc:	e023      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
 80059de:	4b4c      	ldr	r3, [pc, #304]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	061b      	lsls	r3, r3, #24
 80059ec:	4948      	ldr	r1, [pc, #288]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60cb      	str	r3, [r1, #12]
 80059f2:	e018      	b.n	8005a26 <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80059f4:	4b46      	ldr	r3, [pc, #280]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a45      	ldr	r2, [pc, #276]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 80059fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a00:	f7fd f8c2 	bl	8002b88 <HAL_GetTick>
 8005a04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005a08:	f7fd f8be 	bl	8002b88 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e212      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005a1a:	4b3d      	ldr	r3, [pc, #244]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1f0      	bne.n	8005a08 <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0308 	and.w	r3, r3, #8
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d036      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d019      	beq.n	8005a6e <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a3a:	4b35      	ldr	r3, [pc, #212]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a3e:	4a34      	ldr	r2, [pc, #208]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a40:	f043 0301 	orr.w	r3, r3, #1
 8005a44:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a46:	f7fd f89f 	bl	8002b88 <HAL_GetTick>
 8005a4a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a4e:	f7fd f89b 	bl	8002b88 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e1ef      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005a60:	4b2b      	ldr	r3, [pc, #172]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0f0      	beq.n	8005a4e <HAL_RCC_OscConfig+0x45a>
 8005a6c:	e018      	b.n	8005aa0 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a6e:	4b28      	ldr	r3, [pc, #160]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a72:	4a27      	ldr	r2, [pc, #156]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a7a:	f7fd f885 	bl	8002b88 <HAL_GetTick>
 8005a7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a82:	f7fd f881 	bl	8002b88 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e1d5      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a94:	4b1e      	ldr	r3, [pc, #120]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1f0      	bne.n	8005a82 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0320 	and.w	r3, r3, #32
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d039      	beq.n	8005b20 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d019      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ab4:	4b16      	ldr	r3, [pc, #88]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a15      	ldr	r2, [pc, #84]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005aba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005abe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005ac0:	f7fd f862 	bl	8002b88 <HAL_GetTick>
 8005ac4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005ac8:	f7fd f85e 	bl	8002b88 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e1b2      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ada:	4b0d      	ldr	r3, [pc, #52]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f0      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x4d4>
 8005ae6:	e01b      	b.n	8005b20 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ae8:	4b09      	ldr	r3, [pc, #36]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a08      	ldr	r2, [pc, #32]	; (8005b10 <HAL_RCC_OscConfig+0x51c>)
 8005aee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005af2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005af4:	f7fd f848 	bl	8002b88 <HAL_GetTick>
 8005af8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005afa:	e00b      	b.n	8005b14 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005afc:	f7fd f844 	bl	8002b88 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d904      	bls.n	8005b14 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e198      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
 8005b0e:	bf00      	nop
 8005b10:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005b14:	4ba3      	ldr	r3, [pc, #652]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1ed      	bne.n	8005afc <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0304 	and.w	r3, r3, #4
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 8081 	beq.w	8005c30 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005b2e:	4b9e      	ldr	r3, [pc, #632]	; (8005da8 <HAL_RCC_OscConfig+0x7b4>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a9d      	ldr	r2, [pc, #628]	; (8005da8 <HAL_RCC_OscConfig+0x7b4>)
 8005b34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b3a:	f7fd f825 	bl	8002b88 <HAL_GetTick>
 8005b3e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b40:	e008      	b.n	8005b54 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b42:	f7fd f821 	bl	8002b88 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b64      	cmp	r3, #100	; 0x64
 8005b4e:	d901      	bls.n	8005b54 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e175      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b54:	4b94      	ldr	r3, [pc, #592]	; (8005da8 <HAL_RCC_OscConfig+0x7b4>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d0f0      	beq.n	8005b42 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d106      	bne.n	8005b76 <HAL_RCC_OscConfig+0x582>
 8005b68:	4b8e      	ldr	r3, [pc, #568]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6c:	4a8d      	ldr	r2, [pc, #564]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b6e:	f043 0301 	orr.w	r3, r3, #1
 8005b72:	6713      	str	r3, [r2, #112]	; 0x70
 8005b74:	e02d      	b.n	8005bd2 <HAL_RCC_OscConfig+0x5de>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10c      	bne.n	8005b98 <HAL_RCC_OscConfig+0x5a4>
 8005b7e:	4b89      	ldr	r3, [pc, #548]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b82:	4a88      	ldr	r2, [pc, #544]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b84:	f023 0301 	bic.w	r3, r3, #1
 8005b88:	6713      	str	r3, [r2, #112]	; 0x70
 8005b8a:	4b86      	ldr	r3, [pc, #536]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b8e:	4a85      	ldr	r2, [pc, #532]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005b90:	f023 0304 	bic.w	r3, r3, #4
 8005b94:	6713      	str	r3, [r2, #112]	; 0x70
 8005b96:	e01c      	b.n	8005bd2 <HAL_RCC_OscConfig+0x5de>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b05      	cmp	r3, #5
 8005b9e:	d10c      	bne.n	8005bba <HAL_RCC_OscConfig+0x5c6>
 8005ba0:	4b80      	ldr	r3, [pc, #512]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba4:	4a7f      	ldr	r2, [pc, #508]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005ba6:	f043 0304 	orr.w	r3, r3, #4
 8005baa:	6713      	str	r3, [r2, #112]	; 0x70
 8005bac:	4b7d      	ldr	r3, [pc, #500]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb0:	4a7c      	ldr	r2, [pc, #496]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bb2:	f043 0301 	orr.w	r3, r3, #1
 8005bb6:	6713      	str	r3, [r2, #112]	; 0x70
 8005bb8:	e00b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x5de>
 8005bba:	4b7a      	ldr	r3, [pc, #488]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bbe:	4a79      	ldr	r2, [pc, #484]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bc0:	f023 0301 	bic.w	r3, r3, #1
 8005bc4:	6713      	str	r3, [r2, #112]	; 0x70
 8005bc6:	4b77      	ldr	r3, [pc, #476]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bca:	4a76      	ldr	r2, [pc, #472]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bcc:	f023 0304 	bic.w	r3, r3, #4
 8005bd0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d015      	beq.n	8005c06 <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bda:	f7fc ffd5 	bl	8002b88 <HAL_GetTick>
 8005bde:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005be0:	e00a      	b.n	8005bf8 <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005be2:	f7fc ffd1 	bl	8002b88 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e123      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005bf8:	4b6a      	ldr	r3, [pc, #424]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0ee      	beq.n	8005be2 <HAL_RCC_OscConfig+0x5ee>
 8005c04:	e014      	b.n	8005c30 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c06:	f7fc ffbf 	bl	8002b88 <HAL_GetTick>
 8005c0a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c0c:	e00a      	b.n	8005c24 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c0e:	f7fc ffbb 	bl	8002b88 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e10d      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c24:	4b5f      	ldr	r3, [pc, #380]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c28:	f003 0302 	and.w	r3, r3, #2
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1ee      	bne.n	8005c0e <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8102 	beq.w	8005e3e <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005c3a:	4b5a      	ldr	r3, [pc, #360]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c42:	2b18      	cmp	r3, #24
 8005c44:	f000 80bd 	beq.w	8005dc2 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	f040 8095 	bne.w	8005d7c <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c52:	4b54      	ldr	r3, [pc, #336]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a53      	ldr	r2, [pc, #332]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c5e:	f7fc ff93 	bl	8002b88 <HAL_GetTick>
 8005c62:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c64:	e008      	b.n	8005c78 <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c66:	f7fc ff8f 	bl	8002b88 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d901      	bls.n	8005c78 <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e0e3      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c78:	4b4a      	ldr	r3, [pc, #296]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1f0      	bne.n	8005c66 <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c84:	4b47      	ldr	r3, [pc, #284]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c88:	4b48      	ldr	r3, [pc, #288]	; (8005dac <HAL_RCC_OscConfig+0x7b8>)
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005c94:	0112      	lsls	r2, r2, #4
 8005c96:	430a      	orrs	r2, r1
 8005c98:	4942      	ldr	r1, [pc, #264]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	628b      	str	r3, [r1, #40]	; 0x28
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cac:	3b01      	subs	r3, #1
 8005cae:	025b      	lsls	r3, r3, #9
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	041b      	lsls	r3, r3, #16
 8005cbc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	061b      	lsls	r3, r3, #24
 8005cca:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005cce:	4935      	ldr	r1, [pc, #212]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005cd4:	4b33      	ldr	r3, [pc, #204]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd8:	4a32      	ldr	r2, [pc, #200]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005cda:	f023 0301 	bic.w	r3, r3, #1
 8005cde:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005ce0:	4b30      	ldr	r3, [pc, #192]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005ce2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ce4:	4b32      	ldr	r3, [pc, #200]	; (8005db0 <HAL_RCC_OscConfig+0x7bc>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005cec:	00d2      	lsls	r2, r2, #3
 8005cee:	492d      	ldr	r1, [pc, #180]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005cf4:	4b2b      	ldr	r3, [pc, #172]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf8:	f023 020c 	bic.w	r2, r3, #12
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d00:	4928      	ldr	r1, [pc, #160]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005d06:	4b27      	ldr	r3, [pc, #156]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0a:	f023 0202 	bic.w	r2, r3, #2
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d12:	4924      	ldr	r1, [pc, #144]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005d18:	4b22      	ldr	r3, [pc, #136]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1c:	4a21      	ldr	r2, [pc, #132]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d24:	4b1f      	ldr	r3, [pc, #124]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	4a1e      	ldr	r2, [pc, #120]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005d30:	4b1c      	ldr	r3, [pc, #112]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d34:	4a1b      	ldr	r2, [pc, #108]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005d3c:	4b19      	ldr	r3, [pc, #100]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	4a18      	ldr	r2, [pc, #96]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d42:	f043 0301 	orr.w	r3, r3, #1
 8005d46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d48:	4b16      	ldr	r3, [pc, #88]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d54:	f7fc ff18 	bl	8002b88 <HAL_GetTick>
 8005d58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005d5a:	e008      	b.n	8005d6e <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d5c:	f7fc ff14 	bl	8002b88 <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e068      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005d6e:	4b0d      	ldr	r3, [pc, #52]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0f0      	beq.n	8005d5c <HAL_RCC_OscConfig+0x768>
 8005d7a:	e060      	b.n	8005e3e <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d7c:	4b09      	ldr	r3, [pc, #36]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a08      	ldr	r2, [pc, #32]	; (8005da4 <HAL_RCC_OscConfig+0x7b0>)
 8005d82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d88:	f7fc fefe 	bl	8002b88 <HAL_GetTick>
 8005d8c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d8e:	e011      	b.n	8005db4 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d90:	f7fc fefa 	bl	8002b88 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d90a      	bls.n	8005db4 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e04e      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
 8005da2:	bf00      	nop
 8005da4:	58024400 	.word	0x58024400
 8005da8:	58024800 	.word	0x58024800
 8005dac:	fffffc0c 	.word	0xfffffc0c
 8005db0:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005db4:	4b24      	ldr	r3, [pc, #144]	; (8005e48 <HAL_RCC_OscConfig+0x854>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1e7      	bne.n	8005d90 <HAL_RCC_OscConfig+0x79c>
 8005dc0:	e03d      	b.n	8005e3e <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005dc2:	4b21      	ldr	r3, [pc, #132]	; (8005e48 <HAL_RCC_OscConfig+0x854>)
 8005dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005dc8:	4b1f      	ldr	r3, [pc, #124]	; (8005e48 <HAL_RCC_OscConfig+0x854>)
 8005dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dcc:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d031      	beq.n	8005e3a <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f003 0203 	and.w	r2, r3, #3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d12a      	bne.n	8005e3a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	091b      	lsrs	r3, r3, #4
 8005de8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d122      	bne.n	8005e3a <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfe:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d11a      	bne.n	8005e3a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	0a5b      	lsrs	r3, r3, #9
 8005e08:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e10:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d111      	bne.n	8005e3a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	0c1b      	lsrs	r3, r3, #16
 8005e1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e22:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d108      	bne.n	8005e3a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	0e1b      	lsrs	r3, r3, #24
 8005e2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e34:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d001      	beq.n	8005e3e <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e000      	b.n	8005e40 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3730      	adds	r7, #48	; 0x30
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	58024400 	.word	0x58024400

08005e4c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e19c      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e60:	4b8a      	ldr	r3, [pc, #552]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d910      	bls.n	8005e90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e6e:	4b87      	ldr	r3, [pc, #540]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f023 020f 	bic.w	r2, r3, #15
 8005e76:	4985      	ldr	r1, [pc, #532]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e7e:	4b83      	ldr	r3, [pc, #524]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 030f 	and.w	r3, r3, #15
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d001      	beq.n	8005e90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e184      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0304 	and.w	r3, r3, #4
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d010      	beq.n	8005ebe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691a      	ldr	r2, [r3, #16]
 8005ea0:	4b7b      	ldr	r3, [pc, #492]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d908      	bls.n	8005ebe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005eac:	4b78      	ldr	r3, [pc, #480]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	4975      	ldr	r1, [pc, #468]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d010      	beq.n	8005eec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	695a      	ldr	r2, [r3, #20]
 8005ece:	4b70      	ldr	r3, [pc, #448]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d908      	bls.n	8005eec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005eda:	4b6d      	ldr	r3, [pc, #436]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	496a      	ldr	r1, [pc, #424]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d010      	beq.n	8005f1a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	699a      	ldr	r2, [r3, #24]
 8005efc:	4b64      	ldr	r3, [pc, #400]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d908      	bls.n	8005f1a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005f08:	4b61      	ldr	r3, [pc, #388]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	495e      	ldr	r1, [pc, #376]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0320 	and.w	r3, r3, #32
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d010      	beq.n	8005f48 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	69da      	ldr	r2, [r3, #28]
 8005f2a:	4b59      	ldr	r3, [pc, #356]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d908      	bls.n	8005f48 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005f36:	4b56      	ldr	r3, [pc, #344]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	4953      	ldr	r1, [pc, #332]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d010      	beq.n	8005f76 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	4b4d      	ldr	r3, [pc, #308]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d908      	bls.n	8005f76 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f64:	4b4a      	ldr	r3, [pc, #296]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f66:	699b      	ldr	r3, [r3, #24]
 8005f68:	f023 020f 	bic.w	r2, r3, #15
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	4947      	ldr	r1, [pc, #284]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d055      	beq.n	800602e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005f82:	4b43      	ldr	r3, [pc, #268]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	4940      	ldr	r1, [pc, #256]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d107      	bne.n	8005fac <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f9c:	4b3c      	ldr	r3, [pc, #240]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d121      	bne.n	8005fec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e0f6      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	2b03      	cmp	r3, #3
 8005fb2:	d107      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fb4:	4b36      	ldr	r3, [pc, #216]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d115      	bne.n	8005fec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0ea      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d107      	bne.n	8005fdc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005fcc:	4b30      	ldr	r3, [pc, #192]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d109      	bne.n	8005fec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e0de      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fdc:	4b2c      	ldr	r3, [pc, #176]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e0d6      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fec:	4b28      	ldr	r3, [pc, #160]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	f023 0207 	bic.w	r2, r3, #7
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	4925      	ldr	r1, [pc, #148]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ffe:	f7fc fdc3 	bl	8002b88 <HAL_GetTick>
 8006002:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006004:	e00a      	b.n	800601c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006006:	f7fc fdbf 	bl	8002b88 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	f241 3288 	movw	r2, #5000	; 0x1388
 8006014:	4293      	cmp	r3, r2
 8006016:	d901      	bls.n	800601c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e0be      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800601c:	4b1c      	ldr	r3, [pc, #112]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	00db      	lsls	r3, r3, #3
 800602a:	429a      	cmp	r2, r3
 800602c:	d1eb      	bne.n	8006006 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d010      	beq.n	800605c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	4b14      	ldr	r3, [pc, #80]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	f003 030f 	and.w	r3, r3, #15
 8006046:	429a      	cmp	r2, r3
 8006048:	d208      	bcs.n	800605c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800604a:	4b11      	ldr	r3, [pc, #68]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	f023 020f 	bic.w	r2, r3, #15
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	490e      	ldr	r1, [pc, #56]	; (8006090 <HAL_RCC_ClockConfig+0x244>)
 8006058:	4313      	orrs	r3, r2
 800605a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800605c:	4b0b      	ldr	r3, [pc, #44]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 030f 	and.w	r3, r3, #15
 8006064:	683a      	ldr	r2, [r7, #0]
 8006066:	429a      	cmp	r2, r3
 8006068:	d214      	bcs.n	8006094 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800606a:	4b08      	ldr	r3, [pc, #32]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f023 020f 	bic.w	r2, r3, #15
 8006072:	4906      	ldr	r1, [pc, #24]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	4313      	orrs	r3, r2
 8006078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800607a:	4b04      	ldr	r3, [pc, #16]	; (800608c <HAL_RCC_ClockConfig+0x240>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 030f 	and.w	r3, r3, #15
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	429a      	cmp	r2, r3
 8006086:	d005      	beq.n	8006094 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e086      	b.n	800619a <HAL_RCC_ClockConfig+0x34e>
 800608c:	52002000 	.word	0x52002000
 8006090:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0304 	and.w	r3, r3, #4
 800609c:	2b00      	cmp	r3, #0
 800609e:	d010      	beq.n	80060c2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691a      	ldr	r2, [r3, #16]
 80060a4:	4b3f      	ldr	r3, [pc, #252]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d208      	bcs.n	80060c2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80060b0:	4b3c      	ldr	r3, [pc, #240]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	4939      	ldr	r1, [pc, #228]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0308 	and.w	r3, r3, #8
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d010      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	695a      	ldr	r2, [r3, #20]
 80060d2:	4b34      	ldr	r3, [pc, #208]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060d4:	69db      	ldr	r3, [r3, #28]
 80060d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060da:	429a      	cmp	r2, r3
 80060dc:	d208      	bcs.n	80060f0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80060de:	4b31      	ldr	r3, [pc, #196]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	492e      	ldr	r1, [pc, #184]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0310 	and.w	r3, r3, #16
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d010      	beq.n	800611e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699a      	ldr	r2, [r3, #24]
 8006100:	4b28      	ldr	r3, [pc, #160]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 8006102:	69db      	ldr	r3, [r3, #28]
 8006104:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006108:	429a      	cmp	r2, r3
 800610a:	d208      	bcs.n	800611e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800610c:	4b25      	ldr	r3, [pc, #148]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	4922      	ldr	r1, [pc, #136]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 800611a:	4313      	orrs	r3, r2
 800611c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0320 	and.w	r3, r3, #32
 8006126:	2b00      	cmp	r3, #0
 8006128:	d010      	beq.n	800614c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69da      	ldr	r2, [r3, #28]
 800612e:	4b1d      	ldr	r3, [pc, #116]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006136:	429a      	cmp	r2, r3
 8006138:	d208      	bcs.n	800614c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800613a:	4b1a      	ldr	r3, [pc, #104]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	4917      	ldr	r1, [pc, #92]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 8006148:	4313      	orrs	r3, r2
 800614a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800614c:	f000 f834 	bl	80061b8 <HAL_RCC_GetSysClockFreq>
 8006150:	4602      	mov	r2, r0
 8006152:	4b14      	ldr	r3, [pc, #80]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	0a1b      	lsrs	r3, r3, #8
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	4912      	ldr	r1, [pc, #72]	; (80061a8 <HAL_RCC_ClockConfig+0x35c>)
 800615e:	5ccb      	ldrb	r3, [r1, r3]
 8006160:	f003 031f 	and.w	r3, r3, #31
 8006164:	fa22 f303 	lsr.w	r3, r2, r3
 8006168:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800616a:	4b0e      	ldr	r3, [pc, #56]	; (80061a4 <HAL_RCC_ClockConfig+0x358>)
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	f003 030f 	and.w	r3, r3, #15
 8006172:	4a0d      	ldr	r2, [pc, #52]	; (80061a8 <HAL_RCC_ClockConfig+0x35c>)
 8006174:	5cd3      	ldrb	r3, [r2, r3]
 8006176:	f003 031f 	and.w	r3, r3, #31
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	fa22 f303 	lsr.w	r3, r2, r3
 8006180:	4a0a      	ldr	r2, [pc, #40]	; (80061ac <HAL_RCC_ClockConfig+0x360>)
 8006182:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006184:	4a0a      	ldr	r2, [pc, #40]	; (80061b0 <HAL_RCC_ClockConfig+0x364>)
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800618a:	4b0a      	ldr	r3, [pc, #40]	; (80061b4 <HAL_RCC_ClockConfig+0x368>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4618      	mov	r0, r3
 8006190:	f7fc fcb0 	bl	8002af4 <HAL_InitTick>
 8006194:	4603      	mov	r3, r0
 8006196:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006198:	7bfb      	ldrb	r3, [r7, #15]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	58024400 	.word	0x58024400
 80061a8:	0800c9dc 	.word	0x0800c9dc
 80061ac:	24000010 	.word	0x24000010
 80061b0:	2400000c 	.word	0x2400000c
 80061b4:	24000014 	.word	0x24000014

080061b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b089      	sub	sp, #36	; 0x24
 80061bc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061be:	4bb3      	ldr	r3, [pc, #716]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80061c6:	2b18      	cmp	r3, #24
 80061c8:	f200 8155 	bhi.w	8006476 <HAL_RCC_GetSysClockFreq+0x2be>
 80061cc:	a201      	add	r2, pc, #4	; (adr r2, 80061d4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80061ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d2:	bf00      	nop
 80061d4:	08006239 	.word	0x08006239
 80061d8:	08006477 	.word	0x08006477
 80061dc:	08006477 	.word	0x08006477
 80061e0:	08006477 	.word	0x08006477
 80061e4:	08006477 	.word	0x08006477
 80061e8:	08006477 	.word	0x08006477
 80061ec:	08006477 	.word	0x08006477
 80061f0:	08006477 	.word	0x08006477
 80061f4:	0800625f 	.word	0x0800625f
 80061f8:	08006477 	.word	0x08006477
 80061fc:	08006477 	.word	0x08006477
 8006200:	08006477 	.word	0x08006477
 8006204:	08006477 	.word	0x08006477
 8006208:	08006477 	.word	0x08006477
 800620c:	08006477 	.word	0x08006477
 8006210:	08006477 	.word	0x08006477
 8006214:	08006265 	.word	0x08006265
 8006218:	08006477 	.word	0x08006477
 800621c:	08006477 	.word	0x08006477
 8006220:	08006477 	.word	0x08006477
 8006224:	08006477 	.word	0x08006477
 8006228:	08006477 	.word	0x08006477
 800622c:	08006477 	.word	0x08006477
 8006230:	08006477 	.word	0x08006477
 8006234:	0800626b 	.word	0x0800626b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006238:	4b94      	ldr	r3, [pc, #592]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0320 	and.w	r3, r3, #32
 8006240:	2b00      	cmp	r3, #0
 8006242:	d009      	beq.n	8006258 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006244:	4b91      	ldr	r3, [pc, #580]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	08db      	lsrs	r3, r3, #3
 800624a:	f003 0303 	and.w	r3, r3, #3
 800624e:	4a90      	ldr	r2, [pc, #576]	; (8006490 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006250:	fa22 f303 	lsr.w	r3, r2, r3
 8006254:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006256:	e111      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006258:	4b8d      	ldr	r3, [pc, #564]	; (8006490 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800625a:	61bb      	str	r3, [r7, #24]
    break;
 800625c:	e10e      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800625e:	4b8d      	ldr	r3, [pc, #564]	; (8006494 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006260:	61bb      	str	r3, [r7, #24]
    break;
 8006262:	e10b      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006264:	4b8c      	ldr	r3, [pc, #560]	; (8006498 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006266:	61bb      	str	r3, [r7, #24]
    break;
 8006268:	e108      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800626a:	4b88      	ldr	r3, [pc, #544]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800626c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006274:	4b85      	ldr	r3, [pc, #532]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006278:	091b      	lsrs	r3, r3, #4
 800627a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800627e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006280:	4b82      	ldr	r3, [pc, #520]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800628a:	4b80      	ldr	r3, [pc, #512]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800628c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800628e:	08db      	lsrs	r3, r3, #3
 8006290:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	fb02 f303 	mul.w	r3, r2, r3
 800629a:	ee07 3a90 	vmov	s15, r3
 800629e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80e1 	beq.w	8006470 <HAL_RCC_GetSysClockFreq+0x2b8>
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	f000 8083 	beq.w	80063bc <HAL_RCC_GetSysClockFreq+0x204>
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	f200 80a1 	bhi.w	8006400 <HAL_RCC_GetSysClockFreq+0x248>
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d003      	beq.n	80062cc <HAL_RCC_GetSysClockFreq+0x114>
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d056      	beq.n	8006378 <HAL_RCC_GetSysClockFreq+0x1c0>
 80062ca:	e099      	b.n	8006400 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062cc:	4b6f      	ldr	r3, [pc, #444]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0320 	and.w	r3, r3, #32
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d02d      	beq.n	8006334 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80062d8:	4b6c      	ldr	r3, [pc, #432]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	08db      	lsrs	r3, r3, #3
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	4a6b      	ldr	r2, [pc, #428]	; (8006490 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80062e4:	fa22 f303 	lsr.w	r3, r2, r3
 80062e8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	ee07 3a90 	vmov	s15, r3
 80062f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006302:	4b62      	ldr	r3, [pc, #392]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800630a:	ee07 3a90 	vmov	s15, r3
 800630e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006312:	ed97 6a02 	vldr	s12, [r7, #8]
 8006316:	eddf 5a61 	vldr	s11, [pc, #388]	; 800649c <HAL_RCC_GetSysClockFreq+0x2e4>
 800631a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800631e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006322:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800632a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800632e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006332:	e087      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	ee07 3a90 	vmov	s15, r3
 800633a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800633e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80064a0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006346:	4b51      	ldr	r3, [pc, #324]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634e:	ee07 3a90 	vmov	s15, r3
 8006352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006356:	ed97 6a02 	vldr	s12, [r7, #8]
 800635a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800649c <HAL_RCC_GetSysClockFreq+0x2e4>
 800635e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006366:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800636a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800636e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006372:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006376:	e065      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	ee07 3a90 	vmov	s15, r3
 800637e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006382:	eddf 6a48 	vldr	s13, [pc, #288]	; 80064a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638a:	4b40      	ldr	r3, [pc, #256]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006392:	ee07 3a90 	vmov	s15, r3
 8006396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800639a:	ed97 6a02 	vldr	s12, [r7, #8]
 800639e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800649c <HAL_RCC_GetSysClockFreq+0x2e4>
 80063a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ba:	e043      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c6:	eddf 6a38 	vldr	s13, [pc, #224]	; 80064a8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80063ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ce:	4b2f      	ldr	r3, [pc, #188]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063de:	ed97 6a02 	vldr	s12, [r7, #8]
 80063e2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800649c <HAL_RCC_GetSysClockFreq+0x2e4>
 80063e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063fe:	e021      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80064a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800640e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006412:	4b1e      	ldr	r3, [pc, #120]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800641a:	ee07 3a90 	vmov	s15, r3
 800641e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006422:	ed97 6a02 	vldr	s12, [r7, #8]
 8006426:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800649c <HAL_RCC_GetSysClockFreq+0x2e4>
 800642a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800642e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006432:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800643a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006442:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006444:	4b11      	ldr	r3, [pc, #68]	; (800648c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006448:	0a5b      	lsrs	r3, r3, #9
 800644a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800644e:	3301      	adds	r3, #1
 8006450:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	ee07 3a90 	vmov	s15, r3
 8006458:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800645c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006468:	ee17 3a90 	vmov	r3, s15
 800646c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800646e:	e005      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006470:	2300      	movs	r3, #0
 8006472:	61bb      	str	r3, [r7, #24]
    break;
 8006474:	e002      	b.n	800647c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006476:	4b07      	ldr	r3, [pc, #28]	; (8006494 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006478:	61bb      	str	r3, [r7, #24]
    break;
 800647a:	bf00      	nop
  }

  return sysclockfreq;
 800647c:	69bb      	ldr	r3, [r7, #24]
}
 800647e:	4618      	mov	r0, r3
 8006480:	3724      	adds	r7, #36	; 0x24
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	58024400 	.word	0x58024400
 8006490:	03d09000 	.word	0x03d09000
 8006494:	003d0900 	.word	0x003d0900
 8006498:	007a1200 	.word	0x007a1200
 800649c:	46000000 	.word	0x46000000
 80064a0:	4c742400 	.word	0x4c742400
 80064a4:	4a742400 	.word	0x4a742400
 80064a8:	4af42400 	.word	0x4af42400

080064ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80064b2:	f7ff fe81 	bl	80061b8 <HAL_RCC_GetSysClockFreq>
 80064b6:	4602      	mov	r2, r0
 80064b8:	4b10      	ldr	r3, [pc, #64]	; (80064fc <HAL_RCC_GetHCLKFreq+0x50>)
 80064ba:	699b      	ldr	r3, [r3, #24]
 80064bc:	0a1b      	lsrs	r3, r3, #8
 80064be:	f003 030f 	and.w	r3, r3, #15
 80064c2:	490f      	ldr	r1, [pc, #60]	; (8006500 <HAL_RCC_GetHCLKFreq+0x54>)
 80064c4:	5ccb      	ldrb	r3, [r1, r3]
 80064c6:	f003 031f 	and.w	r3, r3, #31
 80064ca:	fa22 f303 	lsr.w	r3, r2, r3
 80064ce:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80064d0:	4b0a      	ldr	r3, [pc, #40]	; (80064fc <HAL_RCC_GetHCLKFreq+0x50>)
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	4a09      	ldr	r2, [pc, #36]	; (8006500 <HAL_RCC_GetHCLKFreq+0x54>)
 80064da:	5cd3      	ldrb	r3, [r2, r3]
 80064dc:	f003 031f 	and.w	r3, r3, #31
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	fa22 f303 	lsr.w	r3, r2, r3
 80064e6:	4a07      	ldr	r2, [pc, #28]	; (8006504 <HAL_RCC_GetHCLKFreq+0x58>)
 80064e8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80064ea:	4a07      	ldr	r2, [pc, #28]	; (8006508 <HAL_RCC_GetHCLKFreq+0x5c>)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80064f0:	4b04      	ldr	r3, [pc, #16]	; (8006504 <HAL_RCC_GetHCLKFreq+0x58>)
 80064f2:	681b      	ldr	r3, [r3, #0]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3708      	adds	r7, #8
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	58024400 	.word	0x58024400
 8006500:	0800c9dc 	.word	0x0800c9dc
 8006504:	24000010 	.word	0x24000010
 8006508:	2400000c 	.word	0x2400000c

0800650c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006510:	f7ff ffcc 	bl	80064ac <HAL_RCC_GetHCLKFreq>
 8006514:	4602      	mov	r2, r0
 8006516:	4b06      	ldr	r3, [pc, #24]	; (8006530 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006518:	69db      	ldr	r3, [r3, #28]
 800651a:	091b      	lsrs	r3, r3, #4
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	4904      	ldr	r1, [pc, #16]	; (8006534 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006522:	5ccb      	ldrb	r3, [r1, r3]
 8006524:	f003 031f 	and.w	r3, r3, #31
 8006528:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800652c:	4618      	mov	r0, r3
 800652e:	bd80      	pop	{r7, pc}
 8006530:	58024400 	.word	0x58024400
 8006534:	0800c9dc 	.word	0x0800c9dc

08006538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800653c:	f7ff ffb6 	bl	80064ac <HAL_RCC_GetHCLKFreq>
 8006540:	4602      	mov	r2, r0
 8006542:	4b06      	ldr	r3, [pc, #24]	; (800655c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	0a1b      	lsrs	r3, r3, #8
 8006548:	f003 0307 	and.w	r3, r3, #7
 800654c:	4904      	ldr	r1, [pc, #16]	; (8006560 <HAL_RCC_GetPCLK2Freq+0x28>)
 800654e:	5ccb      	ldrb	r3, [r1, r3]
 8006550:	f003 031f 	and.w	r3, r3, #31
 8006554:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006558:	4618      	mov	r0, r3
 800655a:	bd80      	pop	{r7, pc}
 800655c:	58024400 	.word	0x58024400
 8006560:	0800c9dc 	.word	0x0800c9dc

08006564 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800656c:	2300      	movs	r3, #0
 800656e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006570:	2300      	movs	r3, #0
 8006572:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d03f      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006584:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006588:	d02a      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800658a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800658e:	d824      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006590:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006594:	d018      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006596:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800659a:	d81e      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800659c:	2b00      	cmp	r3, #0
 800659e:	d003      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80065a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065a4:	d007      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80065a6:	e018      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065a8:	4bab      	ldr	r3, [pc, #684]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ac:	4aaa      	ldr	r2, [pc, #680]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80065b4:	e015      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	3304      	adds	r3, #4
 80065ba:	2102      	movs	r1, #2
 80065bc:	4618      	mov	r0, r3
 80065be:	f001 fff3 	bl	80085a8 <RCCEx_PLL2_Config>
 80065c2:	4603      	mov	r3, r0
 80065c4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80065c6:	e00c      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3324      	adds	r3, #36	; 0x24
 80065cc:	2102      	movs	r1, #2
 80065ce:	4618      	mov	r0, r3
 80065d0:	f002 f89c 	bl	800870c <RCCEx_PLL3_Config>
 80065d4:	4603      	mov	r3, r0
 80065d6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80065d8:	e003      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	75fb      	strb	r3, [r7, #23]
      break;
 80065de:	e000      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80065e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065e2:	7dfb      	ldrb	r3, [r7, #23]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d109      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80065e8:	4b9b      	ldr	r3, [pc, #620]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065f4:	4998      	ldr	r1, [pc, #608]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	650b      	str	r3, [r1, #80]	; 0x50
 80065fa:	e001      	b.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	7dfb      	ldrb	r3, [r7, #23]
 80065fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006608:	2b00      	cmp	r3, #0
 800660a:	d03d      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006610:	2b04      	cmp	r3, #4
 8006612:	d826      	bhi.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006614:	a201      	add	r2, pc, #4	; (adr r2, 800661c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661a:	bf00      	nop
 800661c:	08006631 	.word	0x08006631
 8006620:	0800663f 	.word	0x0800663f
 8006624:	08006651 	.word	0x08006651
 8006628:	08006669 	.word	0x08006669
 800662c:	08006669 	.word	0x08006669
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006630:	4b89      	ldr	r3, [pc, #548]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	4a88      	ldr	r2, [pc, #544]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006636:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800663a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800663c:	e015      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	3304      	adds	r3, #4
 8006642:	2100      	movs	r1, #0
 8006644:	4618      	mov	r0, r3
 8006646:	f001 ffaf 	bl	80085a8 <RCCEx_PLL2_Config>
 800664a:	4603      	mov	r3, r0
 800664c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800664e:	e00c      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	3324      	adds	r3, #36	; 0x24
 8006654:	2100      	movs	r1, #0
 8006656:	4618      	mov	r0, r3
 8006658:	f002 f858 	bl	800870c <RCCEx_PLL3_Config>
 800665c:	4603      	mov	r3, r0
 800665e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006660:	e003      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	75fb      	strb	r3, [r7, #23]
      break;
 8006666:	e000      	b.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006668:	bf00      	nop
    }

    if(ret == HAL_OK)
 800666a:	7dfb      	ldrb	r3, [r7, #23]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d109      	bne.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006670:	4b79      	ldr	r3, [pc, #484]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006674:	f023 0207 	bic.w	r2, r3, #7
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800667c:	4976      	ldr	r1, [pc, #472]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800667e:	4313      	orrs	r3, r2
 8006680:	650b      	str	r3, [r1, #80]	; 0x50
 8006682:	e001      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006684:	7dfb      	ldrb	r3, [r7, #23]
 8006686:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006690:	2b00      	cmp	r3, #0
 8006692:	d042      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006698:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800669c:	d02b      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800669e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066a2:	d825      	bhi.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80066a4:	2bc0      	cmp	r3, #192	; 0xc0
 80066a6:	d028      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80066a8:	2bc0      	cmp	r3, #192	; 0xc0
 80066aa:	d821      	bhi.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80066ac:	2b80      	cmp	r3, #128	; 0x80
 80066ae:	d016      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80066b0:	2b80      	cmp	r3, #128	; 0x80
 80066b2:	d81d      	bhi.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d002      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80066b8:	2b40      	cmp	r3, #64	; 0x40
 80066ba:	d007      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80066bc:	e018      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066be:	4b66      	ldr	r3, [pc, #408]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c2:	4a65      	ldr	r2, [pc, #404]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80066ca:	e017      	b.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	3304      	adds	r3, #4
 80066d0:	2100      	movs	r1, #0
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 ff68 	bl	80085a8 <RCCEx_PLL2_Config>
 80066d8:	4603      	mov	r3, r0
 80066da:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80066dc:	e00e      	b.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3324      	adds	r3, #36	; 0x24
 80066e2:	2100      	movs	r1, #0
 80066e4:	4618      	mov	r0, r3
 80066e6:	f002 f811 	bl	800870c <RCCEx_PLL3_Config>
 80066ea:	4603      	mov	r3, r0
 80066ec:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80066ee:	e005      	b.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	75fb      	strb	r3, [r7, #23]
      break;
 80066f4:	e002      	b.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80066f6:	bf00      	nop
 80066f8:	e000      	b.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80066fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066fc:	7dfb      	ldrb	r3, [r7, #23]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d109      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006702:	4b55      	ldr	r3, [pc, #340]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006706:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670e:	4952      	ldr	r1, [pc, #328]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006710:	4313      	orrs	r3, r2
 8006712:	650b      	str	r3, [r1, #80]	; 0x50
 8006714:	e001      	b.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006716:	7dfb      	ldrb	r3, [r7, #23]
 8006718:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006722:	2b00      	cmp	r3, #0
 8006724:	d049      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800672c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006730:	d030      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006732:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006736:	d82a      	bhi.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006738:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800673c:	d02c      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800673e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006742:	d824      	bhi.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006744:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006748:	d018      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800674a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800674e:	d81e      	bhi.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006750:	2b00      	cmp	r3, #0
 8006752:	d003      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006754:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006758:	d007      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800675a:	e018      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800675c:	4b3e      	ldr	r3, [pc, #248]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800675e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006760:	4a3d      	ldr	r2, [pc, #244]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006762:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006766:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006768:	e017      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	3304      	adds	r3, #4
 800676e:	2100      	movs	r1, #0
 8006770:	4618      	mov	r0, r3
 8006772:	f001 ff19 	bl	80085a8 <RCCEx_PLL2_Config>
 8006776:	4603      	mov	r3, r0
 8006778:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800677a:	e00e      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3324      	adds	r3, #36	; 0x24
 8006780:	2100      	movs	r1, #0
 8006782:	4618      	mov	r0, r3
 8006784:	f001 ffc2 	bl	800870c <RCCEx_PLL3_Config>
 8006788:	4603      	mov	r3, r0
 800678a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800678c:	e005      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	75fb      	strb	r3, [r7, #23]
      break;
 8006792:	e002      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006794:	bf00      	nop
 8006796:	e000      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006798:	bf00      	nop
    }

    if(ret == HAL_OK)
 800679a:	7dfb      	ldrb	r3, [r7, #23]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10a      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80067a0:	4b2d      	ldr	r3, [pc, #180]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80067a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80067ae:	492a      	ldr	r1, [pc, #168]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80067b0:	4313      	orrs	r3, r2
 80067b2:	658b      	str	r3, [r1, #88]	; 0x58
 80067b4:	e001      	b.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067b6:	7dfb      	ldrb	r3, [r7, #23]
 80067b8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d04c      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80067cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067d0:	d030      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80067d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067d6:	d82a      	bhi.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80067d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80067dc:	d02c      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80067de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80067e2:	d824      	bhi.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80067e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80067e8:	d018      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80067ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80067ee:	d81e      	bhi.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d003      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80067f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067f8:	d007      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80067fa:	e018      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067fc:	4b16      	ldr	r3, [pc, #88]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80067fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006800:	4a15      	ldr	r2, [pc, #84]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006806:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006808:	e017      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	3304      	adds	r3, #4
 800680e:	2100      	movs	r1, #0
 8006810:	4618      	mov	r0, r3
 8006812:	f001 fec9 	bl	80085a8 <RCCEx_PLL2_Config>
 8006816:	4603      	mov	r3, r0
 8006818:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800681a:	e00e      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3324      	adds	r3, #36	; 0x24
 8006820:	2100      	movs	r1, #0
 8006822:	4618      	mov	r0, r3
 8006824:	f001 ff72 	bl	800870c <RCCEx_PLL3_Config>
 8006828:	4603      	mov	r3, r0
 800682a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800682c:	e005      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	75fb      	strb	r3, [r7, #23]
      break;
 8006832:	e002      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8006834:	bf00      	nop
 8006836:	e000      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8006838:	bf00      	nop
    }

    if(ret == HAL_OK)
 800683a:	7dfb      	ldrb	r3, [r7, #23]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10d      	bne.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006840:	4b05      	ldr	r3, [pc, #20]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006844:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800684e:	4902      	ldr	r1, [pc, #8]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006850:	4313      	orrs	r3, r2
 8006852:	658b      	str	r3, [r1, #88]	; 0x58
 8006854:	e004      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006856:	bf00      	nop
 8006858:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800685c:	7dfb      	ldrb	r3, [r7, #23]
 800685e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d032      	beq.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006870:	2b30      	cmp	r3, #48	; 0x30
 8006872:	d01c      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006874:	2b30      	cmp	r3, #48	; 0x30
 8006876:	d817      	bhi.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006878:	2b20      	cmp	r3, #32
 800687a:	d00c      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800687c:	2b20      	cmp	r3, #32
 800687e:	d813      	bhi.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006880:	2b00      	cmp	r3, #0
 8006882:	d016      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006884:	2b10      	cmp	r3, #16
 8006886:	d10f      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006888:	4baf      	ldr	r3, [pc, #700]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800688a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800688c:	4aae      	ldr	r2, [pc, #696]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800688e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006892:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006894:	e00e      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	3304      	adds	r3, #4
 800689a:	2102      	movs	r1, #2
 800689c:	4618      	mov	r0, r3
 800689e:	f001 fe83 	bl	80085a8 <RCCEx_PLL2_Config>
 80068a2:	4603      	mov	r3, r0
 80068a4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80068a6:	e005      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	75fb      	strb	r3, [r7, #23]
      break;
 80068ac:	e002      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80068ae:	bf00      	nop
 80068b0:	e000      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80068b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068b4:	7dfb      	ldrb	r3, [r7, #23]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d109      	bne.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80068ba:	4ba3      	ldr	r3, [pc, #652]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80068bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068be:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068c6:	49a0      	ldr	r1, [pc, #640]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	64cb      	str	r3, [r1, #76]	; 0x4c
 80068cc:	e001      	b.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ce:	7dfb      	ldrb	r3, [r7, #23]
 80068d0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d047      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068e6:	d030      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80068e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068ec:	d82a      	bhi.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80068ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80068f2:	d02c      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80068f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80068f8:	d824      	bhi.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80068fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068fe:	d018      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8006900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006904:	d81e      	bhi.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800690a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800690e:	d007      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8006910:	e018      	b.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006912:	4b8d      	ldr	r3, [pc, #564]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006916:	4a8c      	ldr	r2, [pc, #560]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800691c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800691e:	e017      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3304      	adds	r3, #4
 8006924:	2100      	movs	r1, #0
 8006926:	4618      	mov	r0, r3
 8006928:	f001 fe3e 	bl	80085a8 <RCCEx_PLL2_Config>
 800692c:	4603      	mov	r3, r0
 800692e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006930:	e00e      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	3324      	adds	r3, #36	; 0x24
 8006936:	2100      	movs	r1, #0
 8006938:	4618      	mov	r0, r3
 800693a:	f001 fee7 	bl	800870c <RCCEx_PLL3_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006942:	e005      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	75fb      	strb	r3, [r7, #23]
      break;
 8006948:	e002      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800694a:	bf00      	nop
 800694c:	e000      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800694e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006950:	7dfb      	ldrb	r3, [r7, #23]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d109      	bne.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006956:	4b7c      	ldr	r3, [pc, #496]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800695a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006962:	4979      	ldr	r1, [pc, #484]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006964:	4313      	orrs	r3, r2
 8006966:	650b      	str	r3, [r1, #80]	; 0x50
 8006968:	e001      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800696a:	7dfb      	ldrb	r3, [r7, #23]
 800696c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d049      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800697e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006982:	d02e      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8006984:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006988:	d828      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800698a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800698e:	d02a      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8006990:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006994:	d822      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006996:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800699a:	d026      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x486>
 800699c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80069a0:	d81c      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 80069a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069a6:	d010      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x466>
 80069a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069ac:	d816      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x478>
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d01d      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80069b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b6:	d111      	bne.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	3304      	adds	r3, #4
 80069bc:	2101      	movs	r1, #1
 80069be:	4618      	mov	r0, r3
 80069c0:	f001 fdf2 	bl	80085a8 <RCCEx_PLL2_Config>
 80069c4:	4603      	mov	r3, r0
 80069c6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80069c8:	e012      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	3324      	adds	r3, #36	; 0x24
 80069ce:	2101      	movs	r1, #1
 80069d0:	4618      	mov	r0, r3
 80069d2:	f001 fe9b 	bl	800870c <RCCEx_PLL3_Config>
 80069d6:	4603      	mov	r3, r0
 80069d8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80069da:	e009      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	75fb      	strb	r3, [r7, #23]
      break;
 80069e0:	e006      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80069e2:	bf00      	nop
 80069e4:	e004      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80069e6:	bf00      	nop
 80069e8:	e002      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80069ea:	bf00      	nop
 80069ec:	e000      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80069ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069f0:	7dfb      	ldrb	r3, [r7, #23]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d109      	bne.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80069f6:	4b54      	ldr	r3, [pc, #336]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80069f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069fa:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a02:	4951      	ldr	r1, [pc, #324]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	650b      	str	r3, [r1, #80]	; 0x50
 8006a08:	e001      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0a:	7dfb      	ldrb	r3, [r7, #23]
 8006a0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d04b      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006a20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006a24:	d02e      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8006a26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006a2a:	d828      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a30:	d02a      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a36:	d822      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006a38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006a3c:	d026      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006a3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006a42:	d81c      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a48:	d010      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006a4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a4e:	d816      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d01d      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006a54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a58:	d111      	bne.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	2101      	movs	r1, #1
 8006a60:	4618      	mov	r0, r3
 8006a62:	f001 fda1 	bl	80085a8 <RCCEx_PLL2_Config>
 8006a66:	4603      	mov	r3, r0
 8006a68:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006a6a:	e012      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	3324      	adds	r3, #36	; 0x24
 8006a70:	2101      	movs	r1, #1
 8006a72:	4618      	mov	r0, r3
 8006a74:	f001 fe4a 	bl	800870c <RCCEx_PLL3_Config>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006a7c:	e009      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	75fb      	strb	r3, [r7, #23]
      break;
 8006a82:	e006      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006a84:	bf00      	nop
 8006a86:	e004      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006a88:	bf00      	nop
 8006a8a:	e002      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006a8c:	bf00      	nop
 8006a8e:	e000      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006a90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a92:	7dfb      	ldrb	r3, [r7, #23]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10a      	bne.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006a98:	4b2b      	ldr	r3, [pc, #172]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a9c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006aa6:	4928      	ldr	r1, [pc, #160]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	658b      	str	r3, [r1, #88]	; 0x58
 8006aac:	e001      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aae:	7dfb      	ldrb	r3, [r7, #23]
 8006ab0:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d02f      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ac2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ac6:	d00e      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8006ac8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006acc:	d814      	bhi.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d015      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006ad2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ad6:	d10f      	bne.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ad8:	4b1b      	ldr	r3, [pc, #108]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006adc:	4a1a      	ldr	r2, [pc, #104]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006ade:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ae2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006ae4:	e00c      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	2101      	movs	r1, #1
 8006aec:	4618      	mov	r0, r3
 8006aee:	f001 fd5b 	bl	80085a8 <RCCEx_PLL2_Config>
 8006af2:	4603      	mov	r3, r0
 8006af4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006af6:	e003      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	75fb      	strb	r3, [r7, #23]
      break;
 8006afc:	e000      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8006afe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b00:	7dfb      	ldrb	r3, [r7, #23]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d109      	bne.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006b06:	4b10      	ldr	r3, [pc, #64]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b12:	490d      	ldr	r1, [pc, #52]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	650b      	str	r3, [r1, #80]	; 0x50
 8006b18:	e001      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b1a:	7dfb      	ldrb	r3, [r7, #23]
 8006b1c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d033      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b2e:	2b03      	cmp	r3, #3
 8006b30:	d81c      	bhi.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006b32:	a201      	add	r2, pc, #4	; (adr r2, 8006b38 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8006b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b38:	08006b73 	.word	0x08006b73
 8006b3c:	08006b4d 	.word	0x08006b4d
 8006b40:	08006b5b 	.word	0x08006b5b
 8006b44:	08006b73 	.word	0x08006b73
 8006b48:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b4c:	4bb8      	ldr	r3, [pc, #736]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b50:	4ab7      	ldr	r2, [pc, #732]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006b58:	e00c      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	2102      	movs	r1, #2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f001 fd21 	bl	80085a8 <RCCEx_PLL2_Config>
 8006b66:	4603      	mov	r3, r0
 8006b68:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006b6a:	e003      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	75fb      	strb	r3, [r7, #23]
      break;
 8006b70:	e000      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006b72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b74:	7dfb      	ldrb	r3, [r7, #23]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d109      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006b7a:	4bad      	ldr	r3, [pc, #692]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b7e:	f023 0203 	bic.w	r2, r3, #3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b86:	49aa      	ldr	r1, [pc, #680]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006b8c:	e001      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	f000 8086 	beq.w	8006cac <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ba0:	4ba4      	ldr	r3, [pc, #656]	; (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4aa3      	ldr	r2, [pc, #652]	; (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006baa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bac:	f7fb ffec 	bl	8002b88 <HAL_GetTick>
 8006bb0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bb2:	e009      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bb4:	f7fb ffe8 	bl	8002b88 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b64      	cmp	r3, #100	; 0x64
 8006bc0:	d902      	bls.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	75fb      	strb	r3, [r7, #23]
        break;
 8006bc6:	e005      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bc8:	4b9a      	ldr	r3, [pc, #616]	; (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d0ef      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8006bd4:	7dfb      	ldrb	r3, [r7, #23]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d166      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006bda:	4b95      	ldr	r3, [pc, #596]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006bdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006be4:	4053      	eors	r3, r2
 8006be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d013      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bee:	4b90      	ldr	r3, [pc, #576]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bf6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bf8:	4b8d      	ldr	r3, [pc, #564]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bfc:	4a8c      	ldr	r2, [pc, #560]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c02:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c04:	4b8a      	ldr	r3, [pc, #552]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c08:	4a89      	ldr	r2, [pc, #548]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c0e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006c10:	4a87      	ldr	r2, [pc, #540]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c20:	d115      	bne.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c22:	f7fb ffb1 	bl	8002b88 <HAL_GetTick>
 8006c26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c28:	e00b      	b.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c2a:	f7fb ffad 	bl	8002b88 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d902      	bls.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	75fb      	strb	r3, [r7, #23]
            break;
 8006c40:	e005      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c42:	4b7b      	ldr	r3, [pc, #492]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c46:	f003 0302 	and.w	r3, r3, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d0ed      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8006c4e:	7dfb      	ldrb	r3, [r7, #23]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d126      	bne.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c62:	d10d      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006c64:	4b72      	ldr	r3, [pc, #456]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c72:	0919      	lsrs	r1, r3, #4
 8006c74:	4b70      	ldr	r3, [pc, #448]	; (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8006c76:	400b      	ands	r3, r1
 8006c78:	496d      	ldr	r1, [pc, #436]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	610b      	str	r3, [r1, #16]
 8006c7e:	e005      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006c80:	4b6b      	ldr	r3, [pc, #428]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	4a6a      	ldr	r2, [pc, #424]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c86:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006c8a:	6113      	str	r3, [r2, #16]
 8006c8c:	4b68      	ldr	r3, [pc, #416]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c9a:	4965      	ldr	r1, [pc, #404]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	670b      	str	r3, [r1, #112]	; 0x70
 8006ca0:	e004      	b.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ca2:	7dfb      	ldrb	r3, [r7, #23]
 8006ca4:	75bb      	strb	r3, [r7, #22]
 8006ca6:	e001      	b.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ca8:	7dfb      	ldrb	r3, [r7, #23]
 8006caa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d07e      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cbc:	2b28      	cmp	r3, #40	; 0x28
 8006cbe:	d867      	bhi.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8006cc0:	a201      	add	r2, pc, #4	; (adr r2, 8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8006cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc6:	bf00      	nop
 8006cc8:	08006d97 	.word	0x08006d97
 8006ccc:	08006d91 	.word	0x08006d91
 8006cd0:	08006d91 	.word	0x08006d91
 8006cd4:	08006d91 	.word	0x08006d91
 8006cd8:	08006d91 	.word	0x08006d91
 8006cdc:	08006d91 	.word	0x08006d91
 8006ce0:	08006d91 	.word	0x08006d91
 8006ce4:	08006d91 	.word	0x08006d91
 8006ce8:	08006d6d 	.word	0x08006d6d
 8006cec:	08006d91 	.word	0x08006d91
 8006cf0:	08006d91 	.word	0x08006d91
 8006cf4:	08006d91 	.word	0x08006d91
 8006cf8:	08006d91 	.word	0x08006d91
 8006cfc:	08006d91 	.word	0x08006d91
 8006d00:	08006d91 	.word	0x08006d91
 8006d04:	08006d91 	.word	0x08006d91
 8006d08:	08006d7f 	.word	0x08006d7f
 8006d0c:	08006d91 	.word	0x08006d91
 8006d10:	08006d91 	.word	0x08006d91
 8006d14:	08006d91 	.word	0x08006d91
 8006d18:	08006d91 	.word	0x08006d91
 8006d1c:	08006d91 	.word	0x08006d91
 8006d20:	08006d91 	.word	0x08006d91
 8006d24:	08006d91 	.word	0x08006d91
 8006d28:	08006d97 	.word	0x08006d97
 8006d2c:	08006d91 	.word	0x08006d91
 8006d30:	08006d91 	.word	0x08006d91
 8006d34:	08006d91 	.word	0x08006d91
 8006d38:	08006d91 	.word	0x08006d91
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006d91 	.word	0x08006d91
 8006d44:	08006d91 	.word	0x08006d91
 8006d48:	08006d97 	.word	0x08006d97
 8006d4c:	08006d91 	.word	0x08006d91
 8006d50:	08006d91 	.word	0x08006d91
 8006d54:	08006d91 	.word	0x08006d91
 8006d58:	08006d91 	.word	0x08006d91
 8006d5c:	08006d91 	.word	0x08006d91
 8006d60:	08006d91 	.word	0x08006d91
 8006d64:	08006d91 	.word	0x08006d91
 8006d68:	08006d97 	.word	0x08006d97
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	3304      	adds	r3, #4
 8006d70:	2101      	movs	r1, #1
 8006d72:	4618      	mov	r0, r3
 8006d74:	f001 fc18 	bl	80085a8 <RCCEx_PLL2_Config>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006d7c:	e00c      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	3324      	adds	r3, #36	; 0x24
 8006d82:	2101      	movs	r1, #1
 8006d84:	4618      	mov	r0, r3
 8006d86:	f001 fcc1 	bl	800870c <RCCEx_PLL3_Config>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006d8e:	e003      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	75fb      	strb	r3, [r7, #23]
      break;
 8006d94:	e000      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006d96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d98:	7dfb      	ldrb	r3, [r7, #23]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d109      	bne.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006d9e:	4b24      	ldr	r3, [pc, #144]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006daa:	4921      	ldr	r1, [pc, #132]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	654b      	str	r3, [r1, #84]	; 0x54
 8006db0:	e001      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db2:	7dfb      	ldrb	r3, [r7, #23]
 8006db4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d03e      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dc6:	2b05      	cmp	r3, #5
 8006dc8:	d820      	bhi.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8006dca:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8006dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd0:	08006e13 	.word	0x08006e13
 8006dd4:	08006de9 	.word	0x08006de9
 8006dd8:	08006dfb 	.word	0x08006dfb
 8006ddc:	08006e13 	.word	0x08006e13
 8006de0:	08006e13 	.word	0x08006e13
 8006de4:	08006e13 	.word	0x08006e13
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3304      	adds	r3, #4
 8006dec:	2101      	movs	r1, #1
 8006dee:	4618      	mov	r0, r3
 8006df0:	f001 fbda 	bl	80085a8 <RCCEx_PLL2_Config>
 8006df4:	4603      	mov	r3, r0
 8006df6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006df8:	e00c      	b.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	3324      	adds	r3, #36	; 0x24
 8006dfe:	2101      	movs	r1, #1
 8006e00:	4618      	mov	r0, r3
 8006e02:	f001 fc83 	bl	800870c <RCCEx_PLL3_Config>
 8006e06:	4603      	mov	r3, r0
 8006e08:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006e0a:	e003      	b.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006e10:	e000      	b.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8006e12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e14:	7dfb      	ldrb	r3, [r7, #23]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d110      	bne.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006e1a:	4b05      	ldr	r3, [pc, #20]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e1e:	f023 0207 	bic.w	r2, r3, #7
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e26:	4902      	ldr	r1, [pc, #8]	; (8006e30 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	654b      	str	r3, [r1, #84]	; 0x54
 8006e2c:	e008      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8006e2e:	bf00      	nop
 8006e30:	58024400 	.word	0x58024400
 8006e34:	58024800 	.word	0x58024800
 8006e38:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e3c:	7dfb      	ldrb	r3, [r7, #23]
 8006e3e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0304 	and.w	r3, r3, #4
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d039      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e52:	2b05      	cmp	r3, #5
 8006e54:	d820      	bhi.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006e56:	a201      	add	r2, pc, #4	; (adr r2, 8006e5c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e5c:	08006e9f 	.word	0x08006e9f
 8006e60:	08006e75 	.word	0x08006e75
 8006e64:	08006e87 	.word	0x08006e87
 8006e68:	08006e9f 	.word	0x08006e9f
 8006e6c:	08006e9f 	.word	0x08006e9f
 8006e70:	08006e9f 	.word	0x08006e9f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	3304      	adds	r3, #4
 8006e78:	2101      	movs	r1, #1
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f001 fb94 	bl	80085a8 <RCCEx_PLL2_Config>
 8006e80:	4603      	mov	r3, r0
 8006e82:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006e84:	e00c      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	3324      	adds	r3, #36	; 0x24
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f001 fc3d 	bl	800870c <RCCEx_PLL3_Config>
 8006e92:	4603      	mov	r3, r0
 8006e94:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006e96:	e003      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e9c:	e000      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8006e9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ea0:	7dfb      	ldrb	r3, [r7, #23]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10a      	bne.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ea6:	4bb7      	ldr	r3, [pc, #732]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eaa:	f023 0207 	bic.w	r2, r3, #7
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eb4:	49b3      	ldr	r1, [pc, #716]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	658b      	str	r3, [r1, #88]	; 0x58
 8006eba:	e001      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ebc:	7dfb      	ldrb	r3, [r7, #23]
 8006ebe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0320 	and.w	r3, r3, #32
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d04b      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ed2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ed6:	d02e      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8006ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006edc:	d828      	bhi.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ee2:	d02a      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8006ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ee8:	d822      	bhi.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006eea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006eee:	d026      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8006ef0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006ef4:	d81c      	bhi.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006ef6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006efa:	d010      	beq.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8006efc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f00:	d816      	bhi.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d01d      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8006f06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f0a:	d111      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3304      	adds	r3, #4
 8006f10:	2100      	movs	r1, #0
 8006f12:	4618      	mov	r0, r3
 8006f14:	f001 fb48 	bl	80085a8 <RCCEx_PLL2_Config>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006f1c:	e012      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3324      	adds	r3, #36	; 0x24
 8006f22:	2102      	movs	r1, #2
 8006f24:	4618      	mov	r0, r3
 8006f26:	f001 fbf1 	bl	800870c <RCCEx_PLL3_Config>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006f2e:	e009      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	75fb      	strb	r3, [r7, #23]
      break;
 8006f34:	e006      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006f36:	bf00      	nop
 8006f38:	e004      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006f3a:	bf00      	nop
 8006f3c:	e002      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006f3e:	bf00      	nop
 8006f40:	e000      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006f42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f44:	7dfb      	ldrb	r3, [r7, #23]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10a      	bne.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f4a:	4b8e      	ldr	r3, [pc, #568]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f4e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f58:	498a      	ldr	r1, [pc, #552]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	654b      	str	r3, [r1, #84]	; 0x54
 8006f5e:	e001      	b.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f60:	7dfb      	ldrb	r3, [r7, #23]
 8006f62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d04b      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f76:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006f7a:	d02e      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8006f7c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006f80:	d828      	bhi.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f86:	d02a      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f8c:	d822      	bhi.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006f8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f92:	d026      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006f94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f98:	d81c      	bhi.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006f9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f9e:	d010      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8006fa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fa4:	d816      	bhi.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d01d      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8006faa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fae:	d111      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f001 faf6 	bl	80085a8 <RCCEx_PLL2_Config>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006fc0:	e012      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	3324      	adds	r3, #36	; 0x24
 8006fc6:	2102      	movs	r1, #2
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f001 fb9f 	bl	800870c <RCCEx_PLL3_Config>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006fd2:	e009      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006fd8:	e006      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006fda:	bf00      	nop
 8006fdc:	e004      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006fde:	bf00      	nop
 8006fe0:	e002      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006fe2:	bf00      	nop
 8006fe4:	e000      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006fe6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fe8:	7dfb      	ldrb	r3, [r7, #23]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10a      	bne.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006fee:	4b65      	ldr	r3, [pc, #404]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ff2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ffc:	4961      	ldr	r1, [pc, #388]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006ffe:	4313      	orrs	r3, r2
 8007000:	658b      	str	r3, [r1, #88]	; 0x58
 8007002:	e001      	b.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007004:	7dfb      	ldrb	r3, [r7, #23]
 8007006:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007010:	2b00      	cmp	r3, #0
 8007012:	d04b      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800701a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800701e:	d02e      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8007020:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007024:	d828      	bhi.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800702a:	d02a      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800702c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007030:	d822      	bhi.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007032:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007036:	d026      	beq.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8007038:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800703c:	d81c      	bhi.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800703e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007042:	d010      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8007044:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007048:	d816      	bhi.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800704a:	2b00      	cmp	r3, #0
 800704c:	d01d      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800704e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007052:	d111      	bne.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3304      	adds	r3, #4
 8007058:	2100      	movs	r1, #0
 800705a:	4618      	mov	r0, r3
 800705c:	f001 faa4 	bl	80085a8 <RCCEx_PLL2_Config>
 8007060:	4603      	mov	r3, r0
 8007062:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007064:	e012      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	3324      	adds	r3, #36	; 0x24
 800706a:	2102      	movs	r1, #2
 800706c:	4618      	mov	r0, r3
 800706e:	f001 fb4d 	bl	800870c <RCCEx_PLL3_Config>
 8007072:	4603      	mov	r3, r0
 8007074:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007076:	e009      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	75fb      	strb	r3, [r7, #23]
      break;
 800707c:	e006      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800707e:	bf00      	nop
 8007080:	e004      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007082:	bf00      	nop
 8007084:	e002      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007086:	bf00      	nop
 8007088:	e000      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800708a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800708c:	7dfb      	ldrb	r3, [r7, #23]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10a      	bne.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007092:	4b3c      	ldr	r3, [pc, #240]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007096:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80070a0:	4938      	ldr	r1, [pc, #224]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80070a2:	4313      	orrs	r3, r2
 80070a4:	658b      	str	r3, [r1, #88]	; 0x58
 80070a6:	e001      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070a8:	7dfb      	ldrb	r3, [r7, #23]
 80070aa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0308 	and.w	r3, r3, #8
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d01a      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070c2:	d10a      	bne.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	3324      	adds	r3, #36	; 0x24
 80070c8:	2102      	movs	r1, #2
 80070ca:	4618      	mov	r0, r3
 80070cc:	f001 fb1e 	bl	800870c <RCCEx_PLL3_Config>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80070da:	4b2a      	ldr	r3, [pc, #168]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80070dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070e8:	4926      	ldr	r1, [pc, #152]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0310 	and.w	r3, r3, #16
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d01a      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007100:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007104:	d10a      	bne.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	3324      	adds	r3, #36	; 0x24
 800710a:	2102      	movs	r1, #2
 800710c:	4618      	mov	r0, r3
 800710e:	f001 fafd 	bl	800870c <RCCEx_PLL3_Config>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800711c:	4b19      	ldr	r3, [pc, #100]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800711e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007120:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800712a:	4916      	ldr	r1, [pc, #88]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800712c:	4313      	orrs	r3, r2
 800712e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007138:	2b00      	cmp	r3, #0
 800713a:	d036      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007142:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007146:	d01f      	beq.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007148:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800714c:	d817      	bhi.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8007152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007156:	d009      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8007158:	e011      	b.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	3304      	adds	r3, #4
 800715e:	2100      	movs	r1, #0
 8007160:	4618      	mov	r0, r3
 8007162:	f001 fa21 	bl	80085a8 <RCCEx_PLL2_Config>
 8007166:	4603      	mov	r3, r0
 8007168:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800716a:	e00e      	b.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3324      	adds	r3, #36	; 0x24
 8007170:	2102      	movs	r1, #2
 8007172:	4618      	mov	r0, r3
 8007174:	f001 faca 	bl	800870c <RCCEx_PLL3_Config>
 8007178:	4603      	mov	r3, r0
 800717a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800717c:	e005      	b.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	75fb      	strb	r3, [r7, #23]
      break;
 8007182:	e002      	b.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8007184:	58024400 	.word	0x58024400
      break;
 8007188:	bf00      	nop
    }

    if(ret == HAL_OK)
 800718a:	7dfb      	ldrb	r3, [r7, #23]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d10a      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007190:	4b93      	ldr	r3, [pc, #588]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007194:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800719e:	4990      	ldr	r1, [pc, #576]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	658b      	str	r3, [r1, #88]	; 0x58
 80071a4:	e001      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071a6:	7dfb      	ldrb	r3, [r7, #23]
 80071a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d033      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80071c0:	d01c      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80071c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80071c6:	d816      	bhi.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80071c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071cc:	d003      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80071ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071d2:	d007      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80071d4:	e00f      	b.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071d6:	4b82      	ldr	r3, [pc, #520]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80071d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071da:	4a81      	ldr	r2, [pc, #516]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80071dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071e0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80071e2:	e00c      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	3324      	adds	r3, #36	; 0x24
 80071e8:	2101      	movs	r1, #1
 80071ea:	4618      	mov	r0, r3
 80071ec:	f001 fa8e 	bl	800870c <RCCEx_PLL3_Config>
 80071f0:	4603      	mov	r3, r0
 80071f2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80071f4:	e003      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	75fb      	strb	r3, [r7, #23]
      break;
 80071fa:	e000      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80071fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071fe:	7dfb      	ldrb	r3, [r7, #23]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10a      	bne.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007204:	4b76      	ldr	r3, [pc, #472]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007208:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007212:	4973      	ldr	r1, [pc, #460]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007214:	4313      	orrs	r3, r2
 8007216:	654b      	str	r3, [r1, #84]	; 0x54
 8007218:	e001      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800721a:	7dfb      	ldrb	r3, [r7, #23]
 800721c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d029      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8007232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007236:	d007      	beq.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8007238:	e00f      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800723a:	4b69      	ldr	r3, [pc, #420]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800723c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800723e:	4a68      	ldr	r2, [pc, #416]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007244:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007246:	e00b      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	3304      	adds	r3, #4
 800724c:	2102      	movs	r1, #2
 800724e:	4618      	mov	r0, r3
 8007250:	f001 f9aa 	bl	80085a8 <RCCEx_PLL2_Config>
 8007254:	4603      	mov	r3, r0
 8007256:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007258:	e002      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	75fb      	strb	r3, [r7, #23]
      break;
 800725e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007260:	7dfb      	ldrb	r3, [r7, #23]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d109      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007266:	4b5e      	ldr	r3, [pc, #376]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800726a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007272:	495b      	ldr	r1, [pc, #364]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007274:	4313      	orrs	r3, r2
 8007276:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007278:	e001      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800727a:	7dfb      	ldrb	r3, [r7, #23]
 800727c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00a      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	3324      	adds	r3, #36	; 0x24
 800728e:	2102      	movs	r1, #2
 8007290:	4618      	mov	r0, r3
 8007292:	f001 fa3b 	bl	800870c <RCCEx_PLL3_Config>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d030      	beq.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072b4:	d017      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80072b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072ba:	d811      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80072bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072c0:	d013      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80072c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072c6:	d80b      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d010      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80072cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d0:	d106      	bne.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072d2:	4b43      	ldr	r3, [pc, #268]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80072d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d6:	4a42      	ldr	r2, [pc, #264]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80072d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80072de:	e007      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	75fb      	strb	r3, [r7, #23]
      break;
 80072e4:	e004      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80072e6:	bf00      	nop
 80072e8:	e002      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80072ea:	bf00      	nop
 80072ec:	e000      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80072ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072f0:	7dfb      	ldrb	r3, [r7, #23]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d109      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072f6:	4b3a      	ldr	r3, [pc, #232]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80072f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007302:	4937      	ldr	r1, [pc, #220]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007304:	4313      	orrs	r3, r2
 8007306:	654b      	str	r3, [r1, #84]	; 0x54
 8007308:	e001      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d008      	beq.n	800732c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800731a:	4b31      	ldr	r3, [pc, #196]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800731c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800731e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007326:	492e      	ldr	r1, [pc, #184]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007328:	4313      	orrs	r3, r2
 800732a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007334:	2b00      	cmp	r3, #0
 8007336:	d009      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007338:	4b29      	ldr	r3, [pc, #164]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007346:	4926      	ldr	r1, [pc, #152]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007348:	4313      	orrs	r3, r2
 800734a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007354:	2b00      	cmp	r3, #0
 8007356:	d008      	beq.n	800736a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007358:	4b21      	ldr	r3, [pc, #132]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800735a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800735c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007364:	491e      	ldr	r1, [pc, #120]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007366:	4313      	orrs	r3, r2
 8007368:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00d      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007376:	4b1a      	ldr	r3, [pc, #104]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	4a19      	ldr	r2, [pc, #100]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800737c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007380:	6113      	str	r3, [r2, #16]
 8007382:	4b17      	ldr	r3, [pc, #92]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007384:	691a      	ldr	r2, [r3, #16]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800738c:	4914      	ldr	r1, [pc, #80]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800738e:	4313      	orrs	r3, r2
 8007390:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	da08      	bge.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800739a:	4b11      	ldr	r3, [pc, #68]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800739c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800739e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a6:	490e      	ldr	r1, [pc, #56]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d009      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80073b8:	4b09      	ldr	r3, [pc, #36]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80073ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073c6:	4906      	ldr	r1, [pc, #24]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80073cc:	7dbb      	ldrb	r3, [r7, #22]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	e000      	b.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	58024400 	.word	0x58024400

080073e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b090      	sub	sp, #64	; 0x40
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073f2:	f040 8095 	bne.w	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80073f6:	4bae      	ldr	r3, [pc, #696]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80073f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fa:	f003 0307 	and.w	r3, r3, #7
 80073fe:	633b      	str	r3, [r7, #48]	; 0x30
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	2b04      	cmp	r3, #4
 8007404:	f200 8088 	bhi.w	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8007408:	a201      	add	r2, pc, #4	; (adr r2, 8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800740a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740e:	bf00      	nop
 8007410:	08007425 	.word	0x08007425
 8007414:	0800744d 	.word	0x0800744d
 8007418:	08007475 	.word	0x08007475
 800741c:	08007511 	.word	0x08007511
 8007420:	0800749d 	.word	0x0800749d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007424:	4ba2      	ldr	r3, [pc, #648]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007430:	d108      	bne.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007432:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007436:	4618      	mov	r0, r3
 8007438:	f000 ff64 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800743c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007440:	f000 bc95 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007444:	2300      	movs	r3, #0
 8007446:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007448:	f000 bc91 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800744c:	4b98      	ldr	r3, [pc, #608]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007454:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007458:	d108      	bne.n	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800745a:	f107 0318 	add.w	r3, r7, #24
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fca8 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007468:	f000 bc81 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800746c:	2300      	movs	r3, #0
 800746e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007470:	f000 bc7d 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007474:	4b8e      	ldr	r3, [pc, #568]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800747c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007480:	d108      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007482:	f107 030c 	add.w	r3, r7, #12
 8007486:	4618      	mov	r0, r3
 8007488:	f000 fde8 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007490:	f000 bc6d 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007494:	2300      	movs	r3, #0
 8007496:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007498:	f000 bc69 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800749c:	4b84      	ldr	r3, [pc, #528]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800749e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80074a4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074a6:	4b82      	ldr	r3, [pc, #520]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b04      	cmp	r3, #4
 80074b0:	d10c      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 80074b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d109      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80074b8:	4b7d      	ldr	r3, [pc, #500]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	08db      	lsrs	r3, r3, #3
 80074be:	f003 0303 	and.w	r3, r3, #3
 80074c2:	4a7c      	ldr	r2, [pc, #496]	; (80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80074c4:	fa22 f303 	lsr.w	r3, r2, r3
 80074c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074ca:	e01f      	b.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074cc:	4b78      	ldr	r3, [pc, #480]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074d8:	d106      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 80074da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074e0:	d102      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80074e2:	4b75      	ldr	r3, [pc, #468]	; (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80074e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074e6:	e011      	b.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074e8:	4b71      	ldr	r3, [pc, #452]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80074f4:	d106      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80074f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074fc:	d102      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80074fe:	4b6f      	ldr	r3, [pc, #444]	; (80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8007500:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007502:	e003      	b.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007504:	2300      	movs	r3, #0
 8007506:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007508:	f000 bc31 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800750c:	f000 bc2f 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007510:	4b6b      	ldr	r3, [pc, #428]	; (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007512:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007514:	f000 bc2b 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007518:	2300      	movs	r3, #0
 800751a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800751c:	f000 bc27 	b.w	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007526:	f040 8095 	bne.w	8007654 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800752a:	4b61      	ldr	r3, [pc, #388]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800752c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800752e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007532:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800753a:	d04d      	beq.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800753c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007542:	f200 8084 	bhi.w	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	2bc0      	cmp	r3, #192	; 0xc0
 800754a:	d07d      	beq.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800754c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754e:	2bc0      	cmp	r3, #192	; 0xc0
 8007550:	d87d      	bhi.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8007552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007554:	2b80      	cmp	r3, #128	; 0x80
 8007556:	d02d      	beq.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8007558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755a:	2b80      	cmp	r3, #128	; 0x80
 800755c:	d877      	bhi.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800755e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007560:	2b00      	cmp	r3, #0
 8007562:	d003      	beq.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8007564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007566:	2b40      	cmp	r3, #64	; 0x40
 8007568:	d012      	beq.n	8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800756a:	e070      	b.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800756c:	4b50      	ldr	r3, [pc, #320]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007574:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007578:	d107      	bne.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800757a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fec0 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007586:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007588:	e3f1      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800758a:	2300      	movs	r3, #0
 800758c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800758e:	e3ee      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007590:	4b47      	ldr	r3, [pc, #284]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007598:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800759c:	d107      	bne.n	80075ae <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800759e:	f107 0318 	add.w	r3, r7, #24
 80075a2:	4618      	mov	r0, r3
 80075a4:	f000 fc06 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075ac:	e3df      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075b2:	e3dc      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075b4:	4b3e      	ldr	r3, [pc, #248]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075c0:	d107      	bne.n	80075d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075c2:	f107 030c 	add.w	r3, r7, #12
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 fd48 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075d0:	e3cd      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80075d2:	2300      	movs	r3, #0
 80075d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075d6:	e3ca      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80075d8:	4b35      	ldr	r3, [pc, #212]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80075da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80075e0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80075e2:	4b33      	ldr	r3, [pc, #204]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 0304 	and.w	r3, r3, #4
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d10c      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 80075ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d109      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80075f4:	4b2e      	ldr	r3, [pc, #184]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	08db      	lsrs	r3, r3, #3
 80075fa:	f003 0303 	and.w	r3, r3, #3
 80075fe:	4a2d      	ldr	r2, [pc, #180]	; (80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8007600:	fa22 f303 	lsr.w	r3, r2, r3
 8007604:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007606:	e01e      	b.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007608:	4b29      	ldr	r3, [pc, #164]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007614:	d106      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8007616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007618:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800761c:	d102      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800761e:	4b26      	ldr	r3, [pc, #152]	; (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8007620:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007622:	e010      	b.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007624:	4b22      	ldr	r3, [pc, #136]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800762c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007630:	d106      	bne.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8007632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007634:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007638:	d102      	bne.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800763a:	4b20      	ldr	r3, [pc, #128]	; (80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800763c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800763e:	e002      	b.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007640:	2300      	movs	r3, #0
 8007642:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007644:	e393      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007646:	e392      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007648:	4b1d      	ldr	r3, [pc, #116]	; (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800764a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800764c:	e38f      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800764e:	2300      	movs	r3, #0
 8007650:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007652:	e38c      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800765a:	f040 80a7 	bne.w	80077ac <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800765e:	4b14      	ldr	r3, [pc, #80]	; (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007662:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007666:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800766e:	d05f      	beq.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007672:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007676:	f200 8096 	bhi.w	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800767a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007680:	f000 808e 	beq.w	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8007684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007686:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800768a:	f200 808c 	bhi.w	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800768e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007690:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007694:	d03a      	beq.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8007696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007698:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800769c:	f200 8083 	bhi.w	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 80076a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00e      	beq.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 80076a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80076ac:	d01c      	beq.n	80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 80076ae:	e07a      	b.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 80076b0:	58024400 	.word	0x58024400
 80076b4:	03d09000 	.word	0x03d09000
 80076b8:	003d0900 	.word	0x003d0900
 80076bc:	007a1200 	.word	0x007a1200
 80076c0:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076c4:	4baa      	ldr	r3, [pc, #680]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80076d0:	d107      	bne.n	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fe14 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80076dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80076e0:	e345      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80076e2:	2300      	movs	r3, #0
 80076e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076e6:	e342      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076e8:	4ba1      	ldr	r3, [pc, #644]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076f4:	d107      	bne.n	8007706 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076f6:	f107 0318 	add.w	r3, r7, #24
 80076fa:	4618      	mov	r0, r3
 80076fc:	f000 fb5a 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007704:	e333      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007706:	2300      	movs	r3, #0
 8007708:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800770a:	e330      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800770c:	4b98      	ldr	r3, [pc, #608]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007714:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007718:	d107      	bne.n	800772a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800771a:	f107 030c 	add.w	r3, r7, #12
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fc9c 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007728:	e321      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800772a:	2300      	movs	r3, #0
 800772c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800772e:	e31e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007730:	4b8f      	ldr	r3, [pc, #572]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007734:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007738:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800773a:	4b8d      	ldr	r3, [pc, #564]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0304 	and.w	r3, r3, #4
 8007742:	2b04      	cmp	r3, #4
 8007744:	d10c      	bne.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8007746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007748:	2b00      	cmp	r3, #0
 800774a:	d109      	bne.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800774c:	4b88      	ldr	r3, [pc, #544]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	08db      	lsrs	r3, r3, #3
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	4a87      	ldr	r2, [pc, #540]	; (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
 800775c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800775e:	e01e      	b.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007760:	4b83      	ldr	r3, [pc, #524]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800776c:	d106      	bne.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800776e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007770:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007774:	d102      	bne.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007776:	4b80      	ldr	r3, [pc, #512]	; (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007778:	63fb      	str	r3, [r7, #60]	; 0x3c
 800777a:	e010      	b.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800777c:	4b7c      	ldr	r3, [pc, #496]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007784:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007788:	d106      	bne.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800778a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800778c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007790:	d102      	bne.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007792:	4b7a      	ldr	r3, [pc, #488]	; (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007794:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007796:	e002      	b.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007798:	2300      	movs	r3, #0
 800779a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800779c:	e2e7      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800779e:	e2e6      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80077a0:	4b77      	ldr	r3, [pc, #476]	; (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80077a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077a4:	e2e3      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80077a6:	2300      	movs	r3, #0
 80077a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077aa:	e2e0      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077b2:	f040 809c 	bne.w	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80077b6:	4b6e      	ldr	r3, [pc, #440]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80077b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80077be:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80077c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077c6:	d054      	beq.n	8007872 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 80077c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077ce:	f200 808b 	bhi.w	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80077d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077d8:	f000 8083 	beq.w	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 80077dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077e2:	f200 8081 	bhi.w	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80077e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077ec:	d02f      	beq.n	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80077ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077f4:	d878      	bhi.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80077f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d004      	beq.n	8007806 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80077fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007802:	d012      	beq.n	800782a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8007804:	e070      	b.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007806:	4b5a      	ldr	r3, [pc, #360]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800780e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007812:	d107      	bne.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007814:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007818:	4618      	mov	r0, r3
 800781a:	f000 fd73 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800781e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007820:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007822:	e2a4      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007824:	2300      	movs	r3, #0
 8007826:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007828:	e2a1      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800782a:	4b51      	ldr	r3, [pc, #324]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007832:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007836:	d107      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007838:	f107 0318 	add.w	r3, r7, #24
 800783c:	4618      	mov	r0, r3
 800783e:	f000 fab9 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007842:	69bb      	ldr	r3, [r7, #24]
 8007844:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8007846:	e292      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007848:	2300      	movs	r3, #0
 800784a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800784c:	e28f      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800784e:	4b48      	ldr	r3, [pc, #288]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007856:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800785a:	d107      	bne.n	800786c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800785c:	f107 030c 	add.w	r3, r7, #12
 8007860:	4618      	mov	r0, r3
 8007862:	f000 fbfb 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800786a:	e280      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800786c:	2300      	movs	r3, #0
 800786e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007870:	e27d      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007872:	4b3f      	ldr	r3, [pc, #252]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007876:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800787a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800787c:	4b3c      	ldr	r3, [pc, #240]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b04      	cmp	r3, #4
 8007886:	d10c      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8007888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800788a:	2b00      	cmp	r3, #0
 800788c:	d109      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800788e:	4b38      	ldr	r3, [pc, #224]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	08db      	lsrs	r3, r3, #3
 8007894:	f003 0303 	and.w	r3, r3, #3
 8007898:	4a36      	ldr	r2, [pc, #216]	; (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800789a:	fa22 f303 	lsr.w	r3, r2, r3
 800789e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078a0:	e01e      	b.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80078a2:	4b33      	ldr	r3, [pc, #204]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078ae:	d106      	bne.n	80078be <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 80078b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078b6:	d102      	bne.n	80078be <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80078b8:	4b2f      	ldr	r3, [pc, #188]	; (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80078ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078bc:	e010      	b.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80078be:	4b2c      	ldr	r3, [pc, #176]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80078ca:	d106      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80078cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078d2:	d102      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80078d4:	4b29      	ldr	r3, [pc, #164]	; (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80078d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078d8:	e002      	b.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80078da:	2300      	movs	r3, #0
 80078dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80078de:	e246      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80078e0:	e245      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80078e2:	4b27      	ldr	r3, [pc, #156]	; (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80078e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078e6:	e242      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80078e8:	2300      	movs	r3, #0
 80078ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078ec:	e23f      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f4:	f040 80a8 	bne.w	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80078f8:	4b1d      	ldr	r3, [pc, #116]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80078fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078fc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007900:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007904:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007908:	d060      	beq.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800790a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007910:	f200 8097 	bhi.w	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8007914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007916:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800791a:	f000 808f 	beq.w	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800791e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007920:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007924:	f200 808d 	bhi.w	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8007928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800792e:	d03b      	beq.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8007930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007936:	f200 8084 	bhi.w	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800793a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793c:	2b00      	cmp	r3, #0
 800793e:	d004      	beq.n	800794a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8007940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007946:	d01d      	beq.n	8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8007948:	e07b      	b.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800794a:	4b09      	ldr	r3, [pc, #36]	; (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007952:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007956:	d107      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800795c:	4618      	mov	r0, r3
 800795e:	f000 fcd1 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007966:	e202      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800796c:	e1ff      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800796e:	bf00      	nop
 8007970:	58024400 	.word	0x58024400
 8007974:	03d09000 	.word	0x03d09000
 8007978:	003d0900 	.word	0x003d0900
 800797c:	007a1200 	.word	0x007a1200
 8007980:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007984:	4ba3      	ldr	r3, [pc, #652]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800798c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007990:	d107      	bne.n	80079a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007992:	f107 0318 	add.w	r3, r7, #24
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fa0c 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80079a0:	e1e5      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80079a2:	2300      	movs	r3, #0
 80079a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079a6:	e1e2      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079a8:	4b9a      	ldr	r3, [pc, #616]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079b4:	d107      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079b6:	f107 030c 	add.w	r3, r7, #12
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fb4e 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80079c4:	e1d3      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80079c6:	2300      	movs	r3, #0
 80079c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079ca:	e1d0      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80079cc:	4b91      	ldr	r3, [pc, #580]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80079ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079d4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079d6:	4b8f      	ldr	r3, [pc, #572]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0304 	and.w	r3, r3, #4
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d10c      	bne.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 80079e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d109      	bne.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80079e8:	4b8a      	ldr	r3, [pc, #552]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	08db      	lsrs	r3, r3, #3
 80079ee:	f003 0303 	and.w	r3, r3, #3
 80079f2:	4a89      	ldr	r2, [pc, #548]	; (8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80079f4:	fa22 f303 	lsr.w	r3, r2, r3
 80079f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079fa:	e01e      	b.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079fc:	4b85      	ldr	r3, [pc, #532]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a08:	d106      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 8007a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a10:	d102      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007a12:	4b82      	ldr	r3, [pc, #520]	; (8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007a14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a16:	e010      	b.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a18:	4b7e      	ldr	r3, [pc, #504]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a24:	d106      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a2c:	d102      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007a2e:	4b7c      	ldr	r3, [pc, #496]	; (8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a32:	e002      	b.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007a34:	2300      	movs	r3, #0
 8007a36:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007a38:	e199      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007a3a:	e198      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007a3c:	4b79      	ldr	r3, [pc, #484]	; (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a40:	e195      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007a42:	2300      	movs	r3, #0
 8007a44:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a46:	e192      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007a4e:	d173      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007a50:	4b70      	ldr	r3, [pc, #448]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007a58:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a60:	d02f      	beq.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a68:	d863      	bhi.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8007a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d004      	beq.n	8007a7a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8007a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a76:	d012      	beq.n	8007a9e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8007a78:	e05b      	b.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a7a:	4b66      	ldr	r3, [pc, #408]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a86:	d107      	bne.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a88:	f107 0318 	add.w	r3, r7, #24
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 f991 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007a96:	e16a      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a9c:	e167      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007a9e:	4b5d      	ldr	r3, [pc, #372]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007aa6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007aaa:	d107      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007aac:	f107 030c 	add.w	r3, r7, #12
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f000 fad3 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007aba:	e158      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007abc:	2300      	movs	r3, #0
 8007abe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ac0:	e155      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007ac2:	4b54      	ldr	r3, [pc, #336]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ac6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007aca:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007acc:	4b51      	ldr	r3, [pc, #324]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 0304 	and.w	r3, r3, #4
 8007ad4:	2b04      	cmp	r3, #4
 8007ad6:	d10c      	bne.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d109      	bne.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ade:	4b4d      	ldr	r3, [pc, #308]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	08db      	lsrs	r3, r3, #3
 8007ae4:	f003 0303 	and.w	r3, r3, #3
 8007ae8:	4a4b      	ldr	r2, [pc, #300]	; (8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007aea:	fa22 f303 	lsr.w	r3, r2, r3
 8007aee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007af0:	e01e      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007af2:	4b48      	ldr	r3, [pc, #288]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007afe:	d106      	bne.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8007b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b06:	d102      	bne.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007b08:	4b44      	ldr	r3, [pc, #272]	; (8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b0c:	e010      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b0e:	4b41      	ldr	r3, [pc, #260]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b1a:	d106      	bne.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8007b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b22:	d102      	bne.n	8007b2a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007b24:	4b3e      	ldr	r3, [pc, #248]	; (8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b28:	e002      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007b2e:	e11e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007b30:	e11d      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007b32:	2300      	movs	r3, #0
 8007b34:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b36:	e11a      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b3e:	d133      	bne.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007b40:	4b34      	ldr	r3, [pc, #208]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b48:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d004      	beq.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8007b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b56:	d012      	beq.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8007b58:	e023      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007b5a:	4b2e      	ldr	r3, [pc, #184]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b66:	d107      	bne.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f000 fbc9 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b74:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007b76:	e0fa      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b7c:	e0f7      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b7e:	4b25      	ldr	r3, [pc, #148]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b8a:	d107      	bne.n	8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b8c:	f107 0318 	add.w	r3, r7, #24
 8007b90:	4618      	mov	r0, r3
 8007b92:	f000 f90f 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b96:	6a3b      	ldr	r3, [r7, #32]
 8007b98:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007b9a:	e0e8      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ba0:	e0e5      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ba6:	e0e2      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007bae:	f040 808f 	bne.w	8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007bb2:	4b18      	ldr	r3, [pc, #96]	; (8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bb6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007bba:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007bc2:	d075      	beq.n	8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8007bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007bca:	d87e      	bhi.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bd2:	d060      	beq.n	8007c96 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bda:	d876      	bhi.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007be2:	d045      	beq.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8007be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007bea:	d86e      	bhi.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bf2:	d02b      	beq.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bfa:	d866      	bhi.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d004      	beq.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8007c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c08:	d00e      	beq.n	8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8007c0a:	e05e      	b.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007c0c:	f000 f8bc 	bl	8007d88 <HAL_RCCEx_GetD3PCLK1Freq>
 8007c10:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007c12:	e0ac      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007c14:	58024400 	.word	0x58024400
 8007c18:	03d09000 	.word	0x03d09000
 8007c1c:	003d0900 	.word	0x003d0900
 8007c20:	007a1200 	.word	0x007a1200
 8007c24:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c28:	4b53      	ldr	r3, [pc, #332]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c34:	d107      	bne.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c36:	f107 0318 	add.w	r3, r7, #24
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f000 f8ba 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c40:	69fb      	ldr	r3, [r7, #28]
 8007c42:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c44:	e093      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c46:	2300      	movs	r3, #0
 8007c48:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c4a:	e090      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c4c:	4b4a      	ldr	r3, [pc, #296]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c58:	d107      	bne.n	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c5a:	f107 030c 	add.w	r3, r7, #12
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f000 f9fc 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c68:	e081      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c6e:	e07e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c70:	4b41      	ldr	r3, [pc, #260]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b04      	cmp	r3, #4
 8007c7a:	d109      	bne.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007c7c:	4b3e      	ldr	r3, [pc, #248]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	08db      	lsrs	r3, r3, #3
 8007c82:	f003 0303 	and.w	r3, r3, #3
 8007c86:	4a3d      	ldr	r2, [pc, #244]	; (8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8007c88:	fa22 f303 	lsr.w	r3, r2, r3
 8007c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c8e:	e06e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c90:	2300      	movs	r3, #0
 8007c92:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c94:	e06b      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007c96:	4b38      	ldr	r3, [pc, #224]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ca2:	d102      	bne.n	8007caa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8007ca4:	4b36      	ldr	r3, [pc, #216]	; (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8007ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007ca8:	e061      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007caa:	2300      	movs	r3, #0
 8007cac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007cae:	e05e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007cb0:	4b31      	ldr	r3, [pc, #196]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007cbc:	d102      	bne.n	8007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 8007cbe:	4b31      	ldr	r3, [pc, #196]	; (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007cc2:	e054      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007cc8:	e051      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007cce:	e04e      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cd6:	d148      	bne.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8007cd8:	4b27      	ldr	r3, [pc, #156]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ce0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ce8:	d02a      	beq.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8007cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cf0:	d838      	bhi.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d004      	beq.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8007cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cfe:	d00d      	beq.n	8007d1c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8007d00:	e030      	b.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007d02:	4b1d      	ldr	r3, [pc, #116]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d0e:	d102      	bne.n	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 8007d10:	4b1c      	ldr	r3, [pc, #112]	; (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007d12:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007d14:	e02b      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d16:	2300      	movs	r3, #0
 8007d18:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d1a:	e028      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d1c:	4b16      	ldr	r3, [pc, #88]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d28:	d107      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f000 fae8 	bl	8008304 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d36:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007d38:	e019      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d3e:	e016      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007d40:	4b0d      	ldr	r3, [pc, #52]	; (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d4c:	d107      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d4e:	f107 0318 	add.w	r3, r7, #24
 8007d52:	4618      	mov	r0, r3
 8007d54:	f000 f82e 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007d5c:	e007      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d62:	e004      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007d64:	2300      	movs	r3, #0
 8007d66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d68:	e001      	b.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3740      	adds	r7, #64	; 0x40
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	58024400 	.word	0x58024400
 8007d7c:	03d09000 	.word	0x03d09000
 8007d80:	003d0900 	.word	0x003d0900
 8007d84:	007a1200 	.word	0x007a1200

08007d88 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007d8c:	f7fe fb8e 	bl	80064ac <HAL_RCC_GetHCLKFreq>
 8007d90:	4602      	mov	r2, r0
 8007d92:	4b06      	ldr	r3, [pc, #24]	; (8007dac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	091b      	lsrs	r3, r3, #4
 8007d98:	f003 0307 	and.w	r3, r3, #7
 8007d9c:	4904      	ldr	r1, [pc, #16]	; (8007db0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007d9e:	5ccb      	ldrb	r3, [r1, r3]
 8007da0:	f003 031f 	and.w	r3, r3, #31
 8007da4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	58024400 	.word	0x58024400
 8007db0:	0800c9dc 	.word	0x0800c9dc

08007db4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b089      	sub	sp, #36	; 0x24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dbc:	4ba1      	ldr	r3, [pc, #644]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dc0:	f003 0303 	and.w	r3, r3, #3
 8007dc4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007dc6:	4b9f      	ldr	r3, [pc, #636]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dca:	0b1b      	lsrs	r3, r3, #12
 8007dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007dd0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007dd2:	4b9c      	ldr	r3, [pc, #624]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd6:	091b      	lsrs	r3, r3, #4
 8007dd8:	f003 0301 	and.w	r3, r3, #1
 8007ddc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007dde:	4b99      	ldr	r3, [pc, #612]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007de2:	08db      	lsrs	r3, r3, #3
 8007de4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	fb02 f303 	mul.w	r3, r2, r3
 8007dee:	ee07 3a90 	vmov	s15, r3
 8007df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007df6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f000 8111 	beq.w	8008024 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007e02:	69bb      	ldr	r3, [r7, #24]
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	f000 8083 	beq.w	8007f10 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	f200 80a1 	bhi.w	8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d003      	beq.n	8007e20 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007e18:	69bb      	ldr	r3, [r7, #24]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d056      	beq.n	8007ecc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007e1e:	e099      	b.n	8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e20:	4b88      	ldr	r3, [pc, #544]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 0320 	and.w	r3, r3, #32
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d02d      	beq.n	8007e88 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e2c:	4b85      	ldr	r3, [pc, #532]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	08db      	lsrs	r3, r3, #3
 8007e32:	f003 0303 	and.w	r3, r3, #3
 8007e36:	4a84      	ldr	r2, [pc, #528]	; (8008048 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	ee07 3a90 	vmov	s15, r3
 8007e44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	ee07 3a90 	vmov	s15, r3
 8007e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e56:	4b7b      	ldr	r3, [pc, #492]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e5e:	ee07 3a90 	vmov	s15, r3
 8007e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e6a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800804c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e82:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007e86:	e087      	b.n	8007f98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	ee07 3a90 	vmov	s15, r3
 8007e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e92:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008050 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e9a:	4b6a      	ldr	r3, [pc, #424]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea2:	ee07 3a90 	vmov	s15, r3
 8007ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eae:	eddf 5a67 	vldr	s11, [pc, #412]	; 800804c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ec6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007eca:	e065      	b.n	8007f98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	ee07 3a90 	vmov	s15, r3
 8007ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ed6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008054 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ede:	4b59      	ldr	r3, [pc, #356]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ee6:	ee07 3a90 	vmov	s15, r3
 8007eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ef2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800804c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007efe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f0e:	e043      	b.n	8007f98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	ee07 3a90 	vmov	s15, r3
 8007f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f1a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008058 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f22:	4b48      	ldr	r3, [pc, #288]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f2a:	ee07 3a90 	vmov	s15, r3
 8007f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f32:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f36:	eddf 5a45 	vldr	s11, [pc, #276]	; 800804c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f52:	e021      	b.n	8007f98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	ee07 3a90 	vmov	s15, r3
 8007f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f5e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008054 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f66:	4b37      	ldr	r3, [pc, #220]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f6e:	ee07 3a90 	vmov	s15, r3
 8007f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f76:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f7a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800804c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f96:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007f98:	4b2a      	ldr	r3, [pc, #168]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9c:	0a5b      	lsrs	r3, r3, #9
 8007f9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fa2:	ee07 3a90 	vmov	s15, r3
 8007fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007faa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fbe:	ee17 2a90 	vmov	r2, s15
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007fc6:	4b1f      	ldr	r3, [pc, #124]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fca:	0c1b      	lsrs	r3, r3, #16
 8007fcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fd0:	ee07 3a90 	vmov	s15, r3
 8007fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fe0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fe8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fec:	ee17 2a90 	vmov	r2, s15
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007ff4:	4b13      	ldr	r3, [pc, #76]	; (8008044 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff8:	0e1b      	lsrs	r3, r3, #24
 8007ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ffe:	ee07 3a90 	vmov	s15, r3
 8008002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008006:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800800a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800800e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800801a:	ee17 2a90 	vmov	r2, s15
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008022:	e008      	b.n	8008036 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	609a      	str	r2, [r3, #8]
}
 8008036:	bf00      	nop
 8008038:	3724      	adds	r7, #36	; 0x24
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	58024400 	.word	0x58024400
 8008048:	03d09000 	.word	0x03d09000
 800804c:	46000000 	.word	0x46000000
 8008050:	4c742400 	.word	0x4c742400
 8008054:	4a742400 	.word	0x4a742400
 8008058:	4af42400 	.word	0x4af42400

0800805c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800805c:	b480      	push	{r7}
 800805e:	b089      	sub	sp, #36	; 0x24
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008064:	4ba1      	ldr	r3, [pc, #644]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008068:	f003 0303 	and.w	r3, r3, #3
 800806c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800806e:	4b9f      	ldr	r3, [pc, #636]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008072:	0d1b      	lsrs	r3, r3, #20
 8008074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008078:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800807a:	4b9c      	ldr	r3, [pc, #624]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800807c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807e:	0a1b      	lsrs	r3, r3, #8
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008086:	4b99      	ldr	r3, [pc, #612]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800808a:	08db      	lsrs	r3, r3, #3
 800808c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008090:	693a      	ldr	r2, [r7, #16]
 8008092:	fb02 f303 	mul.w	r3, r2, r3
 8008096:	ee07 3a90 	vmov	s15, r3
 800809a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800809e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 8111 	beq.w	80082cc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	f000 8083 	beq.w	80081b8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	f200 80a1 	bhi.w	80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d003      	beq.n	80080c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d056      	beq.n	8008174 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80080c6:	e099      	b.n	80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80080c8:	4b88      	ldr	r3, [pc, #544]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0320 	and.w	r3, r3, #32
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d02d      	beq.n	8008130 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80080d4:	4b85      	ldr	r3, [pc, #532]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	08db      	lsrs	r3, r3, #3
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	4a84      	ldr	r2, [pc, #528]	; (80082f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80080e0:	fa22 f303 	lsr.w	r3, r2, r3
 80080e4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	ee07 3a90 	vmov	s15, r3
 80080ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	ee07 3a90 	vmov	s15, r3
 80080f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080fe:	4b7b      	ldr	r3, [pc, #492]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008106:	ee07 3a90 	vmov	s15, r3
 800810a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800810e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008112:	eddf 5a78 	vldr	s11, [pc, #480]	; 80082f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800811a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800811e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800812a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800812e:	e087      	b.n	8008240 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	ee07 3a90 	vmov	s15, r3
 8008136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800813a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80082f8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800813e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008142:	4b6a      	ldr	r3, [pc, #424]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800814a:	ee07 3a90 	vmov	s15, r3
 800814e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008152:	ed97 6a03 	vldr	s12, [r7, #12]
 8008156:	eddf 5a67 	vldr	s11, [pc, #412]	; 80082f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800815a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800815e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800816e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008172:	e065      	b.n	8008240 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	ee07 3a90 	vmov	s15, r3
 800817a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800817e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80082fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008186:	4b59      	ldr	r3, [pc, #356]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800818e:	ee07 3a90 	vmov	s15, r3
 8008192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008196:	ed97 6a03 	vldr	s12, [r7, #12]
 800819a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80082f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800819e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081b6:	e043      	b.n	8008240 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008300 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80081c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081ca:	4b48      	ldr	r3, [pc, #288]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081d2:	ee07 3a90 	vmov	s15, r3
 80081d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081da:	ed97 6a03 	vldr	s12, [r7, #12]
 80081de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80082f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80081e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081fa:	e021      	b.n	8008240 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	ee07 3a90 	vmov	s15, r3
 8008202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008206:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80082fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800820a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800820e:	4b37      	ldr	r3, [pc, #220]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008216:	ee07 3a90 	vmov	s15, r3
 800821a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800821e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008222:	eddf 5a34 	vldr	s11, [pc, #208]	; 80082f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008226:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800822a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800822e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008232:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800823a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800823e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008240:	4b2a      	ldr	r3, [pc, #168]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008244:	0a5b      	lsrs	r3, r3, #9
 8008246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800824a:	ee07 3a90 	vmov	s15, r3
 800824e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008252:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008256:	ee37 7a87 	vadd.f32	s14, s15, s14
 800825a:	edd7 6a07 	vldr	s13, [r7, #28]
 800825e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008262:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008266:	ee17 2a90 	vmov	r2, s15
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800826e:	4b1f      	ldr	r3, [pc, #124]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008272:	0c1b      	lsrs	r3, r3, #16
 8008274:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008278:	ee07 3a90 	vmov	s15, r3
 800827c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008280:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008284:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008288:	edd7 6a07 	vldr	s13, [r7, #28]
 800828c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008294:	ee17 2a90 	vmov	r2, s15
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800829c:	4b13      	ldr	r3, [pc, #76]	; (80082ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800829e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a0:	0e1b      	lsrs	r3, r3, #24
 80082a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082a6:	ee07 3a90 	vmov	s15, r3
 80082aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80082ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082c2:	ee17 2a90 	vmov	r2, s15
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80082ca:	e008      	b.n	80082de <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	609a      	str	r2, [r3, #8]
}
 80082de:	bf00      	nop
 80082e0:	3724      	adds	r7, #36	; 0x24
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	58024400 	.word	0x58024400
 80082f0:	03d09000 	.word	0x03d09000
 80082f4:	46000000 	.word	0x46000000
 80082f8:	4c742400 	.word	0x4c742400
 80082fc:	4a742400 	.word	0x4a742400
 8008300:	4af42400 	.word	0x4af42400

08008304 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8008304:	b480      	push	{r7}
 8008306:	b089      	sub	sp, #36	; 0x24
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800830c:	4ba0      	ldr	r3, [pc, #640]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800830e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008316:	4b9e      	ldr	r3, [pc, #632]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	091b      	lsrs	r3, r3, #4
 800831c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008320:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008322:	4b9b      	ldr	r3, [pc, #620]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800832c:	4b98      	ldr	r3, [pc, #608]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800832e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008330:	08db      	lsrs	r3, r3, #3
 8008332:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008336:	693a      	ldr	r2, [r7, #16]
 8008338:	fb02 f303 	mul.w	r3, r2, r3
 800833c:	ee07 3a90 	vmov	s15, r3
 8008340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008344:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 8111 	beq.w	8008572 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	2b02      	cmp	r3, #2
 8008354:	f000 8083 	beq.w	800845e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	2b02      	cmp	r3, #2
 800835c:	f200 80a1 	bhi.w	80084a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	2b01      	cmp	r3, #1
 800836a:	d056      	beq.n	800841a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800836c:	e099      	b.n	80084a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800836e:	4b88      	ldr	r3, [pc, #544]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 0320 	and.w	r3, r3, #32
 8008376:	2b00      	cmp	r3, #0
 8008378:	d02d      	beq.n	80083d6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800837a:	4b85      	ldr	r3, [pc, #532]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	08db      	lsrs	r3, r3, #3
 8008380:	f003 0303 	and.w	r3, r3, #3
 8008384:	4a83      	ldr	r2, [pc, #524]	; (8008594 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008386:	fa22 f303 	lsr.w	r3, r2, r3
 800838a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	ee07 3a90 	vmov	s15, r3
 8008392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	ee07 3a90 	vmov	s15, r3
 800839c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083a4:	4b7a      	ldr	r3, [pc, #488]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083ac:	ee07 3a90 	vmov	s15, r3
 80083b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083b4:	ed97 6a03 	vldr	s12, [r7, #12]
 80083b8:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008598 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80083bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80083c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083d0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80083d4:	e087      	b.n	80084e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	ee07 3a90 	vmov	s15, r3
 80083dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083e0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800859c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80083e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083e8:	4b69      	ldr	r3, [pc, #420]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083f0:	ee07 3a90 	vmov	s15, r3
 80083f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083f8:	ed97 6a03 	vldr	s12, [r7, #12]
 80083fc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008598 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008400:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008404:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008408:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800840c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008414:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008418:	e065      	b.n	80084e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	ee07 3a90 	vmov	s15, r3
 8008420:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008424:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80085a0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008428:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800842c:	4b58      	ldr	r3, [pc, #352]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800842e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008434:	ee07 3a90 	vmov	s15, r3
 8008438:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800843c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008440:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008598 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008444:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008448:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800844c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008450:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008458:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800845c:	e043      	b.n	80084e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	ee07 3a90 	vmov	s15, r3
 8008464:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008468:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80085a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800846c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008470:	4b47      	ldr	r3, [pc, #284]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008474:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008478:	ee07 3a90 	vmov	s15, r3
 800847c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008480:	ed97 6a03 	vldr	s12, [r7, #12]
 8008484:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008598 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008488:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800848c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008490:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008494:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800849c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80084a0:	e021      	b.n	80084e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	ee07 3a90 	vmov	s15, r3
 80084a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084ac:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800859c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80084b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084b4:	4b36      	ldr	r3, [pc, #216]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80084b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084bc:	ee07 3a90 	vmov	s15, r3
 80084c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80084c8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008598 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80084cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084e0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80084e4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80084e6:	4b2a      	ldr	r3, [pc, #168]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80084e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ea:	0a5b      	lsrs	r3, r3, #9
 80084ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084f0:	ee07 3a90 	vmov	s15, r3
 80084f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80084fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008500:	edd7 6a07 	vldr	s13, [r7, #28]
 8008504:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008508:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800850c:	ee17 2a90 	vmov	r2, s15
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008514:	4b1e      	ldr	r3, [pc, #120]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008518:	0c1b      	lsrs	r3, r3, #16
 800851a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800851e:	ee07 3a90 	vmov	s15, r3
 8008522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008526:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800852a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800852e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800853a:	ee17 2a90 	vmov	r2, s15
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008542:	4b13      	ldr	r3, [pc, #76]	; (8008590 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008546:	0e1b      	lsrs	r3, r3, #24
 8008548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800854c:	ee07 3a90 	vmov	s15, r3
 8008550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008554:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008558:	ee37 7a87 	vadd.f32	s14, s15, s14
 800855c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008564:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008568:	ee17 2a90 	vmov	r2, s15
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008570:	e008      	b.n	8008584 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	609a      	str	r2, [r3, #8]
}
 8008584:	bf00      	nop
 8008586:	3724      	adds	r7, #36	; 0x24
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr
 8008590:	58024400 	.word	0x58024400
 8008594:	03d09000 	.word	0x03d09000
 8008598:	46000000 	.word	0x46000000
 800859c:	4c742400 	.word	0x4c742400
 80085a0:	4a742400 	.word	0x4a742400
 80085a4:	4af42400 	.word	0x4af42400

080085a8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80085b6:	4b53      	ldr	r3, [pc, #332]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80085b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ba:	f003 0303 	and.w	r3, r3, #3
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d101      	bne.n	80085c6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e099      	b.n	80086fa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80085c6:	4b4f      	ldr	r3, [pc, #316]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a4e      	ldr	r2, [pc, #312]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80085cc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80085d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085d2:	f7fa fad9 	bl	8002b88 <HAL_GetTick>
 80085d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80085d8:	e008      	b.n	80085ec <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80085da:	f7fa fad5 	bl	8002b88 <HAL_GetTick>
 80085de:	4602      	mov	r2, r0
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	1ad3      	subs	r3, r2, r3
 80085e4:	2b02      	cmp	r3, #2
 80085e6:	d901      	bls.n	80085ec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e086      	b.n	80086fa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80085ec:	4b45      	ldr	r3, [pc, #276]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1f0      	bne.n	80085da <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80085f8:	4b42      	ldr	r3, [pc, #264]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80085fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	031b      	lsls	r3, r3, #12
 8008606:	493f      	ldr	r1, [pc, #252]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008608:	4313      	orrs	r3, r2
 800860a:	628b      	str	r3, [r1, #40]	; 0x28
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	3b01      	subs	r3, #1
 8008612:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	3b01      	subs	r3, #1
 800861c:	025b      	lsls	r3, r3, #9
 800861e:	b29b      	uxth	r3, r3
 8008620:	431a      	orrs	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	3b01      	subs	r3, #1
 8008628:	041b      	lsls	r3, r3, #16
 800862a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800862e:	431a      	orrs	r2, r3
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	691b      	ldr	r3, [r3, #16]
 8008634:	3b01      	subs	r3, #1
 8008636:	061b      	lsls	r3, r3, #24
 8008638:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800863c:	4931      	ldr	r1, [pc, #196]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 800863e:	4313      	orrs	r3, r2
 8008640:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008642:	4b30      	ldr	r3, [pc, #192]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008646:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	695b      	ldr	r3, [r3, #20]
 800864e:	492d      	ldr	r1, [pc, #180]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008650:	4313      	orrs	r3, r2
 8008652:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008654:	4b2b      	ldr	r3, [pc, #172]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008658:	f023 0220 	bic.w	r2, r3, #32
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	4928      	ldr	r1, [pc, #160]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008662:	4313      	orrs	r3, r2
 8008664:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008666:	4b27      	ldr	r3, [pc, #156]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800866a:	4a26      	ldr	r2, [pc, #152]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 800866c:	f023 0310 	bic.w	r3, r3, #16
 8008670:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008672:	4b24      	ldr	r3, [pc, #144]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008674:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008676:	4b24      	ldr	r3, [pc, #144]	; (8008708 <RCCEx_PLL2_Config+0x160>)
 8008678:	4013      	ands	r3, r2
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	69d2      	ldr	r2, [r2, #28]
 800867e:	00d2      	lsls	r2, r2, #3
 8008680:	4920      	ldr	r1, [pc, #128]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008682:	4313      	orrs	r3, r2
 8008684:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008686:	4b1f      	ldr	r3, [pc, #124]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 8008688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800868a:	4a1e      	ldr	r2, [pc, #120]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 800868c:	f043 0310 	orr.w	r3, r3, #16
 8008690:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d106      	bne.n	80086a6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008698:	4b1a      	ldr	r3, [pc, #104]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 800869a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869c:	4a19      	ldr	r2, [pc, #100]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 800869e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80086a4:	e00f      	b.n	80086c6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d106      	bne.n	80086ba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80086ac:	4b15      	ldr	r3, [pc, #84]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b0:	4a14      	ldr	r2, [pc, #80]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80086b8:	e005      	b.n	80086c6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80086ba:	4b12      	ldr	r3, [pc, #72]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086be:	4a11      	ldr	r2, [pc, #68]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80086c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80086c6:	4b0f      	ldr	r3, [pc, #60]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a0e      	ldr	r2, [pc, #56]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80086d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086d2:	f7fa fa59 	bl	8002b88 <HAL_GetTick>
 80086d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80086d8:	e008      	b.n	80086ec <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80086da:	f7fa fa55 	bl	8002b88 <HAL_GetTick>
 80086de:	4602      	mov	r2, r0
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	1ad3      	subs	r3, r2, r3
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d901      	bls.n	80086ec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80086e8:	2303      	movs	r3, #3
 80086ea:	e006      	b.n	80086fa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80086ec:	4b05      	ldr	r3, [pc, #20]	; (8008704 <RCCEx_PLL2_Config+0x15c>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d0f0      	beq.n	80086da <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	58024400 	.word	0x58024400
 8008708:	ffff0007 	.word	0xffff0007

0800870c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800871a:	4b53      	ldr	r3, [pc, #332]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 800871c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800871e:	f003 0303 	and.w	r3, r3, #3
 8008722:	2b03      	cmp	r3, #3
 8008724:	d101      	bne.n	800872a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e099      	b.n	800885e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800872a:	4b4f      	ldr	r3, [pc, #316]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a4e      	ldr	r2, [pc, #312]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008730:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008734:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008736:	f7fa fa27 	bl	8002b88 <HAL_GetTick>
 800873a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800873c:	e008      	b.n	8008750 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800873e:	f7fa fa23 	bl	8002b88 <HAL_GetTick>
 8008742:	4602      	mov	r2, r0
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	2b02      	cmp	r3, #2
 800874a:	d901      	bls.n	8008750 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800874c:	2303      	movs	r3, #3
 800874e:	e086      	b.n	800885e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008750:	4b45      	ldr	r3, [pc, #276]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d1f0      	bne.n	800873e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800875c:	4b42      	ldr	r3, [pc, #264]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 800875e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008760:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	051b      	lsls	r3, r3, #20
 800876a:	493f      	ldr	r1, [pc, #252]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 800876c:	4313      	orrs	r3, r2
 800876e:	628b      	str	r3, [r1, #40]	; 0x28
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	3b01      	subs	r3, #1
 8008776:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	3b01      	subs	r3, #1
 8008780:	025b      	lsls	r3, r3, #9
 8008782:	b29b      	uxth	r3, r3
 8008784:	431a      	orrs	r2, r3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	3b01      	subs	r3, #1
 800878c:	041b      	lsls	r3, r3, #16
 800878e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008792:	431a      	orrs	r2, r3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	3b01      	subs	r3, #1
 800879a:	061b      	lsls	r3, r3, #24
 800879c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80087a0:	4931      	ldr	r1, [pc, #196]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087a2:	4313      	orrs	r3, r2
 80087a4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80087a6:	4b30      	ldr	r3, [pc, #192]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	492d      	ldr	r1, [pc, #180]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087b4:	4313      	orrs	r3, r2
 80087b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80087b8:	4b2b      	ldr	r3, [pc, #172]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087bc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	699b      	ldr	r3, [r3, #24]
 80087c4:	4928      	ldr	r1, [pc, #160]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087c6:	4313      	orrs	r3, r2
 80087c8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80087ca:	4b27      	ldr	r3, [pc, #156]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ce:	4a26      	ldr	r2, [pc, #152]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087d4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80087d6:	4b24      	ldr	r3, [pc, #144]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087da:	4b24      	ldr	r3, [pc, #144]	; (800886c <RCCEx_PLL3_Config+0x160>)
 80087dc:	4013      	ands	r3, r2
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	69d2      	ldr	r2, [r2, #28]
 80087e2:	00d2      	lsls	r2, r2, #3
 80087e4:	4920      	ldr	r1, [pc, #128]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80087ea:	4b1f      	ldr	r3, [pc, #124]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ee:	4a1e      	ldr	r2, [pc, #120]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087f4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d106      	bne.n	800880a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80087fc:	4b1a      	ldr	r3, [pc, #104]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 80087fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008800:	4a19      	ldr	r2, [pc, #100]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008802:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008806:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008808:	e00f      	b.n	800882a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	2b01      	cmp	r3, #1
 800880e:	d106      	bne.n	800881e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008810:	4b15      	ldr	r3, [pc, #84]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008814:	4a14      	ldr	r2, [pc, #80]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008816:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800881a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800881c:	e005      	b.n	800882a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800881e:	4b12      	ldr	r3, [pc, #72]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008822:	4a11      	ldr	r2, [pc, #68]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008824:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008828:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800882a:	4b0f      	ldr	r3, [pc, #60]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a0e      	ldr	r2, [pc, #56]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008834:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008836:	f7fa f9a7 	bl	8002b88 <HAL_GetTick>
 800883a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800883c:	e008      	b.n	8008850 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800883e:	f7fa f9a3 	bl	8002b88 <HAL_GetTick>
 8008842:	4602      	mov	r2, r0
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	2b02      	cmp	r3, #2
 800884a:	d901      	bls.n	8008850 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800884c:	2303      	movs	r3, #3
 800884e:	e006      	b.n	800885e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008850:	4b05      	ldr	r3, [pc, #20]	; (8008868 <RCCEx_PLL3_Config+0x15c>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008858:	2b00      	cmp	r3, #0
 800885a:	d0f0      	beq.n	800883e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800885c:	7bfb      	ldrb	r3, [r7, #15]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	58024400 	.word	0x58024400
 800886c:	ffff0007 	.word	0xffff0007

08008870 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e049      	b.n	8008916 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d106      	bne.n	800889c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7f9 fdee 	bl	8002478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f000 fea6 	bl	8009600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	d001      	beq.n	8008938 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e054      	b.n	80089e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2202      	movs	r2, #2
 800893c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68da      	ldr	r2, [r3, #12]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f042 0201 	orr.w	r2, r2, #1
 800894e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a26      	ldr	r2, [pc, #152]	; (80089f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d022      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008962:	d01d      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a22      	ldr	r2, [pc, #136]	; (80089f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d018      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a21      	ldr	r2, [pc, #132]	; (80089f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d013      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a1f      	ldr	r2, [pc, #124]	; (80089fc <HAL_TIM_Base_Start_IT+0xdc>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d00e      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a1e      	ldr	r2, [pc, #120]	; (8008a00 <HAL_TIM_Base_Start_IT+0xe0>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d009      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a1c      	ldr	r2, [pc, #112]	; (8008a04 <HAL_TIM_Base_Start_IT+0xe4>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d004      	beq.n	80089a0 <HAL_TIM_Base_Start_IT+0x80>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a1b      	ldr	r2, [pc, #108]	; (8008a08 <HAL_TIM_Base_Start_IT+0xe8>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d115      	bne.n	80089cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689a      	ldr	r2, [r3, #8]
 80089a6:	4b19      	ldr	r3, [pc, #100]	; (8008a0c <HAL_TIM_Base_Start_IT+0xec>)
 80089a8:	4013      	ands	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2b06      	cmp	r3, #6
 80089b0:	d015      	beq.n	80089de <HAL_TIM_Base_Start_IT+0xbe>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089b8:	d011      	beq.n	80089de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f042 0201 	orr.w	r2, r2, #1
 80089c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ca:	e008      	b.n	80089de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0201 	orr.w	r2, r2, #1
 80089da:	601a      	str	r2, [r3, #0]
 80089dc:	e000      	b.n	80089e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089e0:	2300      	movs	r3, #0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	40010000 	.word	0x40010000
 80089f4:	40000400 	.word	0x40000400
 80089f8:	40000800 	.word	0x40000800
 80089fc:	40000c00 	.word	0x40000c00
 8008a00:	40010400 	.word	0x40010400
 8008a04:	40001800 	.word	0x40001800
 8008a08:	40014000 	.word	0x40014000
 8008a0c:	00010007 	.word	0x00010007

08008a10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d101      	bne.n	8008a22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e049      	b.n	8008ab6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d106      	bne.n	8008a3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f841 	bl	8008abe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	4610      	mov	r0, r2
 8008a50:	f000 fdd6 	bl	8009600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3708      	adds	r7, #8
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008abe:	b480      	push	{r7}
 8008ac0:	b083      	sub	sp, #12
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ac6:	bf00      	nop
 8008ac8:	370c      	adds	r7, #12
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr
	...

08008ad4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d109      	bne.n	8008af8 <HAL_TIM_PWM_Start+0x24>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	bf14      	ite	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	2300      	moveq	r3, #0
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	e03c      	b.n	8008b72 <HAL_TIM_PWM_Start+0x9e>
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d109      	bne.n	8008b12 <HAL_TIM_PWM_Start+0x3e>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	bf14      	ite	ne
 8008b0a:	2301      	movne	r3, #1
 8008b0c:	2300      	moveq	r3, #0
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	e02f      	b.n	8008b72 <HAL_TIM_PWM_Start+0x9e>
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b08      	cmp	r3, #8
 8008b16:	d109      	bne.n	8008b2c <HAL_TIM_PWM_Start+0x58>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	bf14      	ite	ne
 8008b24:	2301      	movne	r3, #1
 8008b26:	2300      	moveq	r3, #0
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	e022      	b.n	8008b72 <HAL_TIM_PWM_Start+0x9e>
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	2b0c      	cmp	r3, #12
 8008b30:	d109      	bne.n	8008b46 <HAL_TIM_PWM_Start+0x72>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	bf14      	ite	ne
 8008b3e:	2301      	movne	r3, #1
 8008b40:	2300      	moveq	r3, #0
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	e015      	b.n	8008b72 <HAL_TIM_PWM_Start+0x9e>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	2b10      	cmp	r3, #16
 8008b4a:	d109      	bne.n	8008b60 <HAL_TIM_PWM_Start+0x8c>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	bf14      	ite	ne
 8008b58:	2301      	movne	r3, #1
 8008b5a:	2300      	moveq	r3, #0
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	e008      	b.n	8008b72 <HAL_TIM_PWM_Start+0x9e>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	bf14      	ite	ne
 8008b6c:	2301      	movne	r3, #1
 8008b6e:	2300      	moveq	r3, #0
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e0a1      	b.n	8008cbe <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d104      	bne.n	8008b8a <HAL_TIM_PWM_Start+0xb6>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2202      	movs	r2, #2
 8008b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b88:	e023      	b.n	8008bd2 <HAL_TIM_PWM_Start+0xfe>
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	2b04      	cmp	r3, #4
 8008b8e:	d104      	bne.n	8008b9a <HAL_TIM_PWM_Start+0xc6>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2202      	movs	r2, #2
 8008b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b98:	e01b      	b.n	8008bd2 <HAL_TIM_PWM_Start+0xfe>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b08      	cmp	r3, #8
 8008b9e:	d104      	bne.n	8008baa <HAL_TIM_PWM_Start+0xd6>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2202      	movs	r2, #2
 8008ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ba8:	e013      	b.n	8008bd2 <HAL_TIM_PWM_Start+0xfe>
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	2b0c      	cmp	r3, #12
 8008bae:	d104      	bne.n	8008bba <HAL_TIM_PWM_Start+0xe6>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008bb8:	e00b      	b.n	8008bd2 <HAL_TIM_PWM_Start+0xfe>
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b10      	cmp	r3, #16
 8008bbe:	d104      	bne.n	8008bca <HAL_TIM_PWM_Start+0xf6>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2202      	movs	r2, #2
 8008bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bc8:	e003      	b.n	8008bd2 <HAL_TIM_PWM_Start+0xfe>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2202      	movs	r2, #2
 8008bce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	6839      	ldr	r1, [r7, #0]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f001 f91e 	bl	8009e1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a38      	ldr	r2, [pc, #224]	; (8008cc8 <HAL_TIM_PWM_Start+0x1f4>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d013      	beq.n	8008c12 <HAL_TIM_PWM_Start+0x13e>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a37      	ldr	r2, [pc, #220]	; (8008ccc <HAL_TIM_PWM_Start+0x1f8>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d00e      	beq.n	8008c12 <HAL_TIM_PWM_Start+0x13e>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a35      	ldr	r2, [pc, #212]	; (8008cd0 <HAL_TIM_PWM_Start+0x1fc>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d009      	beq.n	8008c12 <HAL_TIM_PWM_Start+0x13e>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a34      	ldr	r2, [pc, #208]	; (8008cd4 <HAL_TIM_PWM_Start+0x200>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d004      	beq.n	8008c12 <HAL_TIM_PWM_Start+0x13e>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a32      	ldr	r2, [pc, #200]	; (8008cd8 <HAL_TIM_PWM_Start+0x204>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d101      	bne.n	8008c16 <HAL_TIM_PWM_Start+0x142>
 8008c12:	2301      	movs	r3, #1
 8008c14:	e000      	b.n	8008c18 <HAL_TIM_PWM_Start+0x144>
 8008c16:	2300      	movs	r3, #0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d007      	beq.n	8008c2c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c2a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a25      	ldr	r2, [pc, #148]	; (8008cc8 <HAL_TIM_PWM_Start+0x1f4>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d022      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c3e:	d01d      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a25      	ldr	r2, [pc, #148]	; (8008cdc <HAL_TIM_PWM_Start+0x208>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d018      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a24      	ldr	r2, [pc, #144]	; (8008ce0 <HAL_TIM_PWM_Start+0x20c>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d013      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a22      	ldr	r2, [pc, #136]	; (8008ce4 <HAL_TIM_PWM_Start+0x210>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d00e      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a1a      	ldr	r2, [pc, #104]	; (8008ccc <HAL_TIM_PWM_Start+0x1f8>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d009      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a1e      	ldr	r2, [pc, #120]	; (8008ce8 <HAL_TIM_PWM_Start+0x214>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d004      	beq.n	8008c7c <HAL_TIM_PWM_Start+0x1a8>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a16      	ldr	r2, [pc, #88]	; (8008cd0 <HAL_TIM_PWM_Start+0x1fc>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d115      	bne.n	8008ca8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689a      	ldr	r2, [r3, #8]
 8008c82:	4b1a      	ldr	r3, [pc, #104]	; (8008cec <HAL_TIM_PWM_Start+0x218>)
 8008c84:	4013      	ands	r3, r2
 8008c86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2b06      	cmp	r3, #6
 8008c8c:	d015      	beq.n	8008cba <HAL_TIM_PWM_Start+0x1e6>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c94:	d011      	beq.n	8008cba <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f042 0201 	orr.w	r2, r2, #1
 8008ca4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ca6:	e008      	b.n	8008cba <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f042 0201 	orr.w	r2, r2, #1
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	e000      	b.n	8008cbc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	40010000 	.word	0x40010000
 8008ccc:	40010400 	.word	0x40010400
 8008cd0:	40014000 	.word	0x40014000
 8008cd4:	40014400 	.word	0x40014400
 8008cd8:	40014800 	.word	0x40014800
 8008cdc:	40000400 	.word	0x40000400
 8008ce0:	40000800 	.word	0x40000800
 8008ce4:	40000c00 	.word	0x40000c00
 8008ce8:	40001800 	.word	0x40001800
 8008cec:	00010007 	.word	0x00010007

08008cf0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e08f      	b.n	8008e24 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d106      	bne.n	8008d1e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7f9 fc23 	bl	8002564 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2202      	movs	r2, #2
 8008d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	6899      	ldr	r1, [r3, #8]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	4b3e      	ldr	r3, [pc, #248]	; (8008e2c <HAL_TIM_Encoder_Init+0x13c>)
 8008d32:	400b      	ands	r3, r1
 8008d34:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	3304      	adds	r3, #4
 8008d3e:	4619      	mov	r1, r3
 8008d40:	4610      	mov	r0, r2
 8008d42:	f000 fc5d 	bl	8009600 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	699b      	ldr	r3, [r3, #24]
 8008d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	697a      	ldr	r2, [r7, #20]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d68:	693a      	ldr	r2, [r7, #16]
 8008d6a:	4b31      	ldr	r3, [pc, #196]	; (8008e30 <HAL_TIM_Encoder_Init+0x140>)
 8008d6c:	4013      	ands	r3, r2
 8008d6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	699b      	ldr	r3, [r3, #24]
 8008d78:	021b      	lsls	r3, r3, #8
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	4b2b      	ldr	r3, [pc, #172]	; (8008e34 <HAL_TIM_Encoder_Init+0x144>)
 8008d86:	4013      	ands	r3, r2
 8008d88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d8a:	693a      	ldr	r2, [r7, #16]
 8008d8c:	4b2a      	ldr	r3, [pc, #168]	; (8008e38 <HAL_TIM_Encoder_Init+0x148>)
 8008d8e:	4013      	ands	r3, r2
 8008d90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	68da      	ldr	r2, [r3, #12]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	021b      	lsls	r3, r3, #8
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	691b      	ldr	r3, [r3, #16]
 8008da8:	011a      	lsls	r2, r3, #4
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	6a1b      	ldr	r3, [r3, #32]
 8008dae:	031b      	lsls	r3, r3, #12
 8008db0:	4313      	orrs	r3, r2
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008dbe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008dc6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	695b      	ldr	r3, [r3, #20]
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	693a      	ldr	r2, [r7, #16]
 8008de8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	fffebff8 	.word	0xfffebff8
 8008e30:	fffffcfc 	.word	0xfffffcfc
 8008e34:	fffff3f3 	.word	0xfffff3f3
 8008e38:	ffff0f0f 	.word	0xffff0f0f

08008e3c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e4c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e54:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e5c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e64:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d110      	bne.n	8008e8e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d102      	bne.n	8008e78 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e72:	7b7b      	ldrb	r3, [r7, #13]
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d001      	beq.n	8008e7c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e069      	b.n	8008f50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2202      	movs	r2, #2
 8008e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e8c:	e031      	b.n	8008ef2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	2b04      	cmp	r3, #4
 8008e92:	d110      	bne.n	8008eb6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e94:	7bbb      	ldrb	r3, [r7, #14]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d102      	bne.n	8008ea0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e9a:	7b3b      	ldrb	r3, [r7, #12]
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d001      	beq.n	8008ea4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e055      	b.n	8008f50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2202      	movs	r2, #2
 8008eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008eb4:	e01d      	b.n	8008ef2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d108      	bne.n	8008ece <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ebc:	7bbb      	ldrb	r3, [r7, #14]
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d105      	bne.n	8008ece <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ec2:	7b7b      	ldrb	r3, [r7, #13]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d102      	bne.n	8008ece <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ec8:	7b3b      	ldrb	r3, [r7, #12]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d001      	beq.n	8008ed2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e03e      	b.n	8008f50 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2202      	movs	r2, #2
 8008ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2202      	movs	r2, #2
 8008ede:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2202      	movs	r2, #2
 8008ee6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2202      	movs	r2, #2
 8008eee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d003      	beq.n	8008f00 <HAL_TIM_Encoder_Start+0xc4>
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2b04      	cmp	r3, #4
 8008efc:	d008      	beq.n	8008f10 <HAL_TIM_Encoder_Start+0xd4>
 8008efe:	e00f      	b.n	8008f20 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2201      	movs	r2, #1
 8008f06:	2100      	movs	r1, #0
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f000 ff87 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8008f0e:	e016      	b.n	8008f3e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2201      	movs	r2, #1
 8008f16:	2104      	movs	r1, #4
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f000 ff7f 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8008f1e:	e00e      	b.n	8008f3e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2201      	movs	r2, #1
 8008f26:	2100      	movs	r1, #0
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 ff77 	bl	8009e1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2201      	movs	r2, #1
 8008f34:	2104      	movs	r1, #4
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 ff70 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8008f3c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f042 0201 	orr.w	r2, r2, #1
 8008f4c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	f003 0302 	and.w	r3, r3, #2
 8008f6a:	2b02      	cmp	r3, #2
 8008f6c:	d122      	bne.n	8008fb4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	f003 0302 	and.w	r3, r3, #2
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d11b      	bne.n	8008fb4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f06f 0202 	mvn.w	r2, #2
 8008f84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	f003 0303 	and.w	r3, r3, #3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d003      	beq.n	8008fa2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fb12 	bl	80095c4 <HAL_TIM_IC_CaptureCallback>
 8008fa0:	e005      	b.n	8008fae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 fb04 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 fb15 	bl	80095d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	f003 0304 	and.w	r3, r3, #4
 8008fbe:	2b04      	cmp	r3, #4
 8008fc0:	d122      	bne.n	8009008 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	f003 0304 	and.w	r3, r3, #4
 8008fcc:	2b04      	cmp	r3, #4
 8008fce:	d11b      	bne.n	8009008 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f06f 0204 	mvn.w	r2, #4
 8008fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2202      	movs	r2, #2
 8008fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	699b      	ldr	r3, [r3, #24]
 8008fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d003      	beq.n	8008ff6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 fae8 	bl	80095c4 <HAL_TIM_IC_CaptureCallback>
 8008ff4:	e005      	b.n	8009002 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fada 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 faeb 	bl	80095d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	f003 0308 	and.w	r3, r3, #8
 8009012:	2b08      	cmp	r3, #8
 8009014:	d122      	bne.n	800905c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f003 0308 	and.w	r3, r3, #8
 8009020:	2b08      	cmp	r3, #8
 8009022:	d11b      	bne.n	800905c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f06f 0208 	mvn.w	r2, #8
 800902c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2204      	movs	r2, #4
 8009032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	69db      	ldr	r3, [r3, #28]
 800903a:	f003 0303 	and.w	r3, r3, #3
 800903e:	2b00      	cmp	r3, #0
 8009040:	d003      	beq.n	800904a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 fabe 	bl	80095c4 <HAL_TIM_IC_CaptureCallback>
 8009048:	e005      	b.n	8009056 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 fab0 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 fac1 	bl	80095d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	f003 0310 	and.w	r3, r3, #16
 8009066:	2b10      	cmp	r3, #16
 8009068:	d122      	bne.n	80090b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	f003 0310 	and.w	r3, r3, #16
 8009074:	2b10      	cmp	r3, #16
 8009076:	d11b      	bne.n	80090b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f06f 0210 	mvn.w	r2, #16
 8009080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2208      	movs	r2, #8
 8009086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	69db      	ldr	r3, [r3, #28]
 800908e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009092:	2b00      	cmp	r3, #0
 8009094:	d003      	beq.n	800909e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 fa94 	bl	80095c4 <HAL_TIM_IC_CaptureCallback>
 800909c:	e005      	b.n	80090aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 fa86 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 fa97 	bl	80095d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d10e      	bne.n	80090dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d107      	bne.n	80090dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f06f 0201 	mvn.w	r2, #1
 80090d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f7f7 fd0e 	bl	8000af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090e6:	2b80      	cmp	r3, #128	; 0x80
 80090e8:	d10e      	bne.n	8009108 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090f4:	2b80      	cmp	r3, #128	; 0x80
 80090f6:	d107      	bne.n	8009108 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 ff48 	bl	8009f98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009112:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009116:	d10e      	bne.n	8009136 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009122:	2b80      	cmp	r3, #128	; 0x80
 8009124:	d107      	bne.n	8009136 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800912e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 ff3b 	bl	8009fac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009140:	2b40      	cmp	r3, #64	; 0x40
 8009142:	d10e      	bne.n	8009162 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800914e:	2b40      	cmp	r3, #64	; 0x40
 8009150:	d107      	bne.n	8009162 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800915a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fa45 	bl	80095ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	f003 0320 	and.w	r3, r3, #32
 800916c:	2b20      	cmp	r3, #32
 800916e:	d10e      	bne.n	800918e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	f003 0320 	and.w	r3, r3, #32
 800917a:	2b20      	cmp	r3, #32
 800917c:	d107      	bne.n	800918e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f06f 0220 	mvn.w	r2, #32
 8009186:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 fefb 	bl	8009f84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800918e:	bf00      	nop
 8009190:	3708      	adds	r7, #8
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
	...

08009198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d101      	bne.n	80091b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80091b2:	2302      	movs	r3, #2
 80091b4:	e0ff      	b.n	80093b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b14      	cmp	r3, #20
 80091c2:	f200 80f0 	bhi.w	80093a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80091c6:	a201      	add	r2, pc, #4	; (adr r2, 80091cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80091c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091cc:	08009221 	.word	0x08009221
 80091d0:	080093a7 	.word	0x080093a7
 80091d4:	080093a7 	.word	0x080093a7
 80091d8:	080093a7 	.word	0x080093a7
 80091dc:	08009261 	.word	0x08009261
 80091e0:	080093a7 	.word	0x080093a7
 80091e4:	080093a7 	.word	0x080093a7
 80091e8:	080093a7 	.word	0x080093a7
 80091ec:	080092a3 	.word	0x080092a3
 80091f0:	080093a7 	.word	0x080093a7
 80091f4:	080093a7 	.word	0x080093a7
 80091f8:	080093a7 	.word	0x080093a7
 80091fc:	080092e3 	.word	0x080092e3
 8009200:	080093a7 	.word	0x080093a7
 8009204:	080093a7 	.word	0x080093a7
 8009208:	080093a7 	.word	0x080093a7
 800920c:	08009325 	.word	0x08009325
 8009210:	080093a7 	.word	0x080093a7
 8009214:	080093a7 	.word	0x080093a7
 8009218:	080093a7 	.word	0x080093a7
 800921c:	08009365 	.word	0x08009365
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68b9      	ldr	r1, [r7, #8]
 8009226:	4618      	mov	r0, r3
 8009228:	f000 fa84 	bl	8009734 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f042 0208 	orr.w	r2, r2, #8
 800923a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	699a      	ldr	r2, [r3, #24]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f022 0204 	bic.w	r2, r2, #4
 800924a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	6999      	ldr	r1, [r3, #24]
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	691a      	ldr	r2, [r3, #16]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	430a      	orrs	r2, r1
 800925c:	619a      	str	r2, [r3, #24]
      break;
 800925e:	e0a5      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68b9      	ldr	r1, [r7, #8]
 8009266:	4618      	mov	r0, r3
 8009268:	f000 faf4 	bl	8009854 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	699a      	ldr	r2, [r3, #24]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800927a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	699a      	ldr	r2, [r3, #24]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800928a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	6999      	ldr	r1, [r3, #24]
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	021a      	lsls	r2, r3, #8
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	430a      	orrs	r2, r1
 800929e:	619a      	str	r2, [r3, #24]
      break;
 80092a0:	e084      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68b9      	ldr	r1, [r7, #8]
 80092a8:	4618      	mov	r0, r3
 80092aa:	f000 fb5d 	bl	8009968 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	69da      	ldr	r2, [r3, #28]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f042 0208 	orr.w	r2, r2, #8
 80092bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	69da      	ldr	r2, [r3, #28]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f022 0204 	bic.w	r2, r2, #4
 80092cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	69d9      	ldr	r1, [r3, #28]
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	691a      	ldr	r2, [r3, #16]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	430a      	orrs	r2, r1
 80092de:	61da      	str	r2, [r3, #28]
      break;
 80092e0:	e064      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	68b9      	ldr	r1, [r7, #8]
 80092e8:	4618      	mov	r0, r3
 80092ea:	f000 fbc5 	bl	8009a78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	69da      	ldr	r2, [r3, #28]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	69da      	ldr	r2, [r3, #28]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800930c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69d9      	ldr	r1, [r3, #28]
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	021a      	lsls	r2, r3, #8
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	430a      	orrs	r2, r1
 8009320:	61da      	str	r2, [r3, #28]
      break;
 8009322:	e043      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68b9      	ldr	r1, [r7, #8]
 800932a:	4618      	mov	r0, r3
 800932c:	f000 fc0e 	bl	8009b4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f042 0208 	orr.w	r2, r2, #8
 800933e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f022 0204 	bic.w	r2, r2, #4
 800934e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	691a      	ldr	r2, [r3, #16]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	430a      	orrs	r2, r1
 8009360:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009362:	e023      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68b9      	ldr	r1, [r7, #8]
 800936a:	4618      	mov	r0, r3
 800936c:	f000 fc52 	bl	8009c14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800937e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800938e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	021a      	lsls	r2, r3, #8
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	430a      	orrs	r2, r1
 80093a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80093a4:	e002      	b.n	80093ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	75fb      	strb	r3, [r7, #23]
      break;
 80093aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80093b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop

080093c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80093ca:	2300      	movs	r3, #0
 80093cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d101      	bne.n	80093dc <HAL_TIM_ConfigClockSource+0x1c>
 80093d8:	2302      	movs	r3, #2
 80093da:	e0dc      	b.n	8009596 <HAL_TIM_ConfigClockSource+0x1d6>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2202      	movs	r2, #2
 80093e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80093f4:	68ba      	ldr	r2, [r7, #8]
 80093f6:	4b6a      	ldr	r3, [pc, #424]	; (80095a0 <HAL_TIM_ConfigClockSource+0x1e0>)
 80093f8:	4013      	ands	r3, r2
 80093fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009402:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a64      	ldr	r2, [pc, #400]	; (80095a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009412:	4293      	cmp	r3, r2
 8009414:	f000 80a9 	beq.w	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 8009418:	4a62      	ldr	r2, [pc, #392]	; (80095a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800941a:	4293      	cmp	r3, r2
 800941c:	f200 80ae 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009420:	4a61      	ldr	r2, [pc, #388]	; (80095a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009422:	4293      	cmp	r3, r2
 8009424:	f000 80a1 	beq.w	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 8009428:	4a5f      	ldr	r2, [pc, #380]	; (80095a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800942a:	4293      	cmp	r3, r2
 800942c:	f200 80a6 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009430:	4a5e      	ldr	r2, [pc, #376]	; (80095ac <HAL_TIM_ConfigClockSource+0x1ec>)
 8009432:	4293      	cmp	r3, r2
 8009434:	f000 8099 	beq.w	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 8009438:	4a5c      	ldr	r2, [pc, #368]	; (80095ac <HAL_TIM_ConfigClockSource+0x1ec>)
 800943a:	4293      	cmp	r3, r2
 800943c:	f200 809e 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009440:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009444:	f000 8091 	beq.w	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 8009448:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800944c:	f200 8096 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009450:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009454:	f000 8089 	beq.w	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 8009458:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800945c:	f200 808e 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009460:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009464:	d03e      	beq.n	80094e4 <HAL_TIM_ConfigClockSource+0x124>
 8009466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800946a:	f200 8087 	bhi.w	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 800946e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009472:	f000 8086 	beq.w	8009582 <HAL_TIM_ConfigClockSource+0x1c2>
 8009476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800947a:	d87f      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 800947c:	2b70      	cmp	r3, #112	; 0x70
 800947e:	d01a      	beq.n	80094b6 <HAL_TIM_ConfigClockSource+0xf6>
 8009480:	2b70      	cmp	r3, #112	; 0x70
 8009482:	d87b      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009484:	2b60      	cmp	r3, #96	; 0x60
 8009486:	d050      	beq.n	800952a <HAL_TIM_ConfigClockSource+0x16a>
 8009488:	2b60      	cmp	r3, #96	; 0x60
 800948a:	d877      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 800948c:	2b50      	cmp	r3, #80	; 0x50
 800948e:	d03c      	beq.n	800950a <HAL_TIM_ConfigClockSource+0x14a>
 8009490:	2b50      	cmp	r3, #80	; 0x50
 8009492:	d873      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 8009494:	2b40      	cmp	r3, #64	; 0x40
 8009496:	d058      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x18a>
 8009498:	2b40      	cmp	r3, #64	; 0x40
 800949a:	d86f      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 800949c:	2b30      	cmp	r3, #48	; 0x30
 800949e:	d064      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 80094a0:	2b30      	cmp	r3, #48	; 0x30
 80094a2:	d86b      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 80094a4:	2b20      	cmp	r3, #32
 80094a6:	d060      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 80094a8:	2b20      	cmp	r3, #32
 80094aa:	d867      	bhi.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d05c      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 80094b0:	2b10      	cmp	r3, #16
 80094b2:	d05a      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x1aa>
 80094b4:	e062      	b.n	800957c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6818      	ldr	r0, [r3, #0]
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	6899      	ldr	r1, [r3, #8]
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	f000 fc89 	bl	8009ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80094d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68ba      	ldr	r2, [r7, #8]
 80094e0:	609a      	str	r2, [r3, #8]
      break;
 80094e2:	e04f      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6818      	ldr	r0, [r3, #0]
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	6899      	ldr	r1, [r3, #8]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	685a      	ldr	r2, [r3, #4]
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	f000 fc72 	bl	8009ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	689a      	ldr	r2, [r3, #8]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009506:	609a      	str	r2, [r3, #8]
      break;
 8009508:	e03c      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6818      	ldr	r0, [r3, #0]
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	6859      	ldr	r1, [r3, #4]
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	461a      	mov	r2, r3
 8009518:	f000 fbe2 	bl	8009ce0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2150      	movs	r1, #80	; 0x50
 8009522:	4618      	mov	r0, r3
 8009524:	f000 fc3c 	bl	8009da0 <TIM_ITRx_SetConfig>
      break;
 8009528:	e02c      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6818      	ldr	r0, [r3, #0]
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	6859      	ldr	r1, [r3, #4]
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	461a      	mov	r2, r3
 8009538:	f000 fc01 	bl	8009d3e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2160      	movs	r1, #96	; 0x60
 8009542:	4618      	mov	r0, r3
 8009544:	f000 fc2c 	bl	8009da0 <TIM_ITRx_SetConfig>
      break;
 8009548:	e01c      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6818      	ldr	r0, [r3, #0]
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	6859      	ldr	r1, [r3, #4]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	461a      	mov	r2, r3
 8009558:	f000 fbc2 	bl	8009ce0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2140      	movs	r1, #64	; 0x40
 8009562:	4618      	mov	r0, r3
 8009564:	f000 fc1c 	bl	8009da0 <TIM_ITRx_SetConfig>
      break;
 8009568:	e00c      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4619      	mov	r1, r3
 8009574:	4610      	mov	r0, r2
 8009576:	f000 fc13 	bl	8009da0 <TIM_ITRx_SetConfig>
      break;
 800957a:	e003      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	73fb      	strb	r3, [r7, #15]
      break;
 8009580:	e000      	b.n	8009584 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009594:	7bfb      	ldrb	r3, [r7, #15]
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	ffceff88 	.word	0xffceff88
 80095a4:	00100040 	.word	0x00100040
 80095a8:	00100030 	.word	0x00100030
 80095ac:	00100020 	.word	0x00100020

080095b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80095b8:	bf00      	nop
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80095f4:	bf00      	nop
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr

08009600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a40      	ldr	r2, [pc, #256]	; (8009714 <TIM_Base_SetConfig+0x114>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d013      	beq.n	8009640 <TIM_Base_SetConfig+0x40>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800961e:	d00f      	beq.n	8009640 <TIM_Base_SetConfig+0x40>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	4a3d      	ldr	r2, [pc, #244]	; (8009718 <TIM_Base_SetConfig+0x118>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d00b      	beq.n	8009640 <TIM_Base_SetConfig+0x40>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a3c      	ldr	r2, [pc, #240]	; (800971c <TIM_Base_SetConfig+0x11c>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d007      	beq.n	8009640 <TIM_Base_SetConfig+0x40>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a3b      	ldr	r2, [pc, #236]	; (8009720 <TIM_Base_SetConfig+0x120>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d003      	beq.n	8009640 <TIM_Base_SetConfig+0x40>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	4a3a      	ldr	r2, [pc, #232]	; (8009724 <TIM_Base_SetConfig+0x124>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d108      	bne.n	8009652 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	68fa      	ldr	r2, [r7, #12]
 800964e:	4313      	orrs	r3, r2
 8009650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a2f      	ldr	r2, [pc, #188]	; (8009714 <TIM_Base_SetConfig+0x114>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d01f      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009660:	d01b      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a2c      	ldr	r2, [pc, #176]	; (8009718 <TIM_Base_SetConfig+0x118>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d017      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a2b      	ldr	r2, [pc, #172]	; (800971c <TIM_Base_SetConfig+0x11c>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d013      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a2a      	ldr	r2, [pc, #168]	; (8009720 <TIM_Base_SetConfig+0x120>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d00f      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	4a29      	ldr	r2, [pc, #164]	; (8009724 <TIM_Base_SetConfig+0x124>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d00b      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4a28      	ldr	r2, [pc, #160]	; (8009728 <TIM_Base_SetConfig+0x128>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d007      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a27      	ldr	r2, [pc, #156]	; (800972c <TIM_Base_SetConfig+0x12c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d003      	beq.n	800969a <TIM_Base_SetConfig+0x9a>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	4a26      	ldr	r2, [pc, #152]	; (8009730 <TIM_Base_SetConfig+0x130>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d108      	bne.n	80096ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	68fa      	ldr	r2, [r7, #12]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	695b      	ldr	r3, [r3, #20]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	68fa      	ldr	r2, [r7, #12]
 80096be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	689a      	ldr	r2, [r3, #8]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a10      	ldr	r2, [pc, #64]	; (8009714 <TIM_Base_SetConfig+0x114>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d00f      	beq.n	80096f8 <TIM_Base_SetConfig+0xf8>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4a12      	ldr	r2, [pc, #72]	; (8009724 <TIM_Base_SetConfig+0x124>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d00b      	beq.n	80096f8 <TIM_Base_SetConfig+0xf8>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4a11      	ldr	r2, [pc, #68]	; (8009728 <TIM_Base_SetConfig+0x128>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d007      	beq.n	80096f8 <TIM_Base_SetConfig+0xf8>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	4a10      	ldr	r2, [pc, #64]	; (800972c <TIM_Base_SetConfig+0x12c>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d003      	beq.n	80096f8 <TIM_Base_SetConfig+0xf8>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	4a0f      	ldr	r2, [pc, #60]	; (8009730 <TIM_Base_SetConfig+0x130>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d103      	bne.n	8009700 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	691a      	ldr	r2, [r3, #16]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	615a      	str	r2, [r3, #20]
}
 8009706:	bf00      	nop
 8009708:	3714      	adds	r7, #20
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	40010000 	.word	0x40010000
 8009718:	40000400 	.word	0x40000400
 800971c:	40000800 	.word	0x40000800
 8009720:	40000c00 	.word	0x40000c00
 8009724:	40010400 	.word	0x40010400
 8009728:	40014000 	.word	0x40014000
 800972c:	40014400 	.word	0x40014400
 8009730:	40014800 	.word	0x40014800

08009734 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6a1b      	ldr	r3, [r3, #32]
 8009742:	f023 0201 	bic.w	r2, r3, #1
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a1b      	ldr	r3, [r3, #32]
 800974e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	699b      	ldr	r3, [r3, #24]
 800975a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800975c:	68fa      	ldr	r2, [r7, #12]
 800975e:	4b37      	ldr	r3, [pc, #220]	; (800983c <TIM_OC1_SetConfig+0x108>)
 8009760:	4013      	ands	r3, r2
 8009762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f023 0303 	bic.w	r3, r3, #3
 800976a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	4313      	orrs	r3, r2
 8009774:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	f023 0302 	bic.w	r3, r3, #2
 800977c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	697a      	ldr	r2, [r7, #20]
 8009784:	4313      	orrs	r3, r2
 8009786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a2d      	ldr	r2, [pc, #180]	; (8009840 <TIM_OC1_SetConfig+0x10c>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d00f      	beq.n	80097b0 <TIM_OC1_SetConfig+0x7c>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a2c      	ldr	r2, [pc, #176]	; (8009844 <TIM_OC1_SetConfig+0x110>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d00b      	beq.n	80097b0 <TIM_OC1_SetConfig+0x7c>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a2b      	ldr	r2, [pc, #172]	; (8009848 <TIM_OC1_SetConfig+0x114>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d007      	beq.n	80097b0 <TIM_OC1_SetConfig+0x7c>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a2a      	ldr	r2, [pc, #168]	; (800984c <TIM_OC1_SetConfig+0x118>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d003      	beq.n	80097b0 <TIM_OC1_SetConfig+0x7c>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	4a29      	ldr	r2, [pc, #164]	; (8009850 <TIM_OC1_SetConfig+0x11c>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d10c      	bne.n	80097ca <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	f023 0308 	bic.w	r3, r3, #8
 80097b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	4313      	orrs	r3, r2
 80097c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	f023 0304 	bic.w	r3, r3, #4
 80097c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a1c      	ldr	r2, [pc, #112]	; (8009840 <TIM_OC1_SetConfig+0x10c>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d00f      	beq.n	80097f2 <TIM_OC1_SetConfig+0xbe>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a1b      	ldr	r2, [pc, #108]	; (8009844 <TIM_OC1_SetConfig+0x110>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d00b      	beq.n	80097f2 <TIM_OC1_SetConfig+0xbe>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a1a      	ldr	r2, [pc, #104]	; (8009848 <TIM_OC1_SetConfig+0x114>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d007      	beq.n	80097f2 <TIM_OC1_SetConfig+0xbe>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a19      	ldr	r2, [pc, #100]	; (800984c <TIM_OC1_SetConfig+0x118>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d003      	beq.n	80097f2 <TIM_OC1_SetConfig+0xbe>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a18      	ldr	r2, [pc, #96]	; (8009850 <TIM_OC1_SetConfig+0x11c>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d111      	bne.n	8009816 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	695b      	ldr	r3, [r3, #20]
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	4313      	orrs	r3, r2
 800980a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	693a      	ldr	r2, [r7, #16]
 8009812:	4313      	orrs	r3, r2
 8009814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	685a      	ldr	r2, [r3, #4]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	621a      	str	r2, [r3, #32]
}
 8009830:	bf00      	nop
 8009832:	371c      	adds	r7, #28
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr
 800983c:	fffeff8f 	.word	0xfffeff8f
 8009840:	40010000 	.word	0x40010000
 8009844:	40010400 	.word	0x40010400
 8009848:	40014000 	.word	0x40014000
 800984c:	40014400 	.word	0x40014400
 8009850:	40014800 	.word	0x40014800

08009854 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a1b      	ldr	r3, [r3, #32]
 8009862:	f023 0210 	bic.w	r2, r3, #16
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6a1b      	ldr	r3, [r3, #32]
 800986e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	699b      	ldr	r3, [r3, #24]
 800987a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800987c:	68fa      	ldr	r2, [r7, #12]
 800987e:	4b34      	ldr	r3, [pc, #208]	; (8009950 <TIM_OC2_SetConfig+0xfc>)
 8009880:	4013      	ands	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800988a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	021b      	lsls	r3, r3, #8
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	4313      	orrs	r3, r2
 8009896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	f023 0320 	bic.w	r3, r3, #32
 800989e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	011b      	lsls	r3, r3, #4
 80098a6:	697a      	ldr	r2, [r7, #20]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a29      	ldr	r2, [pc, #164]	; (8009954 <TIM_OC2_SetConfig+0x100>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d003      	beq.n	80098bc <TIM_OC2_SetConfig+0x68>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a28      	ldr	r2, [pc, #160]	; (8009958 <TIM_OC2_SetConfig+0x104>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d10d      	bne.n	80098d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	68db      	ldr	r3, [r3, #12]
 80098c8:	011b      	lsls	r3, r3, #4
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a1e      	ldr	r2, [pc, #120]	; (8009954 <TIM_OC2_SetConfig+0x100>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d00f      	beq.n	8009900 <TIM_OC2_SetConfig+0xac>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a1d      	ldr	r2, [pc, #116]	; (8009958 <TIM_OC2_SetConfig+0x104>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d00b      	beq.n	8009900 <TIM_OC2_SetConfig+0xac>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a1c      	ldr	r2, [pc, #112]	; (800995c <TIM_OC2_SetConfig+0x108>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d007      	beq.n	8009900 <TIM_OC2_SetConfig+0xac>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a1b      	ldr	r2, [pc, #108]	; (8009960 <TIM_OC2_SetConfig+0x10c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d003      	beq.n	8009900 <TIM_OC2_SetConfig+0xac>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a1a      	ldr	r2, [pc, #104]	; (8009964 <TIM_OC2_SetConfig+0x110>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d113      	bne.n	8009928 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009906:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800990e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	695b      	ldr	r3, [r3, #20]
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	693a      	ldr	r2, [r7, #16]
 8009918:	4313      	orrs	r3, r2
 800991a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	699b      	ldr	r3, [r3, #24]
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	4313      	orrs	r3, r2
 8009926:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	697a      	ldr	r2, [r7, #20]
 8009940:	621a      	str	r2, [r3, #32]
}
 8009942:	bf00      	nop
 8009944:	371c      	adds	r7, #28
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	feff8fff 	.word	0xfeff8fff
 8009954:	40010000 	.word	0x40010000
 8009958:	40010400 	.word	0x40010400
 800995c:	40014000 	.word	0x40014000
 8009960:	40014400 	.word	0x40014400
 8009964:	40014800 	.word	0x40014800

08009968 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	69db      	ldr	r3, [r3, #28]
 800998e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	4b33      	ldr	r3, [pc, #204]	; (8009a60 <TIM_OC3_SetConfig+0xf8>)
 8009994:	4013      	ands	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f023 0303 	bic.w	r3, r3, #3
 800999e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	4313      	orrs	r3, r2
 80099a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	021b      	lsls	r3, r3, #8
 80099b8:	697a      	ldr	r2, [r7, #20]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a28      	ldr	r2, [pc, #160]	; (8009a64 <TIM_OC3_SetConfig+0xfc>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d003      	beq.n	80099ce <TIM_OC3_SetConfig+0x66>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a27      	ldr	r2, [pc, #156]	; (8009a68 <TIM_OC3_SetConfig+0x100>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d10d      	bne.n	80099ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80099d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	021b      	lsls	r3, r3, #8
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	4313      	orrs	r3, r2
 80099e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80099e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4a1d      	ldr	r2, [pc, #116]	; (8009a64 <TIM_OC3_SetConfig+0xfc>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d00f      	beq.n	8009a12 <TIM_OC3_SetConfig+0xaa>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a1c      	ldr	r2, [pc, #112]	; (8009a68 <TIM_OC3_SetConfig+0x100>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d00b      	beq.n	8009a12 <TIM_OC3_SetConfig+0xaa>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a1b      	ldr	r2, [pc, #108]	; (8009a6c <TIM_OC3_SetConfig+0x104>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d007      	beq.n	8009a12 <TIM_OC3_SetConfig+0xaa>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a1a      	ldr	r2, [pc, #104]	; (8009a70 <TIM_OC3_SetConfig+0x108>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d003      	beq.n	8009a12 <TIM_OC3_SetConfig+0xaa>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a19      	ldr	r2, [pc, #100]	; (8009a74 <TIM_OC3_SetConfig+0x10c>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d113      	bne.n	8009a3a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	695b      	ldr	r3, [r3, #20]
 8009a26:	011b      	lsls	r3, r3, #4
 8009a28:	693a      	ldr	r2, [r7, #16]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	699b      	ldr	r3, [r3, #24]
 8009a32:	011b      	lsls	r3, r3, #4
 8009a34:	693a      	ldr	r2, [r7, #16]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	693a      	ldr	r2, [r7, #16]
 8009a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	68fa      	ldr	r2, [r7, #12]
 8009a44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	685a      	ldr	r2, [r3, #4]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	697a      	ldr	r2, [r7, #20]
 8009a52:	621a      	str	r2, [r3, #32]
}
 8009a54:	bf00      	nop
 8009a56:	371c      	adds	r7, #28
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	fffeff8f 	.word	0xfffeff8f
 8009a64:	40010000 	.word	0x40010000
 8009a68:	40010400 	.word	0x40010400
 8009a6c:	40014000 	.word	0x40014000
 8009a70:	40014400 	.word	0x40014400
 8009a74:	40014800 	.word	0x40014800

08009a78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b087      	sub	sp, #28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a1b      	ldr	r3, [r3, #32]
 8009a86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6a1b      	ldr	r3, [r3, #32]
 8009a92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	69db      	ldr	r3, [r3, #28]
 8009a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	4b24      	ldr	r3, [pc, #144]	; (8009b34 <TIM_OC4_SetConfig+0xbc>)
 8009aa4:	4013      	ands	r3, r2
 8009aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	021b      	lsls	r3, r3, #8
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	031b      	lsls	r3, r3, #12
 8009aca:	693a      	ldr	r2, [r7, #16]
 8009acc:	4313      	orrs	r3, r2
 8009ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a19      	ldr	r2, [pc, #100]	; (8009b38 <TIM_OC4_SetConfig+0xc0>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d00f      	beq.n	8009af8 <TIM_OC4_SetConfig+0x80>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a18      	ldr	r2, [pc, #96]	; (8009b3c <TIM_OC4_SetConfig+0xc4>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d00b      	beq.n	8009af8 <TIM_OC4_SetConfig+0x80>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a17      	ldr	r2, [pc, #92]	; (8009b40 <TIM_OC4_SetConfig+0xc8>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d007      	beq.n	8009af8 <TIM_OC4_SetConfig+0x80>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a16      	ldr	r2, [pc, #88]	; (8009b44 <TIM_OC4_SetConfig+0xcc>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d003      	beq.n	8009af8 <TIM_OC4_SetConfig+0x80>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a15      	ldr	r2, [pc, #84]	; (8009b48 <TIM_OC4_SetConfig+0xd0>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d109      	bne.n	8009b0c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009afe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	695b      	ldr	r3, [r3, #20]
 8009b04:	019b      	lsls	r3, r3, #6
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	685a      	ldr	r2, [r3, #4]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	693a      	ldr	r2, [r7, #16]
 8009b24:	621a      	str	r2, [r3, #32]
}
 8009b26:	bf00      	nop
 8009b28:	371c      	adds	r7, #28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	feff8fff 	.word	0xfeff8fff
 8009b38:	40010000 	.word	0x40010000
 8009b3c:	40010400 	.word	0x40010400
 8009b40:	40014000 	.word	0x40014000
 8009b44:	40014400 	.word	0x40014400
 8009b48:	40014800 	.word	0x40014800

08009b4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b087      	sub	sp, #28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009b74:	68fa      	ldr	r2, [r7, #12]
 8009b76:	4b21      	ldr	r3, [pc, #132]	; (8009bfc <TIM_OC5_SetConfig+0xb0>)
 8009b78:	4013      	ands	r3, r2
 8009b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	68fa      	ldr	r2, [r7, #12]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009b8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	041b      	lsls	r3, r3, #16
 8009b94:	693a      	ldr	r2, [r7, #16]
 8009b96:	4313      	orrs	r3, r2
 8009b98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	4a18      	ldr	r2, [pc, #96]	; (8009c00 <TIM_OC5_SetConfig+0xb4>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d00f      	beq.n	8009bc2 <TIM_OC5_SetConfig+0x76>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4a17      	ldr	r2, [pc, #92]	; (8009c04 <TIM_OC5_SetConfig+0xb8>)
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d00b      	beq.n	8009bc2 <TIM_OC5_SetConfig+0x76>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	4a16      	ldr	r2, [pc, #88]	; (8009c08 <TIM_OC5_SetConfig+0xbc>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d007      	beq.n	8009bc2 <TIM_OC5_SetConfig+0x76>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a15      	ldr	r2, [pc, #84]	; (8009c0c <TIM_OC5_SetConfig+0xc0>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d003      	beq.n	8009bc2 <TIM_OC5_SetConfig+0x76>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a14      	ldr	r2, [pc, #80]	; (8009c10 <TIM_OC5_SetConfig+0xc4>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d109      	bne.n	8009bd6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	021b      	lsls	r3, r3, #8
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	697a      	ldr	r2, [r7, #20]
 8009bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	68fa      	ldr	r2, [r7, #12]
 8009be0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	685a      	ldr	r2, [r3, #4]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	693a      	ldr	r2, [r7, #16]
 8009bee:	621a      	str	r2, [r3, #32]
}
 8009bf0:	bf00      	nop
 8009bf2:	371c      	adds	r7, #28
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr
 8009bfc:	fffeff8f 	.word	0xfffeff8f
 8009c00:	40010000 	.word	0x40010000
 8009c04:	40010400 	.word	0x40010400
 8009c08:	40014000 	.word	0x40014000
 8009c0c:	40014400 	.word	0x40014400
 8009c10:	40014800 	.word	0x40014800

08009c14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b087      	sub	sp, #28
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6a1b      	ldr	r3, [r3, #32]
 8009c22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	4b22      	ldr	r3, [pc, #136]	; (8009cc8 <TIM_OC6_SetConfig+0xb4>)
 8009c40:	4013      	ands	r3, r2
 8009c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	021b      	lsls	r3, r3, #8
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009c56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	051b      	lsls	r3, r3, #20
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	4313      	orrs	r3, r2
 8009c62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	4a19      	ldr	r2, [pc, #100]	; (8009ccc <TIM_OC6_SetConfig+0xb8>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d00f      	beq.n	8009c8c <TIM_OC6_SetConfig+0x78>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4a18      	ldr	r2, [pc, #96]	; (8009cd0 <TIM_OC6_SetConfig+0xbc>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d00b      	beq.n	8009c8c <TIM_OC6_SetConfig+0x78>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a17      	ldr	r2, [pc, #92]	; (8009cd4 <TIM_OC6_SetConfig+0xc0>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d007      	beq.n	8009c8c <TIM_OC6_SetConfig+0x78>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a16      	ldr	r2, [pc, #88]	; (8009cd8 <TIM_OC6_SetConfig+0xc4>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d003      	beq.n	8009c8c <TIM_OC6_SetConfig+0x78>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a15      	ldr	r2, [pc, #84]	; (8009cdc <TIM_OC6_SetConfig+0xc8>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d109      	bne.n	8009ca0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	029b      	lsls	r3, r3, #10
 8009c9a:	697a      	ldr	r2, [r7, #20]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	697a      	ldr	r2, [r7, #20]
 8009ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	685a      	ldr	r2, [r3, #4]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	621a      	str	r2, [r3, #32]
}
 8009cba:	bf00      	nop
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
 8009cc6:	bf00      	nop
 8009cc8:	feff8fff 	.word	0xfeff8fff
 8009ccc:	40010000 	.word	0x40010000
 8009cd0:	40010400 	.word	0x40010400
 8009cd4:	40014000 	.word	0x40014000
 8009cd8:	40014400 	.word	0x40014400
 8009cdc:	40014800 	.word	0x40014800

08009ce0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b087      	sub	sp, #28
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6a1b      	ldr	r3, [r3, #32]
 8009cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	6a1b      	ldr	r3, [r3, #32]
 8009cf6:	f023 0201 	bic.w	r2, r3, #1
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	011b      	lsls	r3, r3, #4
 8009d10:	693a      	ldr	r2, [r7, #16]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f023 030a 	bic.w	r3, r3, #10
 8009d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d1e:	697a      	ldr	r2, [r7, #20]
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	693a      	ldr	r2, [r7, #16]
 8009d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	621a      	str	r2, [r3, #32]
}
 8009d32:	bf00      	nop
 8009d34:	371c      	adds	r7, #28
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr

08009d3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b087      	sub	sp, #28
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	60f8      	str	r0, [r7, #12]
 8009d46:	60b9      	str	r1, [r7, #8]
 8009d48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6a1b      	ldr	r3, [r3, #32]
 8009d4e:	f023 0210 	bic.w	r2, r3, #16
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	031b      	lsls	r3, r3, #12
 8009d6e:	697a      	ldr	r2, [r7, #20]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d74:	693b      	ldr	r3, [r7, #16]
 8009d76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	011b      	lsls	r3, r3, #4
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	697a      	ldr	r2, [r7, #20]
 8009d8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	693a      	ldr	r2, [r7, #16]
 8009d90:	621a      	str	r2, [r3, #32]
}
 8009d92:	bf00      	nop
 8009d94:	371c      	adds	r7, #28
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
	...

08009da0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	4b09      	ldr	r3, [pc, #36]	; (8009dd8 <TIM_ITRx_SetConfig+0x38>)
 8009db4:	4013      	ands	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009db8:	683a      	ldr	r2, [r7, #0]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	f043 0307 	orr.w	r3, r3, #7
 8009dc2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	609a      	str	r2, [r3, #8]
}
 8009dca:	bf00      	nop
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	ffcfff8f 	.word	0xffcfff8f

08009ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b087      	sub	sp, #28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
 8009de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	021a      	lsls	r2, r3, #8
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	431a      	orrs	r2, r3
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	4313      	orrs	r3, r2
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	697a      	ldr	r2, [r7, #20]
 8009e0e:	609a      	str	r2, [r3, #8]
}
 8009e10:	bf00      	nop
 8009e12:	371c      	adds	r7, #28
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr

08009e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b087      	sub	sp, #28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	f003 031f 	and.w	r3, r3, #31
 8009e2e:	2201      	movs	r2, #1
 8009e30:	fa02 f303 	lsl.w	r3, r2, r3
 8009e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6a1a      	ldr	r2, [r3, #32]
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	43db      	mvns	r3, r3
 8009e3e:	401a      	ands	r2, r3
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6a1a      	ldr	r2, [r3, #32]
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	f003 031f 	and.w	r3, r3, #31
 8009e4e:	6879      	ldr	r1, [r7, #4]
 8009e50:	fa01 f303 	lsl.w	r3, r1, r3
 8009e54:	431a      	orrs	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	621a      	str	r2, [r3, #32]
}
 8009e5a:	bf00      	nop
 8009e5c:	371c      	adds	r7, #28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr
	...

08009e68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d101      	bne.n	8009e80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e06d      	b.n	8009f5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a30      	ldr	r2, [pc, #192]	; (8009f68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d004      	beq.n	8009eb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a2f      	ldr	r2, [pc, #188]	; (8009f6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d108      	bne.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009eba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ecc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a20      	ldr	r2, [pc, #128]	; (8009f68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d022      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ef2:	d01d      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a1d      	ldr	r2, [pc, #116]	; (8009f70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d018      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a1c      	ldr	r2, [pc, #112]	; (8009f74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d013      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a1a      	ldr	r2, [pc, #104]	; (8009f78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d00e      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a15      	ldr	r2, [pc, #84]	; (8009f6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d009      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a16      	ldr	r2, [pc, #88]	; (8009f7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d004      	beq.n	8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a15      	ldr	r2, [pc, #84]	; (8009f80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d10c      	bne.n	8009f4a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68ba      	ldr	r2, [r7, #8]
 8009f48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3714      	adds	r7, #20
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr
 8009f68:	40010000 	.word	0x40010000
 8009f6c:	40010400 	.word	0x40010400
 8009f70:	40000400 	.word	0x40000400
 8009f74:	40000800 	.word	0x40000800
 8009f78:	40000c00 	.word	0x40000c00
 8009f7c:	40001800 	.word	0x40001800
 8009f80:	40014000 	.word	0x40014000

08009f84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fb4:	bf00      	nop
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d101      	bne.n	8009fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e042      	b.n	800a058 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d106      	bne.n	8009fea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f7f8 fb43 	bl	8002670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2224      	movs	r2, #36	; 0x24
 8009fee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0201 	bic.w	r2, r2, #1
 800a000:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 f8c2 	bl	800a18c <UART_SetConfig>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d101      	bne.n	800a012 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	e022      	b.n	800a058 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a016:	2b00      	cmp	r3, #0
 800a018:	d002      	beq.n	800a020 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 fe16 	bl	800ac4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	685a      	ldr	r2, [r3, #4]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a02e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	689a      	ldr	r2, [r3, #8]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a03e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f042 0201 	orr.w	r2, r2, #1
 800a04e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 fe9d 	bl	800ad90 <UART_CheckIdleState>
 800a056:	4603      	mov	r3, r0
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3708      	adds	r7, #8
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08a      	sub	sp, #40	; 0x28
 800a064:	af02      	add	r7, sp, #8
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	603b      	str	r3, [r7, #0]
 800a06c:	4613      	mov	r3, r2
 800a06e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a076:	2b20      	cmp	r3, #32
 800a078:	f040 8083 	bne.w	800a182 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d002      	beq.n	800a088 <HAL_UART_Transmit+0x28>
 800a082:	88fb      	ldrh	r3, [r7, #6]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	e07b      	b.n	800a184 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a092:	2b01      	cmp	r3, #1
 800a094:	d101      	bne.n	800a09a <HAL_UART_Transmit+0x3a>
 800a096:	2302      	movs	r3, #2
 800a098:	e074      	b.n	800a184 <HAL_UART_Transmit+0x124>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2201      	movs	r2, #1
 800a09e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2221      	movs	r2, #33	; 0x21
 800a0ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a0b2:	f7f8 fd69 	bl	8002b88 <HAL_GetTick>
 800a0b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	88fa      	ldrh	r2, [r7, #6]
 800a0bc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	88fa      	ldrh	r2, [r7, #6]
 800a0c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0d0:	d108      	bne.n	800a0e4 <HAL_UART_Transmit+0x84>
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d104      	bne.n	800a0e4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	61bb      	str	r3, [r7, #24]
 800a0e2:	e003      	b.n	800a0ec <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800a0f4:	e02c      	b.n	800a150 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	2180      	movs	r1, #128	; 0x80
 800a100:	68f8      	ldr	r0, [r7, #12]
 800a102:	f000 fe90 	bl	800ae26 <UART_WaitOnFlagUntilTimeout>
 800a106:	4603      	mov	r3, r0
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d001      	beq.n	800a110 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e039      	b.n	800a184 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	881b      	ldrh	r3, [r3, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a124:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	3302      	adds	r3, #2
 800a12a:	61bb      	str	r3, [r7, #24]
 800a12c:	e007      	b.n	800a13e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	781a      	ldrb	r2, [r3, #0]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	3301      	adds	r3, #1
 800a13c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a144:	b29b      	uxth	r3, r3
 800a146:	3b01      	subs	r3, #1
 800a148:	b29a      	uxth	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a156:	b29b      	uxth	r3, r3
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1cc      	bne.n	800a0f6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	2200      	movs	r2, #0
 800a164:	2140      	movs	r1, #64	; 0x40
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f000 fe5d 	bl	800ae26 <UART_WaitOnFlagUntilTimeout>
 800a16c:	4603      	mov	r3, r0
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d001      	beq.n	800a176 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800a172:	2303      	movs	r3, #3
 800a174:	e006      	b.n	800a184 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2220      	movs	r2, #32
 800a17a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	e000      	b.n	800a184 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800a182:	2302      	movs	r3, #2
  }
}
 800a184:	4618      	mov	r0, r3
 800a186:	3720      	adds	r7, #32
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a18c:	b5b0      	push	{r4, r5, r7, lr}
 800a18e:	b08e      	sub	sp, #56	; 0x38
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a194:	2300      	movs	r3, #0
 800a196:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	689a      	ldr	r2, [r3, #8]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	695b      	ldr	r3, [r3, #20]
 800a1a8:	431a      	orrs	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	69db      	ldr	r3, [r3, #28]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	4bbf      	ldr	r3, [pc, #764]	; (800a4b8 <UART_SetConfig+0x32c>)
 800a1ba:	4013      	ands	r3, r2
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	6812      	ldr	r2, [r2, #0]
 800a1c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a1c2:	430b      	orrs	r3, r1
 800a1c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68da      	ldr	r2, [r3, #12]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	430a      	orrs	r2, r1
 800a1da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4ab5      	ldr	r2, [pc, #724]	; (800a4bc <UART_SetConfig+0x330>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d004      	beq.n	800a1f6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6a1b      	ldr	r3, [r3, #32]
 800a1f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	689a      	ldr	r2, [r3, #8]
 800a1fc:	4bb0      	ldr	r3, [pc, #704]	; (800a4c0 <UART_SetConfig+0x334>)
 800a1fe:	4013      	ands	r3, r2
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	6812      	ldr	r2, [r2, #0]
 800a204:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a206:	430b      	orrs	r3, r1
 800a208:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a210:	f023 010f 	bic.w	r1, r3, #15
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	430a      	orrs	r2, r1
 800a21e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4aa7      	ldr	r2, [pc, #668]	; (800a4c4 <UART_SetConfig+0x338>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d176      	bne.n	800a318 <UART_SetConfig+0x18c>
 800a22a:	4ba7      	ldr	r3, [pc, #668]	; (800a4c8 <UART_SetConfig+0x33c>)
 800a22c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a22e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a232:	2b28      	cmp	r3, #40	; 0x28
 800a234:	d86c      	bhi.n	800a310 <UART_SetConfig+0x184>
 800a236:	a201      	add	r2, pc, #4	; (adr r2, 800a23c <UART_SetConfig+0xb0>)
 800a238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a23c:	0800a2e1 	.word	0x0800a2e1
 800a240:	0800a311 	.word	0x0800a311
 800a244:	0800a311 	.word	0x0800a311
 800a248:	0800a311 	.word	0x0800a311
 800a24c:	0800a311 	.word	0x0800a311
 800a250:	0800a311 	.word	0x0800a311
 800a254:	0800a311 	.word	0x0800a311
 800a258:	0800a311 	.word	0x0800a311
 800a25c:	0800a2e9 	.word	0x0800a2e9
 800a260:	0800a311 	.word	0x0800a311
 800a264:	0800a311 	.word	0x0800a311
 800a268:	0800a311 	.word	0x0800a311
 800a26c:	0800a311 	.word	0x0800a311
 800a270:	0800a311 	.word	0x0800a311
 800a274:	0800a311 	.word	0x0800a311
 800a278:	0800a311 	.word	0x0800a311
 800a27c:	0800a2f1 	.word	0x0800a2f1
 800a280:	0800a311 	.word	0x0800a311
 800a284:	0800a311 	.word	0x0800a311
 800a288:	0800a311 	.word	0x0800a311
 800a28c:	0800a311 	.word	0x0800a311
 800a290:	0800a311 	.word	0x0800a311
 800a294:	0800a311 	.word	0x0800a311
 800a298:	0800a311 	.word	0x0800a311
 800a29c:	0800a2f9 	.word	0x0800a2f9
 800a2a0:	0800a311 	.word	0x0800a311
 800a2a4:	0800a311 	.word	0x0800a311
 800a2a8:	0800a311 	.word	0x0800a311
 800a2ac:	0800a311 	.word	0x0800a311
 800a2b0:	0800a311 	.word	0x0800a311
 800a2b4:	0800a311 	.word	0x0800a311
 800a2b8:	0800a311 	.word	0x0800a311
 800a2bc:	0800a301 	.word	0x0800a301
 800a2c0:	0800a311 	.word	0x0800a311
 800a2c4:	0800a311 	.word	0x0800a311
 800a2c8:	0800a311 	.word	0x0800a311
 800a2cc:	0800a311 	.word	0x0800a311
 800a2d0:	0800a311 	.word	0x0800a311
 800a2d4:	0800a311 	.word	0x0800a311
 800a2d8:	0800a311 	.word	0x0800a311
 800a2dc:	0800a309 	.word	0x0800a309
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2e6:	e222      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a2e8:	2304      	movs	r3, #4
 800a2ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2ee:	e21e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a2f0:	2308      	movs	r3, #8
 800a2f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2f6:	e21a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a2f8:	2310      	movs	r3, #16
 800a2fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2fe:	e216      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a300:	2320      	movs	r3, #32
 800a302:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a306:	e212      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a308:	2340      	movs	r3, #64	; 0x40
 800a30a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a30e:	e20e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a310:	2380      	movs	r3, #128	; 0x80
 800a312:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a316:	e20a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a6b      	ldr	r2, [pc, #428]	; (800a4cc <UART_SetConfig+0x340>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d130      	bne.n	800a384 <UART_SetConfig+0x1f8>
 800a322:	4b69      	ldr	r3, [pc, #420]	; (800a4c8 <UART_SetConfig+0x33c>)
 800a324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a326:	f003 0307 	and.w	r3, r3, #7
 800a32a:	2b05      	cmp	r3, #5
 800a32c:	d826      	bhi.n	800a37c <UART_SetConfig+0x1f0>
 800a32e:	a201      	add	r2, pc, #4	; (adr r2, 800a334 <UART_SetConfig+0x1a8>)
 800a330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a334:	0800a34d 	.word	0x0800a34d
 800a338:	0800a355 	.word	0x0800a355
 800a33c:	0800a35d 	.word	0x0800a35d
 800a340:	0800a365 	.word	0x0800a365
 800a344:	0800a36d 	.word	0x0800a36d
 800a348:	0800a375 	.word	0x0800a375
 800a34c:	2300      	movs	r3, #0
 800a34e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a352:	e1ec      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a354:	2304      	movs	r3, #4
 800a356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a35a:	e1e8      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a35c:	2308      	movs	r3, #8
 800a35e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a362:	e1e4      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a364:	2310      	movs	r3, #16
 800a366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a36a:	e1e0      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a36c:	2320      	movs	r3, #32
 800a36e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a372:	e1dc      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a374:	2340      	movs	r3, #64	; 0x40
 800a376:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a37a:	e1d8      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a37c:	2380      	movs	r3, #128	; 0x80
 800a37e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a382:	e1d4      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a51      	ldr	r2, [pc, #324]	; (800a4d0 <UART_SetConfig+0x344>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d130      	bne.n	800a3f0 <UART_SetConfig+0x264>
 800a38e:	4b4e      	ldr	r3, [pc, #312]	; (800a4c8 <UART_SetConfig+0x33c>)
 800a390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a392:	f003 0307 	and.w	r3, r3, #7
 800a396:	2b05      	cmp	r3, #5
 800a398:	d826      	bhi.n	800a3e8 <UART_SetConfig+0x25c>
 800a39a:	a201      	add	r2, pc, #4	; (adr r2, 800a3a0 <UART_SetConfig+0x214>)
 800a39c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a0:	0800a3b9 	.word	0x0800a3b9
 800a3a4:	0800a3c1 	.word	0x0800a3c1
 800a3a8:	0800a3c9 	.word	0x0800a3c9
 800a3ac:	0800a3d1 	.word	0x0800a3d1
 800a3b0:	0800a3d9 	.word	0x0800a3d9
 800a3b4:	0800a3e1 	.word	0x0800a3e1
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3be:	e1b6      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3c0:	2304      	movs	r3, #4
 800a3c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3c6:	e1b2      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3c8:	2308      	movs	r3, #8
 800a3ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ce:	e1ae      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3d0:	2310      	movs	r3, #16
 800a3d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3d6:	e1aa      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3d8:	2320      	movs	r3, #32
 800a3da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3de:	e1a6      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3e0:	2340      	movs	r3, #64	; 0x40
 800a3e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3e6:	e1a2      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3e8:	2380      	movs	r3, #128	; 0x80
 800a3ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ee:	e19e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a37      	ldr	r2, [pc, #220]	; (800a4d4 <UART_SetConfig+0x348>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d130      	bne.n	800a45c <UART_SetConfig+0x2d0>
 800a3fa:	4b33      	ldr	r3, [pc, #204]	; (800a4c8 <UART_SetConfig+0x33c>)
 800a3fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3fe:	f003 0307 	and.w	r3, r3, #7
 800a402:	2b05      	cmp	r3, #5
 800a404:	d826      	bhi.n	800a454 <UART_SetConfig+0x2c8>
 800a406:	a201      	add	r2, pc, #4	; (adr r2, 800a40c <UART_SetConfig+0x280>)
 800a408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a40c:	0800a425 	.word	0x0800a425
 800a410:	0800a42d 	.word	0x0800a42d
 800a414:	0800a435 	.word	0x0800a435
 800a418:	0800a43d 	.word	0x0800a43d
 800a41c:	0800a445 	.word	0x0800a445
 800a420:	0800a44d 	.word	0x0800a44d
 800a424:	2300      	movs	r3, #0
 800a426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a42a:	e180      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a42c:	2304      	movs	r3, #4
 800a42e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a432:	e17c      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a434:	2308      	movs	r3, #8
 800a436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a43a:	e178      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a43c:	2310      	movs	r3, #16
 800a43e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a442:	e174      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a444:	2320      	movs	r3, #32
 800a446:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a44a:	e170      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a44c:	2340      	movs	r3, #64	; 0x40
 800a44e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a452:	e16c      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a454:	2380      	movs	r3, #128	; 0x80
 800a456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a45a:	e168      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a1d      	ldr	r2, [pc, #116]	; (800a4d8 <UART_SetConfig+0x34c>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d142      	bne.n	800a4ec <UART_SetConfig+0x360>
 800a466:	4b18      	ldr	r3, [pc, #96]	; (800a4c8 <UART_SetConfig+0x33c>)
 800a468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a46a:	f003 0307 	and.w	r3, r3, #7
 800a46e:	2b05      	cmp	r3, #5
 800a470:	d838      	bhi.n	800a4e4 <UART_SetConfig+0x358>
 800a472:	a201      	add	r2, pc, #4	; (adr r2, 800a478 <UART_SetConfig+0x2ec>)
 800a474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a478:	0800a491 	.word	0x0800a491
 800a47c:	0800a499 	.word	0x0800a499
 800a480:	0800a4a1 	.word	0x0800a4a1
 800a484:	0800a4a9 	.word	0x0800a4a9
 800a488:	0800a4b1 	.word	0x0800a4b1
 800a48c:	0800a4dd 	.word	0x0800a4dd
 800a490:	2300      	movs	r3, #0
 800a492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a496:	e14a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a498:	2304      	movs	r3, #4
 800a49a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a49e:	e146      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4a0:	2308      	movs	r3, #8
 800a4a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4a6:	e142      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4a8:	2310      	movs	r3, #16
 800a4aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4ae:	e13e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4b0:	2320      	movs	r3, #32
 800a4b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4b6:	e13a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4b8:	cfff69f3 	.word	0xcfff69f3
 800a4bc:	58000c00 	.word	0x58000c00
 800a4c0:	11fff4ff 	.word	0x11fff4ff
 800a4c4:	40011000 	.word	0x40011000
 800a4c8:	58024400 	.word	0x58024400
 800a4cc:	40004400 	.word	0x40004400
 800a4d0:	40004800 	.word	0x40004800
 800a4d4:	40004c00 	.word	0x40004c00
 800a4d8:	40005000 	.word	0x40005000
 800a4dc:	2340      	movs	r3, #64	; 0x40
 800a4de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4e2:	e124      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4e4:	2380      	movs	r3, #128	; 0x80
 800a4e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4ea:	e120      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4acc      	ldr	r2, [pc, #816]	; (800a824 <UART_SetConfig+0x698>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d176      	bne.n	800a5e4 <UART_SetConfig+0x458>
 800a4f6:	4bcc      	ldr	r3, [pc, #816]	; (800a828 <UART_SetConfig+0x69c>)
 800a4f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a4fe:	2b28      	cmp	r3, #40	; 0x28
 800a500:	d86c      	bhi.n	800a5dc <UART_SetConfig+0x450>
 800a502:	a201      	add	r2, pc, #4	; (adr r2, 800a508 <UART_SetConfig+0x37c>)
 800a504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a508:	0800a5ad 	.word	0x0800a5ad
 800a50c:	0800a5dd 	.word	0x0800a5dd
 800a510:	0800a5dd 	.word	0x0800a5dd
 800a514:	0800a5dd 	.word	0x0800a5dd
 800a518:	0800a5dd 	.word	0x0800a5dd
 800a51c:	0800a5dd 	.word	0x0800a5dd
 800a520:	0800a5dd 	.word	0x0800a5dd
 800a524:	0800a5dd 	.word	0x0800a5dd
 800a528:	0800a5b5 	.word	0x0800a5b5
 800a52c:	0800a5dd 	.word	0x0800a5dd
 800a530:	0800a5dd 	.word	0x0800a5dd
 800a534:	0800a5dd 	.word	0x0800a5dd
 800a538:	0800a5dd 	.word	0x0800a5dd
 800a53c:	0800a5dd 	.word	0x0800a5dd
 800a540:	0800a5dd 	.word	0x0800a5dd
 800a544:	0800a5dd 	.word	0x0800a5dd
 800a548:	0800a5bd 	.word	0x0800a5bd
 800a54c:	0800a5dd 	.word	0x0800a5dd
 800a550:	0800a5dd 	.word	0x0800a5dd
 800a554:	0800a5dd 	.word	0x0800a5dd
 800a558:	0800a5dd 	.word	0x0800a5dd
 800a55c:	0800a5dd 	.word	0x0800a5dd
 800a560:	0800a5dd 	.word	0x0800a5dd
 800a564:	0800a5dd 	.word	0x0800a5dd
 800a568:	0800a5c5 	.word	0x0800a5c5
 800a56c:	0800a5dd 	.word	0x0800a5dd
 800a570:	0800a5dd 	.word	0x0800a5dd
 800a574:	0800a5dd 	.word	0x0800a5dd
 800a578:	0800a5dd 	.word	0x0800a5dd
 800a57c:	0800a5dd 	.word	0x0800a5dd
 800a580:	0800a5dd 	.word	0x0800a5dd
 800a584:	0800a5dd 	.word	0x0800a5dd
 800a588:	0800a5cd 	.word	0x0800a5cd
 800a58c:	0800a5dd 	.word	0x0800a5dd
 800a590:	0800a5dd 	.word	0x0800a5dd
 800a594:	0800a5dd 	.word	0x0800a5dd
 800a598:	0800a5dd 	.word	0x0800a5dd
 800a59c:	0800a5dd 	.word	0x0800a5dd
 800a5a0:	0800a5dd 	.word	0x0800a5dd
 800a5a4:	0800a5dd 	.word	0x0800a5dd
 800a5a8:	0800a5d5 	.word	0x0800a5d5
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5b2:	e0bc      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5b4:	2304      	movs	r3, #4
 800a5b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5ba:	e0b8      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5bc:	2308      	movs	r3, #8
 800a5be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5c2:	e0b4      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5c4:	2310      	movs	r3, #16
 800a5c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5ca:	e0b0      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5cc:	2320      	movs	r3, #32
 800a5ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5d2:	e0ac      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5d4:	2340      	movs	r3, #64	; 0x40
 800a5d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5da:	e0a8      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5dc:	2380      	movs	r3, #128	; 0x80
 800a5de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5e2:	e0a4      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a90      	ldr	r2, [pc, #576]	; (800a82c <UART_SetConfig+0x6a0>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d130      	bne.n	800a650 <UART_SetConfig+0x4c4>
 800a5ee:	4b8e      	ldr	r3, [pc, #568]	; (800a828 <UART_SetConfig+0x69c>)
 800a5f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5f2:	f003 0307 	and.w	r3, r3, #7
 800a5f6:	2b05      	cmp	r3, #5
 800a5f8:	d826      	bhi.n	800a648 <UART_SetConfig+0x4bc>
 800a5fa:	a201      	add	r2, pc, #4	; (adr r2, 800a600 <UART_SetConfig+0x474>)
 800a5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a600:	0800a619 	.word	0x0800a619
 800a604:	0800a621 	.word	0x0800a621
 800a608:	0800a629 	.word	0x0800a629
 800a60c:	0800a631 	.word	0x0800a631
 800a610:	0800a639 	.word	0x0800a639
 800a614:	0800a641 	.word	0x0800a641
 800a618:	2300      	movs	r3, #0
 800a61a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a61e:	e086      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a620:	2304      	movs	r3, #4
 800a622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a626:	e082      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a628:	2308      	movs	r3, #8
 800a62a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a62e:	e07e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a630:	2310      	movs	r3, #16
 800a632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a636:	e07a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a638:	2320      	movs	r3, #32
 800a63a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a63e:	e076      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a640:	2340      	movs	r3, #64	; 0x40
 800a642:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a646:	e072      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a648:	2380      	movs	r3, #128	; 0x80
 800a64a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a64e:	e06e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a76      	ldr	r2, [pc, #472]	; (800a830 <UART_SetConfig+0x6a4>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d130      	bne.n	800a6bc <UART_SetConfig+0x530>
 800a65a:	4b73      	ldr	r3, [pc, #460]	; (800a828 <UART_SetConfig+0x69c>)
 800a65c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a65e:	f003 0307 	and.w	r3, r3, #7
 800a662:	2b05      	cmp	r3, #5
 800a664:	d826      	bhi.n	800a6b4 <UART_SetConfig+0x528>
 800a666:	a201      	add	r2, pc, #4	; (adr r2, 800a66c <UART_SetConfig+0x4e0>)
 800a668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a66c:	0800a685 	.word	0x0800a685
 800a670:	0800a68d 	.word	0x0800a68d
 800a674:	0800a695 	.word	0x0800a695
 800a678:	0800a69d 	.word	0x0800a69d
 800a67c:	0800a6a5 	.word	0x0800a6a5
 800a680:	0800a6ad 	.word	0x0800a6ad
 800a684:	2300      	movs	r3, #0
 800a686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a68a:	e050      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a68c:	2304      	movs	r3, #4
 800a68e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a692:	e04c      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a694:	2308      	movs	r3, #8
 800a696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a69a:	e048      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a69c:	2310      	movs	r3, #16
 800a69e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6a2:	e044      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a6a4:	2320      	movs	r3, #32
 800a6a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6aa:	e040      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a6ac:	2340      	movs	r3, #64	; 0x40
 800a6ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6b2:	e03c      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a6b4:	2380      	movs	r3, #128	; 0x80
 800a6b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6ba:	e038      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a5c      	ldr	r2, [pc, #368]	; (800a834 <UART_SetConfig+0x6a8>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d130      	bne.n	800a728 <UART_SetConfig+0x59c>
 800a6c6:	4b58      	ldr	r3, [pc, #352]	; (800a828 <UART_SetConfig+0x69c>)
 800a6c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6ca:	f003 0307 	and.w	r3, r3, #7
 800a6ce:	2b05      	cmp	r3, #5
 800a6d0:	d826      	bhi.n	800a720 <UART_SetConfig+0x594>
 800a6d2:	a201      	add	r2, pc, #4	; (adr r2, 800a6d8 <UART_SetConfig+0x54c>)
 800a6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d8:	0800a6f1 	.word	0x0800a6f1
 800a6dc:	0800a6f9 	.word	0x0800a6f9
 800a6e0:	0800a701 	.word	0x0800a701
 800a6e4:	0800a709 	.word	0x0800a709
 800a6e8:	0800a711 	.word	0x0800a711
 800a6ec:	0800a719 	.word	0x0800a719
 800a6f0:	2302      	movs	r3, #2
 800a6f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6f6:	e01a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a6f8:	2304      	movs	r3, #4
 800a6fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6fe:	e016      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a700:	2308      	movs	r3, #8
 800a702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a706:	e012      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a708:	2310      	movs	r3, #16
 800a70a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a70e:	e00e      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a710:	2320      	movs	r3, #32
 800a712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a716:	e00a      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a718:	2340      	movs	r3, #64	; 0x40
 800a71a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a71e:	e006      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a720:	2380      	movs	r3, #128	; 0x80
 800a722:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a726:	e002      	b.n	800a72e <UART_SetConfig+0x5a2>
 800a728:	2380      	movs	r3, #128	; 0x80
 800a72a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a40      	ldr	r2, [pc, #256]	; (800a834 <UART_SetConfig+0x6a8>)
 800a734:	4293      	cmp	r3, r2
 800a736:	f040 80ef 	bne.w	800a918 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a73a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a73e:	2b20      	cmp	r3, #32
 800a740:	dc46      	bgt.n	800a7d0 <UART_SetConfig+0x644>
 800a742:	2b02      	cmp	r3, #2
 800a744:	f2c0 8081 	blt.w	800a84a <UART_SetConfig+0x6be>
 800a748:	3b02      	subs	r3, #2
 800a74a:	2b1e      	cmp	r3, #30
 800a74c:	d87d      	bhi.n	800a84a <UART_SetConfig+0x6be>
 800a74e:	a201      	add	r2, pc, #4	; (adr r2, 800a754 <UART_SetConfig+0x5c8>)
 800a750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a754:	0800a7d7 	.word	0x0800a7d7
 800a758:	0800a84b 	.word	0x0800a84b
 800a75c:	0800a7df 	.word	0x0800a7df
 800a760:	0800a84b 	.word	0x0800a84b
 800a764:	0800a84b 	.word	0x0800a84b
 800a768:	0800a84b 	.word	0x0800a84b
 800a76c:	0800a7ef 	.word	0x0800a7ef
 800a770:	0800a84b 	.word	0x0800a84b
 800a774:	0800a84b 	.word	0x0800a84b
 800a778:	0800a84b 	.word	0x0800a84b
 800a77c:	0800a84b 	.word	0x0800a84b
 800a780:	0800a84b 	.word	0x0800a84b
 800a784:	0800a84b 	.word	0x0800a84b
 800a788:	0800a84b 	.word	0x0800a84b
 800a78c:	0800a7ff 	.word	0x0800a7ff
 800a790:	0800a84b 	.word	0x0800a84b
 800a794:	0800a84b 	.word	0x0800a84b
 800a798:	0800a84b 	.word	0x0800a84b
 800a79c:	0800a84b 	.word	0x0800a84b
 800a7a0:	0800a84b 	.word	0x0800a84b
 800a7a4:	0800a84b 	.word	0x0800a84b
 800a7a8:	0800a84b 	.word	0x0800a84b
 800a7ac:	0800a84b 	.word	0x0800a84b
 800a7b0:	0800a84b 	.word	0x0800a84b
 800a7b4:	0800a84b 	.word	0x0800a84b
 800a7b8:	0800a84b 	.word	0x0800a84b
 800a7bc:	0800a84b 	.word	0x0800a84b
 800a7c0:	0800a84b 	.word	0x0800a84b
 800a7c4:	0800a84b 	.word	0x0800a84b
 800a7c8:	0800a84b 	.word	0x0800a84b
 800a7cc:	0800a83d 	.word	0x0800a83d
 800a7d0:	2b40      	cmp	r3, #64	; 0x40
 800a7d2:	d036      	beq.n	800a842 <UART_SetConfig+0x6b6>
 800a7d4:	e039      	b.n	800a84a <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a7d6:	f7fd fad7 	bl	8007d88 <HAL_RCCEx_GetD3PCLK1Freq>
 800a7da:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a7dc:	e03b      	b.n	800a856 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7de:	f107 0314 	add.w	r3, r7, #20
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7fd fae6 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7ec:	e033      	b.n	800a856 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7ee:	f107 0308 	add.w	r3, r7, #8
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7fd fc32 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7fc:	e02b      	b.n	800a856 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7fe:	4b0a      	ldr	r3, [pc, #40]	; (800a828 <UART_SetConfig+0x69c>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0320 	and.w	r3, r3, #32
 800a806:	2b00      	cmp	r3, #0
 800a808:	d009      	beq.n	800a81e <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a80a:	4b07      	ldr	r3, [pc, #28]	; (800a828 <UART_SetConfig+0x69c>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	08db      	lsrs	r3, r3, #3
 800a810:	f003 0303 	and.w	r3, r3, #3
 800a814:	4a08      	ldr	r2, [pc, #32]	; (800a838 <UART_SetConfig+0x6ac>)
 800a816:	fa22 f303 	lsr.w	r3, r2, r3
 800a81a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a81c:	e01b      	b.n	800a856 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a81e:	4b06      	ldr	r3, [pc, #24]	; (800a838 <UART_SetConfig+0x6ac>)
 800a820:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a822:	e018      	b.n	800a856 <UART_SetConfig+0x6ca>
 800a824:	40011400 	.word	0x40011400
 800a828:	58024400 	.word	0x58024400
 800a82c:	40007800 	.word	0x40007800
 800a830:	40007c00 	.word	0x40007c00
 800a834:	58000c00 	.word	0x58000c00
 800a838:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a83c:	4bc4      	ldr	r3, [pc, #784]	; (800ab50 <UART_SetConfig+0x9c4>)
 800a83e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a840:	e009      	b.n	800a856 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a846:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a848:	e005      	b.n	800a856 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a84a:	2300      	movs	r3, #0
 800a84c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a84e:	2301      	movs	r3, #1
 800a850:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a854:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a858:	2b00      	cmp	r3, #0
 800a85a:	f000 81da 	beq.w	800ac12 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a862:	4abc      	ldr	r2, [pc, #752]	; (800ab54 <UART_SetConfig+0x9c8>)
 800a864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a868:	461a      	mov	r2, r3
 800a86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a870:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	685a      	ldr	r2, [r3, #4]
 800a876:	4613      	mov	r3, r2
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	4413      	add	r3, r2
 800a87c:	6a3a      	ldr	r2, [r7, #32]
 800a87e:	429a      	cmp	r2, r3
 800a880:	d305      	bcc.n	800a88e <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a888:	6a3a      	ldr	r2, [r7, #32]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d903      	bls.n	800a896 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a894:	e1bd      	b.n	800ac12 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a898:	4618      	mov	r0, r3
 800a89a:	f04f 0100 	mov.w	r1, #0
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a2:	4aac      	ldr	r2, [pc, #688]	; (800ab54 <UART_SetConfig+0x9c8>)
 800a8a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8a8:	b29a      	uxth	r2, r3
 800a8aa:	f04f 0300 	mov.w	r3, #0
 800a8ae:	f7f5 fd6f 	bl	8000390 <__aeabi_uldivmod>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	460b      	mov	r3, r1
 800a8b6:	4610      	mov	r0, r2
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	f04f 0200 	mov.w	r2, #0
 800a8be:	f04f 0300 	mov.w	r3, #0
 800a8c2:	020b      	lsls	r3, r1, #8
 800a8c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8c8:	0202      	lsls	r2, r0, #8
 800a8ca:	6879      	ldr	r1, [r7, #4]
 800a8cc:	6849      	ldr	r1, [r1, #4]
 800a8ce:	0849      	lsrs	r1, r1, #1
 800a8d0:	4608      	mov	r0, r1
 800a8d2:	f04f 0100 	mov.w	r1, #0
 800a8d6:	1814      	adds	r4, r2, r0
 800a8d8:	eb43 0501 	adc.w	r5, r3, r1
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	f04f 0300 	mov.w	r3, #0
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	f7f5 fd51 	bl	8000390 <__aeabi_uldivmod>
 800a8ee:	4602      	mov	r2, r0
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a8f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a8fc:	d308      	bcc.n	800a910 <UART_SetConfig+0x784>
 800a8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a900:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a904:	d204      	bcs.n	800a910 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a90c:	60da      	str	r2, [r3, #12]
 800a90e:	e180      	b.n	800ac12 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a910:	2301      	movs	r3, #1
 800a912:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a916:	e17c      	b.n	800ac12 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	69db      	ldr	r3, [r3, #28]
 800a91c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a920:	f040 80be 	bne.w	800aaa0 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 800a924:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a928:	2b20      	cmp	r3, #32
 800a92a:	dc49      	bgt.n	800a9c0 <UART_SetConfig+0x834>
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	db7c      	blt.n	800aa2a <UART_SetConfig+0x89e>
 800a930:	2b20      	cmp	r3, #32
 800a932:	d87a      	bhi.n	800aa2a <UART_SetConfig+0x89e>
 800a934:	a201      	add	r2, pc, #4	; (adr r2, 800a93c <UART_SetConfig+0x7b0>)
 800a936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a93a:	bf00      	nop
 800a93c:	0800a9c7 	.word	0x0800a9c7
 800a940:	0800a9cf 	.word	0x0800a9cf
 800a944:	0800aa2b 	.word	0x0800aa2b
 800a948:	0800aa2b 	.word	0x0800aa2b
 800a94c:	0800a9d7 	.word	0x0800a9d7
 800a950:	0800aa2b 	.word	0x0800aa2b
 800a954:	0800aa2b 	.word	0x0800aa2b
 800a958:	0800aa2b 	.word	0x0800aa2b
 800a95c:	0800a9e7 	.word	0x0800a9e7
 800a960:	0800aa2b 	.word	0x0800aa2b
 800a964:	0800aa2b 	.word	0x0800aa2b
 800a968:	0800aa2b 	.word	0x0800aa2b
 800a96c:	0800aa2b 	.word	0x0800aa2b
 800a970:	0800aa2b 	.word	0x0800aa2b
 800a974:	0800aa2b 	.word	0x0800aa2b
 800a978:	0800aa2b 	.word	0x0800aa2b
 800a97c:	0800a9f7 	.word	0x0800a9f7
 800a980:	0800aa2b 	.word	0x0800aa2b
 800a984:	0800aa2b 	.word	0x0800aa2b
 800a988:	0800aa2b 	.word	0x0800aa2b
 800a98c:	0800aa2b 	.word	0x0800aa2b
 800a990:	0800aa2b 	.word	0x0800aa2b
 800a994:	0800aa2b 	.word	0x0800aa2b
 800a998:	0800aa2b 	.word	0x0800aa2b
 800a99c:	0800aa2b 	.word	0x0800aa2b
 800a9a0:	0800aa2b 	.word	0x0800aa2b
 800a9a4:	0800aa2b 	.word	0x0800aa2b
 800a9a8:	0800aa2b 	.word	0x0800aa2b
 800a9ac:	0800aa2b 	.word	0x0800aa2b
 800a9b0:	0800aa2b 	.word	0x0800aa2b
 800a9b4:	0800aa2b 	.word	0x0800aa2b
 800a9b8:	0800aa2b 	.word	0x0800aa2b
 800a9bc:	0800aa1d 	.word	0x0800aa1d
 800a9c0:	2b40      	cmp	r3, #64	; 0x40
 800a9c2:	d02e      	beq.n	800aa22 <UART_SetConfig+0x896>
 800a9c4:	e031      	b.n	800aa2a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9c6:	f7fb fda1 	bl	800650c <HAL_RCC_GetPCLK1Freq>
 800a9ca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9cc:	e033      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9ce:	f7fb fdb3 	bl	8006538 <HAL_RCC_GetPCLK2Freq>
 800a9d2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9d4:	e02f      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9d6:	f107 0314 	add.w	r3, r7, #20
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f7fd f9ea 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9e4:	e027      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9e6:	f107 0308 	add.w	r3, r7, #8
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7fd fb36 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9f4:	e01f      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a9f6:	4b58      	ldr	r3, [pc, #352]	; (800ab58 <UART_SetConfig+0x9cc>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0320 	and.w	r3, r3, #32
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d009      	beq.n	800aa16 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa02:	4b55      	ldr	r3, [pc, #340]	; (800ab58 <UART_SetConfig+0x9cc>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	08db      	lsrs	r3, r3, #3
 800aa08:	f003 0303 	and.w	r3, r3, #3
 800aa0c:	4a53      	ldr	r2, [pc, #332]	; (800ab5c <UART_SetConfig+0x9d0>)
 800aa0e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa14:	e00f      	b.n	800aa36 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800aa16:	4b51      	ldr	r3, [pc, #324]	; (800ab5c <UART_SetConfig+0x9d0>)
 800aa18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa1a:	e00c      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa1c:	4b4c      	ldr	r3, [pc, #304]	; (800ab50 <UART_SetConfig+0x9c4>)
 800aa1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa20:	e009      	b.n	800aa36 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa26:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa28:	e005      	b.n	800aa36 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800aa34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f000 80ea 	beq.w	800ac12 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa42:	4a44      	ldr	r2, [pc, #272]	; (800ab54 <UART_SetConfig+0x9c8>)
 800aa44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa50:	005a      	lsls	r2, r3, #1
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	085b      	lsrs	r3, r3, #1
 800aa58:	441a      	add	r2, r3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa62:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa66:	2b0f      	cmp	r3, #15
 800aa68:	d916      	bls.n	800aa98 <UART_SetConfig+0x90c>
 800aa6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa70:	d212      	bcs.n	800aa98 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	f023 030f 	bic.w	r3, r3, #15
 800aa7a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa7e:	085b      	lsrs	r3, r3, #1
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	b29a      	uxth	r2, r3
 800aa88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800aa94:	60da      	str	r2, [r3, #12]
 800aa96:	e0bc      	b.n	800ac12 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800aa9e:	e0b8      	b.n	800ac12 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaa0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800aaa4:	2b20      	cmp	r3, #32
 800aaa6:	dc4b      	bgt.n	800ab40 <UART_SetConfig+0x9b4>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f2c0 8087 	blt.w	800abbc <UART_SetConfig+0xa30>
 800aaae:	2b20      	cmp	r3, #32
 800aab0:	f200 8084 	bhi.w	800abbc <UART_SetConfig+0xa30>
 800aab4:	a201      	add	r2, pc, #4	; (adr r2, 800aabc <UART_SetConfig+0x930>)
 800aab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaba:	bf00      	nop
 800aabc:	0800ab47 	.word	0x0800ab47
 800aac0:	0800ab61 	.word	0x0800ab61
 800aac4:	0800abbd 	.word	0x0800abbd
 800aac8:	0800abbd 	.word	0x0800abbd
 800aacc:	0800ab69 	.word	0x0800ab69
 800aad0:	0800abbd 	.word	0x0800abbd
 800aad4:	0800abbd 	.word	0x0800abbd
 800aad8:	0800abbd 	.word	0x0800abbd
 800aadc:	0800ab79 	.word	0x0800ab79
 800aae0:	0800abbd 	.word	0x0800abbd
 800aae4:	0800abbd 	.word	0x0800abbd
 800aae8:	0800abbd 	.word	0x0800abbd
 800aaec:	0800abbd 	.word	0x0800abbd
 800aaf0:	0800abbd 	.word	0x0800abbd
 800aaf4:	0800abbd 	.word	0x0800abbd
 800aaf8:	0800abbd 	.word	0x0800abbd
 800aafc:	0800ab89 	.word	0x0800ab89
 800ab00:	0800abbd 	.word	0x0800abbd
 800ab04:	0800abbd 	.word	0x0800abbd
 800ab08:	0800abbd 	.word	0x0800abbd
 800ab0c:	0800abbd 	.word	0x0800abbd
 800ab10:	0800abbd 	.word	0x0800abbd
 800ab14:	0800abbd 	.word	0x0800abbd
 800ab18:	0800abbd 	.word	0x0800abbd
 800ab1c:	0800abbd 	.word	0x0800abbd
 800ab20:	0800abbd 	.word	0x0800abbd
 800ab24:	0800abbd 	.word	0x0800abbd
 800ab28:	0800abbd 	.word	0x0800abbd
 800ab2c:	0800abbd 	.word	0x0800abbd
 800ab30:	0800abbd 	.word	0x0800abbd
 800ab34:	0800abbd 	.word	0x0800abbd
 800ab38:	0800abbd 	.word	0x0800abbd
 800ab3c:	0800abaf 	.word	0x0800abaf
 800ab40:	2b40      	cmp	r3, #64	; 0x40
 800ab42:	d037      	beq.n	800abb4 <UART_SetConfig+0xa28>
 800ab44:	e03a      	b.n	800abbc <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab46:	f7fb fce1 	bl	800650c <HAL_RCC_GetPCLK1Freq>
 800ab4a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ab4c:	e03c      	b.n	800abc8 <UART_SetConfig+0xa3c>
 800ab4e:	bf00      	nop
 800ab50:	003d0900 	.word	0x003d0900
 800ab54:	0800c9ec 	.word	0x0800c9ec
 800ab58:	58024400 	.word	0x58024400
 800ab5c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab60:	f7fb fcea 	bl	8006538 <HAL_RCC_GetPCLK2Freq>
 800ab64:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ab66:	e02f      	b.n	800abc8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab68:	f107 0314 	add.w	r3, r7, #20
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f7fd f921 	bl	8007db4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ab72:	69bb      	ldr	r3, [r7, #24]
 800ab74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab76:	e027      	b.n	800abc8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab78:	f107 0308 	add.w	r3, r7, #8
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7fd fa6d 	bl	800805c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab86:	e01f      	b.n	800abc8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab88:	4b2c      	ldr	r3, [pc, #176]	; (800ac3c <UART_SetConfig+0xab0>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f003 0320 	and.w	r3, r3, #32
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d009      	beq.n	800aba8 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ab94:	4b29      	ldr	r3, [pc, #164]	; (800ac3c <UART_SetConfig+0xab0>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	08db      	lsrs	r3, r3, #3
 800ab9a:	f003 0303 	and.w	r3, r3, #3
 800ab9e:	4a28      	ldr	r2, [pc, #160]	; (800ac40 <UART_SetConfig+0xab4>)
 800aba0:	fa22 f303 	lsr.w	r3, r2, r3
 800aba4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aba6:	e00f      	b.n	800abc8 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800aba8:	4b25      	ldr	r3, [pc, #148]	; (800ac40 <UART_SetConfig+0xab4>)
 800abaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abac:	e00c      	b.n	800abc8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800abae:	4b25      	ldr	r3, [pc, #148]	; (800ac44 <UART_SetConfig+0xab8>)
 800abb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abb2:	e009      	b.n	800abc8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800abb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abba:	e005      	b.n	800abc8 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800abbc:	2300      	movs	r3, #0
 800abbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800abc6:	bf00      	nop
    }

    if (pclk != 0U)
 800abc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d021      	beq.n	800ac12 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abd2:	4a1d      	ldr	r2, [pc, #116]	; (800ac48 <UART_SetConfig+0xabc>)
 800abd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abd8:	461a      	mov	r2, r3
 800abda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abdc:	fbb3 f2f2 	udiv	r2, r3, r2
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	685b      	ldr	r3, [r3, #4]
 800abe4:	085b      	lsrs	r3, r3, #1
 800abe6:	441a      	add	r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	fbb2 f3f3 	udiv	r3, r2, r3
 800abf0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf4:	2b0f      	cmp	r3, #15
 800abf6:	d909      	bls.n	800ac0c <UART_SetConfig+0xa80>
 800abf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abfe:	d205      	bcs.n	800ac0c <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ac00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac02:	b29a      	uxth	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	60da      	str	r2, [r3, #12]
 800ac0a:	e002      	b.n	800ac12 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2201      	movs	r2, #1
 800ac16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ac2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3738      	adds	r7, #56	; 0x38
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bdb0      	pop	{r4, r5, r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	58024400 	.word	0x58024400
 800ac40:	03d09000 	.word	0x03d09000
 800ac44:	003d0900 	.word	0x003d0900
 800ac48:	0800c9ec 	.word	0x0800c9ec

0800ac4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac58:	f003 0301 	and.w	r3, r3, #1
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d00a      	beq.n	800ac76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	685b      	ldr	r3, [r3, #4]
 800ac66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	430a      	orrs	r2, r1
 800ac74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac7a:	f003 0302 	and.w	r3, r3, #2
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00a      	beq.n	800ac98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	685b      	ldr	r3, [r3, #4]
 800ac88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	430a      	orrs	r2, r1
 800ac96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac9c:	f003 0304 	and.w	r3, r3, #4
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00a      	beq.n	800acba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	430a      	orrs	r2, r1
 800acb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acbe:	f003 0308 	and.w	r3, r3, #8
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d00a      	beq.n	800acdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	685b      	ldr	r3, [r3, #4]
 800accc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	430a      	orrs	r2, r1
 800acda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace0:	f003 0310 	and.w	r3, r3, #16
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d00a      	beq.n	800acfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	430a      	orrs	r2, r1
 800acfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad02:	f003 0320 	and.w	r3, r3, #32
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	430a      	orrs	r2, r1
 800ad1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d01a      	beq.n	800ad62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	430a      	orrs	r2, r1
 800ad40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad4a:	d10a      	bne.n	800ad62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	430a      	orrs	r2, r1
 800ad60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00a      	beq.n	800ad84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	430a      	orrs	r2, r1
 800ad82:	605a      	str	r2, [r3, #4]
  }
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b086      	sub	sp, #24
 800ad94:	af02      	add	r7, sp, #8
 800ad96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ada0:	f7f7 fef2 	bl	8002b88 <HAL_GetTick>
 800ada4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 0308 	and.w	r3, r3, #8
 800adb0:	2b08      	cmp	r3, #8
 800adb2:	d10e      	bne.n	800add2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800adb8:	9300      	str	r3, [sp, #0]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2200      	movs	r2, #0
 800adbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f000 f82f 	bl	800ae26 <UART_WaitOnFlagUntilTimeout>
 800adc8:	4603      	mov	r3, r0
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d001      	beq.n	800add2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adce:	2303      	movs	r3, #3
 800add0:	e025      	b.n	800ae1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f003 0304 	and.w	r3, r3, #4
 800addc:	2b04      	cmp	r3, #4
 800adde:	d10e      	bne.n	800adfe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ade0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ade4:	9300      	str	r3, [sp, #0]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f819 	bl	800ae26 <UART_WaitOnFlagUntilTimeout>
 800adf4:	4603      	mov	r3, r0
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d001      	beq.n	800adfe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adfa:	2303      	movs	r3, #3
 800adfc:	e00f      	b.n	800ae1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2220      	movs	r2, #32
 800ae02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2220      	movs	r2, #32
 800ae0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ae1c:	2300      	movs	r3, #0
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3710      	adds	r7, #16
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}

0800ae26 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae26:	b580      	push	{r7, lr}
 800ae28:	b09c      	sub	sp, #112	; 0x70
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	60f8      	str	r0, [r7, #12]
 800ae2e:	60b9      	str	r1, [r7, #8]
 800ae30:	603b      	str	r3, [r7, #0]
 800ae32:	4613      	mov	r3, r2
 800ae34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae36:	e0a9      	b.n	800af8c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae3e:	f000 80a5 	beq.w	800af8c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae42:	f7f7 fea1 	bl	8002b88 <HAL_GetTick>
 800ae46:	4602      	mov	r2, r0
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	1ad3      	subs	r3, r2, r3
 800ae4c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d302      	bcc.n	800ae58 <UART_WaitOnFlagUntilTimeout+0x32>
 800ae52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d140      	bne.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae60:	e853 3f00 	ldrex	r3, [r3]
 800ae64:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ae66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ae6c:	667b      	str	r3, [r7, #100]	; 0x64
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	461a      	mov	r2, r3
 800ae74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae78:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ae7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ae7e:	e841 2300 	strex	r3, r2, [r1]
 800ae82:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ae84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1e6      	bne.n	800ae58 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	3308      	adds	r3, #8
 800ae90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae94:	e853 3f00 	ldrex	r3, [r3]
 800ae98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ae9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae9c:	f023 0301 	bic.w	r3, r3, #1
 800aea0:	663b      	str	r3, [r7, #96]	; 0x60
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	3308      	adds	r3, #8
 800aea8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aeaa:	64ba      	str	r2, [r7, #72]	; 0x48
 800aeac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aeb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aeb2:	e841 2300 	strex	r3, r2, [r1]
 800aeb6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800aeb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1e5      	bne.n	800ae8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2220      	movs	r2, #32
 800aec2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2220      	movs	r2, #32
 800aeca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2200      	movs	r2, #0
 800aed2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800aed6:	2303      	movs	r3, #3
 800aed8:	e069      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 0304 	and.w	r3, r3, #4
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d051      	beq.n	800af8c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	69db      	ldr	r3, [r3, #28]
 800aeee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aef2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aef6:	d149      	bne.n	800af8c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af00:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0a:	e853 3f00 	ldrex	r3, [r3]
 800af0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800af16:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	461a      	mov	r2, r3
 800af1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af20:	637b      	str	r3, [r7, #52]	; 0x34
 800af22:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800af26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af28:	e841 2300 	strex	r3, r2, [r1]
 800af2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800af2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1e6      	bne.n	800af02 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	3308      	adds	r3, #8
 800af3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	e853 3f00 	ldrex	r3, [r3]
 800af42:	613b      	str	r3, [r7, #16]
   return(result);
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	f023 0301 	bic.w	r3, r3, #1
 800af4a:	66bb      	str	r3, [r7, #104]	; 0x68
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	3308      	adds	r3, #8
 800af52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800af54:	623a      	str	r2, [r7, #32]
 800af56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af58:	69f9      	ldr	r1, [r7, #28]
 800af5a:	6a3a      	ldr	r2, [r7, #32]
 800af5c:	e841 2300 	strex	r3, r2, [r1]
 800af60:	61bb      	str	r3, [r7, #24]
   return(result);
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d1e5      	bne.n	800af34 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2220      	movs	r2, #32
 800af6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2220      	movs	r2, #32
 800af74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2220      	movs	r2, #32
 800af7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	2200      	movs	r2, #0
 800af84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800af88:	2303      	movs	r3, #3
 800af8a:	e010      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	69da      	ldr	r2, [r3, #28]
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	4013      	ands	r3, r2
 800af96:	68ba      	ldr	r2, [r7, #8]
 800af98:	429a      	cmp	r2, r3
 800af9a:	bf0c      	ite	eq
 800af9c:	2301      	moveq	r3, #1
 800af9e:	2300      	movne	r3, #0
 800afa0:	b2db      	uxtb	r3, r3
 800afa2:	461a      	mov	r2, r3
 800afa4:	79fb      	ldrb	r3, [r7, #7]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	f43f af46 	beq.w	800ae38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3770      	adds	r7, #112	; 0x70
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800afb6:	b480      	push	{r7}
 800afb8:	b085      	sub	sp, #20
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800afc4:	2b01      	cmp	r3, #1
 800afc6:	d101      	bne.n	800afcc <HAL_UARTEx_DisableFifoMode+0x16>
 800afc8:	2302      	movs	r3, #2
 800afca:	e027      	b.n	800b01c <HAL_UARTEx_DisableFifoMode+0x66>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2201      	movs	r2, #1
 800afd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2224      	movs	r2, #36	; 0x24
 800afd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	681a      	ldr	r2, [r3, #0]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f022 0201 	bic.w	r2, r2, #1
 800aff2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800affa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2220      	movs	r2, #32
 800b00e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2200      	movs	r2, #0
 800b016:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b01a:	2300      	movs	r3, #0
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3714      	adds	r7, #20
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d101      	bne.n	800b040 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b03c:	2302      	movs	r3, #2
 800b03e:	e02d      	b.n	800b09c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2201      	movs	r2, #1
 800b044:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2224      	movs	r2, #36	; 0x24
 800b04c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f022 0201 	bic.w	r2, r2, #1
 800b066:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	683a      	ldr	r2, [r7, #0]
 800b078:	430a      	orrs	r2, r1
 800b07a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f84f 	bl	800b120 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	68fa      	ldr	r2, [r7, #12]
 800b088:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2220      	movs	r2, #32
 800b08e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b09a:	2300      	movs	r3, #0
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d101      	bne.n	800b0bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b0b8:	2302      	movs	r3, #2
 800b0ba:	e02d      	b.n	800b118 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2201      	movs	r2, #1
 800b0c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2224      	movs	r2, #36	; 0x24
 800b0c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f022 0201 	bic.w	r2, r2, #1
 800b0e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	689b      	ldr	r3, [r3, #8]
 800b0ea:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	683a      	ldr	r2, [r7, #0]
 800b0f4:	430a      	orrs	r2, r1
 800b0f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f000 f811 	bl	800b120 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2220      	movs	r2, #32
 800b10a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b116:	2300      	movs	r3, #0
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3710      	adds	r7, #16
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d108      	bne.n	800b142 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2201      	movs	r2, #1
 800b13c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b140:	e031      	b.n	800b1a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b142:	2310      	movs	r3, #16
 800b144:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b146:	2310      	movs	r3, #16
 800b148:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	0e5b      	lsrs	r3, r3, #25
 800b152:	b2db      	uxtb	r3, r3
 800b154:	f003 0307 	and.w	r3, r3, #7
 800b158:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	0f5b      	lsrs	r3, r3, #29
 800b162:	b2db      	uxtb	r3, r3
 800b164:	f003 0307 	and.w	r3, r3, #7
 800b168:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b16a:	7bbb      	ldrb	r3, [r7, #14]
 800b16c:	7b3a      	ldrb	r2, [r7, #12]
 800b16e:	4911      	ldr	r1, [pc, #68]	; (800b1b4 <UARTEx_SetNbDataToProcess+0x94>)
 800b170:	5c8a      	ldrb	r2, [r1, r2]
 800b172:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b176:	7b3a      	ldrb	r2, [r7, #12]
 800b178:	490f      	ldr	r1, [pc, #60]	; (800b1b8 <UARTEx_SetNbDataToProcess+0x98>)
 800b17a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b17c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b180:	b29a      	uxth	r2, r3
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	7b7a      	ldrb	r2, [r7, #13]
 800b18c:	4909      	ldr	r1, [pc, #36]	; (800b1b4 <UARTEx_SetNbDataToProcess+0x94>)
 800b18e:	5c8a      	ldrb	r2, [r1, r2]
 800b190:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b194:	7b7a      	ldrb	r2, [r7, #13]
 800b196:	4908      	ldr	r1, [pc, #32]	; (800b1b8 <UARTEx_SetNbDataToProcess+0x98>)
 800b198:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b19a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b19e:	b29a      	uxth	r2, r3
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b1a6:	bf00      	nop
 800b1a8:	3714      	adds	r7, #20
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b0:	4770      	bx	lr
 800b1b2:	bf00      	nop
 800b1b4:	0800ca04 	.word	0x0800ca04
 800b1b8:	0800ca0c 	.word	0x0800ca0c

0800b1bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b1bc:	b084      	sub	sp, #16
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b084      	sub	sp, #16
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	f107 001c 	add.w	r0, r7, #28
 800b1ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d120      	bne.n	800b216 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	68da      	ldr	r2, [r3, #12]
 800b1e4:	4b2a      	ldr	r3, [pc, #168]	; (800b290 <USB_CoreInit+0xd4>)
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	68db      	ldr	r3, [r3, #12]
 800b1f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b1f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d105      	bne.n	800b20a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 faa8 	bl	800b760 <USB_CoreReset>
 800b210:	4603      	mov	r3, r0
 800b212:	73fb      	strb	r3, [r7, #15]
 800b214:	e01a      	b.n	800b24c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 fa9c 	bl	800b760 <USB_CoreReset>
 800b228:	4603      	mov	r3, r0
 800b22a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b22c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d106      	bne.n	800b240 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b236:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	639a      	str	r2, [r3, #56]	; 0x38
 800b23e:	e005      	b.n	800b24c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b244:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b24e:	2b01      	cmp	r3, #1
 800b250:	d116      	bne.n	800b280 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b256:	b29a      	uxth	r2, r3
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b260:	4b0c      	ldr	r3, [pc, #48]	; (800b294 <USB_CoreInit+0xd8>)
 800b262:	4313      	orrs	r3, r2
 800b264:	687a      	ldr	r2, [r7, #4]
 800b266:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	689b      	ldr	r3, [r3, #8]
 800b26c:	f043 0206 	orr.w	r2, r3, #6
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	f043 0220 	orr.w	r2, r3, #32
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b280:	7bfb      	ldrb	r3, [r7, #15]
}
 800b282:	4618      	mov	r0, r3
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b28c:	b004      	add	sp, #16
 800b28e:	4770      	bx	lr
 800b290:	ffbdffbf 	.word	0xffbdffbf
 800b294:	03ee0000 	.word	0x03ee0000

0800b298 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b298:	b480      	push	{r7}
 800b29a:	b083      	sub	sp, #12
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f023 0201 	bic.w	r2, r3, #1
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	370c      	adds	r7, #12
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b8:	4770      	bx	lr

0800b2ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b2ba:	b580      	push	{r7, lr}
 800b2bc:	b084      	sub	sp, #16
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	68db      	ldr	r3, [r3, #12]
 800b2ce:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b2d6:	78fb      	ldrb	r3, [r7, #3]
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d115      	bne.n	800b308 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	68db      	ldr	r3, [r3, #12]
 800b2e0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b2e8:	2001      	movs	r0, #1
 800b2ea:	f7f7 fc59 	bl	8002ba0 <HAL_Delay>
      ms++;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f000 fa25 	bl	800b744 <USB_GetMode>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d01e      	beq.n	800b33e <USB_SetCurrentMode+0x84>
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2b31      	cmp	r3, #49	; 0x31
 800b304:	d9f0      	bls.n	800b2e8 <USB_SetCurrentMode+0x2e>
 800b306:	e01a      	b.n	800b33e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b308:	78fb      	ldrb	r3, [r7, #3]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d115      	bne.n	800b33a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b31a:	2001      	movs	r0, #1
 800b31c:	f7f7 fc40 	bl	8002ba0 <HAL_Delay>
      ms++;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	3301      	adds	r3, #1
 800b324:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 fa0c 	bl	800b744 <USB_GetMode>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d005      	beq.n	800b33e <USB_SetCurrentMode+0x84>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2b31      	cmp	r3, #49	; 0x31
 800b336:	d9f0      	bls.n	800b31a <USB_SetCurrentMode+0x60>
 800b338:	e001      	b.n	800b33e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
 800b33c:	e005      	b.n	800b34a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	2b32      	cmp	r3, #50	; 0x32
 800b342:	d101      	bne.n	800b348 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	e000      	b.n	800b34a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
	...

0800b354 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b354:	b084      	sub	sp, #16
 800b356:	b580      	push	{r7, lr}
 800b358:	b086      	sub	sp, #24
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	6078      	str	r0, [r7, #4]
 800b35e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b362:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b366:	2300      	movs	r3, #0
 800b368:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b36e:	2300      	movs	r3, #0
 800b370:	613b      	str	r3, [r7, #16]
 800b372:	e009      	b.n	800b388 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	3340      	adds	r3, #64	; 0x40
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	4413      	add	r3, r2
 800b37e:	2200      	movs	r2, #0
 800b380:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	3301      	adds	r3, #1
 800b386:	613b      	str	r3, [r7, #16]
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	2b0e      	cmp	r3, #14
 800b38c:	d9f2      	bls.n	800b374 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b38e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b390:	2b00      	cmp	r3, #0
 800b392:	d11c      	bne.n	800b3ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b3a2:	f043 0302 	orr.w	r3, r3, #2
 800b3a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	601a      	str	r2, [r3, #0]
 800b3cc:	e005      	b.n	800b3da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	680b      	ldr	r3, [r1, #0]
 800b3f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d10c      	bne.n	800b41a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b402:	2b00      	cmp	r3, #0
 800b404:	d104      	bne.n	800b410 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b406:	2100      	movs	r1, #0
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 f961 	bl	800b6d0 <USB_SetDevSpeed>
 800b40e:	e008      	b.n	800b422 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b410:	2101      	movs	r1, #1
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 f95c 	bl	800b6d0 <USB_SetDevSpeed>
 800b418:	e003      	b.n	800b422 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b41a:	2103      	movs	r1, #3
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f000 f957 	bl	800b6d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b422:	2110      	movs	r1, #16
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f000 f8f3 	bl	800b610 <USB_FlushTxFifo>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d001      	beq.n	800b434 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800b430:	2301      	movs	r3, #1
 800b432:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f000 f91d 	bl	800b674 <USB_FlushRxFifo>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d001      	beq.n	800b444 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800b440:	2301      	movs	r3, #1
 800b442:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b44a:	461a      	mov	r2, r3
 800b44c:	2300      	movs	r3, #0
 800b44e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b456:	461a      	mov	r2, r3
 800b458:	2300      	movs	r3, #0
 800b45a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b462:	461a      	mov	r2, r3
 800b464:	2300      	movs	r3, #0
 800b466:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b468:	2300      	movs	r3, #0
 800b46a:	613b      	str	r3, [r7, #16]
 800b46c:	e043      	b.n	800b4f6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	015a      	lsls	r2, r3, #5
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	4413      	add	r3, r2
 800b476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b480:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b484:	d118      	bne.n	800b4b8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d10a      	bne.n	800b4a2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	015a      	lsls	r2, r3, #5
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	4413      	add	r3, r2
 800b494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b498:	461a      	mov	r2, r3
 800b49a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b49e:	6013      	str	r3, [r2, #0]
 800b4a0:	e013      	b.n	800b4ca <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	015a      	lsls	r2, r3, #5
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b4b4:	6013      	str	r3, [r2, #0]
 800b4b6:	e008      	b.n	800b4ca <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	015a      	lsls	r2, r3, #5
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	4413      	add	r3, r2
 800b4c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	015a      	lsls	r2, r3, #5
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4d6:	461a      	mov	r2, r3
 800b4d8:	2300      	movs	r3, #0
 800b4da:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	015a      	lsls	r2, r3, #5
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	4413      	add	r3, r2
 800b4e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b4ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	613b      	str	r3, [r7, #16]
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d3b7      	bcc.n	800b46e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4fe:	2300      	movs	r3, #0
 800b500:	613b      	str	r3, [r7, #16]
 800b502:	e043      	b.n	800b58c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	015a      	lsls	r2, r3, #5
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	4413      	add	r3, r2
 800b50c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b516:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b51a:	d118      	bne.n	800b54e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d10a      	bne.n	800b538 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	015a      	lsls	r2, r3, #5
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	4413      	add	r3, r2
 800b52a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b52e:	461a      	mov	r2, r3
 800b530:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	e013      	b.n	800b560 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	015a      	lsls	r2, r3, #5
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	4413      	add	r3, r2
 800b540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b544:	461a      	mov	r2, r3
 800b546:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b54a:	6013      	str	r3, [r2, #0]
 800b54c:	e008      	b.n	800b560 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	015a      	lsls	r2, r3, #5
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	4413      	add	r3, r2
 800b556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b55a:	461a      	mov	r2, r3
 800b55c:	2300      	movs	r3, #0
 800b55e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	015a      	lsls	r2, r3, #5
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	4413      	add	r3, r2
 800b568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b56c:	461a      	mov	r2, r3
 800b56e:	2300      	movs	r3, #0
 800b570:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b57e:	461a      	mov	r2, r3
 800b580:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b584:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	3301      	adds	r3, #1
 800b58a:	613b      	str	r3, [r7, #16]
 800b58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b58e:	693a      	ldr	r2, [r7, #16]
 800b590:	429a      	cmp	r2, r3
 800b592:	d3b7      	bcc.n	800b504 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b59a:	691b      	ldr	r3, [r3, #16]
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b5a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b5a6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b5b4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d105      	bne.n	800b5c8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	f043 0210 	orr.w	r2, r3, #16
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	699a      	ldr	r2, [r3, #24]
 800b5cc:	4b0e      	ldr	r3, [pc, #56]	; (800b608 <USB_DevInit+0x2b4>)
 800b5ce:	4313      	orrs	r3, r2
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b5d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d005      	beq.n	800b5e6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	699b      	ldr	r3, [r3, #24]
 800b5de:	f043 0208 	orr.w	r2, r3, #8
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b5e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d105      	bne.n	800b5f8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	699a      	ldr	r2, [r3, #24]
 800b5f0:	4b06      	ldr	r3, [pc, #24]	; (800b60c <USB_DevInit+0x2b8>)
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	687a      	ldr	r2, [r7, #4]
 800b5f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b5f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3718      	adds	r7, #24
 800b5fe:	46bd      	mov	sp, r7
 800b600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b604:	b004      	add	sp, #16
 800b606:	4770      	bx	lr
 800b608:	803c3800 	.word	0x803c3800
 800b60c:	40000004 	.word	0x40000004

0800b610 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b61a:	2300      	movs	r3, #0
 800b61c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	3301      	adds	r3, #1
 800b622:	60fb      	str	r3, [r7, #12]
 800b624:	4a12      	ldr	r2, [pc, #72]	; (800b670 <USB_FlushTxFifo+0x60>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d901      	bls.n	800b62e <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b62a:	2303      	movs	r3, #3
 800b62c:	e01a      	b.n	800b664 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	691b      	ldr	r3, [r3, #16]
 800b632:	2b00      	cmp	r3, #0
 800b634:	daf3      	bge.n	800b61e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b636:	2300      	movs	r3, #0
 800b638:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	019b      	lsls	r3, r3, #6
 800b63e:	f043 0220 	orr.w	r2, r3, #32
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	3301      	adds	r3, #1
 800b64a:	60fb      	str	r3, [r7, #12]
 800b64c:	4a08      	ldr	r2, [pc, #32]	; (800b670 <USB_FlushTxFifo+0x60>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d901      	bls.n	800b656 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 800b652:	2303      	movs	r3, #3
 800b654:	e006      	b.n	800b664 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	f003 0320 	and.w	r3, r3, #32
 800b65e:	2b20      	cmp	r3, #32
 800b660:	d0f1      	beq.n	800b646 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 800b662:	2300      	movs	r3, #0
}
 800b664:	4618      	mov	r0, r3
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr
 800b670:	00030d40 	.word	0x00030d40

0800b674 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b67c:	2300      	movs	r3, #0
 800b67e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	3301      	adds	r3, #1
 800b684:	60fb      	str	r3, [r7, #12]
 800b686:	4a11      	ldr	r2, [pc, #68]	; (800b6cc <USB_FlushRxFifo+0x58>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d901      	bls.n	800b690 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 800b68c:	2303      	movs	r3, #3
 800b68e:	e017      	b.n	800b6c0 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	691b      	ldr	r3, [r3, #16]
 800b694:	2b00      	cmp	r3, #0
 800b696:	daf3      	bge.n	800b680 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2210      	movs	r2, #16
 800b6a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	60fb      	str	r3, [r7, #12]
 800b6a8:	4a08      	ldr	r2, [pc, #32]	; (800b6cc <USB_FlushRxFifo+0x58>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d901      	bls.n	800b6b2 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800b6ae:	2303      	movs	r3, #3
 800b6b0:	e006      	b.n	800b6c0 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	691b      	ldr	r3, [r3, #16]
 800b6b6:	f003 0310 	and.w	r3, r3, #16
 800b6ba:	2b10      	cmp	r3, #16
 800b6bc:	d0f1      	beq.n	800b6a2 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800b6be:	2300      	movs	r3, #0
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3714      	adds	r7, #20
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr
 800b6cc:	00030d40 	.word	0x00030d40

0800b6d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	460b      	mov	r3, r1
 800b6da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	78fb      	ldrb	r3, [r7, #3]
 800b6ea:	68f9      	ldr	r1, [r7, #12]
 800b6ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3714      	adds	r7, #20
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b700:	4770      	bx	lr

0800b702 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b702:	b480      	push	{r7}
 800b704:	b085      	sub	sp, #20
 800b706:	af00      	add	r7, sp, #0
 800b708:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b71c:	f023 0303 	bic.w	r3, r3, #3
 800b720:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	68fa      	ldr	r2, [r7, #12]
 800b72c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b730:	f043 0302 	orr.w	r3, r3, #2
 800b734:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b736:	2300      	movs	r3, #0
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3714      	adds	r7, #20
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	695b      	ldr	r3, [r3, #20]
 800b750:	f003 0301 	and.w	r3, r3, #1
}
 800b754:	4618      	mov	r0, r3
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b768:	2300      	movs	r3, #0
 800b76a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	3301      	adds	r3, #1
 800b770:	60fb      	str	r3, [r7, #12]
 800b772:	4a13      	ldr	r2, [pc, #76]	; (800b7c0 <USB_CoreReset+0x60>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d901      	bls.n	800b77c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800b778:	2303      	movs	r3, #3
 800b77a:	e01a      	b.n	800b7b2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	691b      	ldr	r3, [r3, #16]
 800b780:	2b00      	cmp	r3, #0
 800b782:	daf3      	bge.n	800b76c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b784:	2300      	movs	r3, #0
 800b786:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	691b      	ldr	r3, [r3, #16]
 800b78c:	f043 0201 	orr.w	r2, r3, #1
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	3301      	adds	r3, #1
 800b798:	60fb      	str	r3, [r7, #12]
 800b79a:	4a09      	ldr	r2, [pc, #36]	; (800b7c0 <USB_CoreReset+0x60>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d901      	bls.n	800b7a4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800b7a0:	2303      	movs	r3, #3
 800b7a2:	e006      	b.n	800b7b2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	691b      	ldr	r3, [r3, #16]
 800b7a8:	f003 0301 	and.w	r3, r3, #1
 800b7ac:	2b01      	cmp	r3, #1
 800b7ae:	d0f1      	beq.n	800b794 <USB_CoreReset+0x34>

  return HAL_OK;
 800b7b0:	2300      	movs	r3, #0
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	3714      	adds	r7, #20
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr
 800b7be:	bf00      	nop
 800b7c0:	00030d40 	.word	0x00030d40

0800b7c4 <__errno>:
 800b7c4:	4b01      	ldr	r3, [pc, #4]	; (800b7cc <__errno+0x8>)
 800b7c6:	6818      	ldr	r0, [r3, #0]
 800b7c8:	4770      	bx	lr
 800b7ca:	bf00      	nop
 800b7cc:	2400001c 	.word	0x2400001c

0800b7d0 <__libc_init_array>:
 800b7d0:	b570      	push	{r4, r5, r6, lr}
 800b7d2:	4d0d      	ldr	r5, [pc, #52]	; (800b808 <__libc_init_array+0x38>)
 800b7d4:	4c0d      	ldr	r4, [pc, #52]	; (800b80c <__libc_init_array+0x3c>)
 800b7d6:	1b64      	subs	r4, r4, r5
 800b7d8:	10a4      	asrs	r4, r4, #2
 800b7da:	2600      	movs	r6, #0
 800b7dc:	42a6      	cmp	r6, r4
 800b7de:	d109      	bne.n	800b7f4 <__libc_init_array+0x24>
 800b7e0:	4d0b      	ldr	r5, [pc, #44]	; (800b810 <__libc_init_array+0x40>)
 800b7e2:	4c0c      	ldr	r4, [pc, #48]	; (800b814 <__libc_init_array+0x44>)
 800b7e4:	f000 fc56 	bl	800c094 <_init>
 800b7e8:	1b64      	subs	r4, r4, r5
 800b7ea:	10a4      	asrs	r4, r4, #2
 800b7ec:	2600      	movs	r6, #0
 800b7ee:	42a6      	cmp	r6, r4
 800b7f0:	d105      	bne.n	800b7fe <__libc_init_array+0x2e>
 800b7f2:	bd70      	pop	{r4, r5, r6, pc}
 800b7f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7f8:	4798      	blx	r3
 800b7fa:	3601      	adds	r6, #1
 800b7fc:	e7ee      	b.n	800b7dc <__libc_init_array+0xc>
 800b7fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800b802:	4798      	blx	r3
 800b804:	3601      	adds	r6, #1
 800b806:	e7f2      	b.n	800b7ee <__libc_init_array+0x1e>
 800b808:	0800ca50 	.word	0x0800ca50
 800b80c:	0800ca50 	.word	0x0800ca50
 800b810:	0800ca50 	.word	0x0800ca50
 800b814:	0800ca54 	.word	0x0800ca54

0800b818 <memcpy>:
 800b818:	440a      	add	r2, r1
 800b81a:	4291      	cmp	r1, r2
 800b81c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b820:	d100      	bne.n	800b824 <memcpy+0xc>
 800b822:	4770      	bx	lr
 800b824:	b510      	push	{r4, lr}
 800b826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b82a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b82e:	4291      	cmp	r1, r2
 800b830:	d1f9      	bne.n	800b826 <memcpy+0xe>
 800b832:	bd10      	pop	{r4, pc}

0800b834 <memmove>:
 800b834:	4288      	cmp	r0, r1
 800b836:	b510      	push	{r4, lr}
 800b838:	eb01 0402 	add.w	r4, r1, r2
 800b83c:	d902      	bls.n	800b844 <memmove+0x10>
 800b83e:	4284      	cmp	r4, r0
 800b840:	4623      	mov	r3, r4
 800b842:	d807      	bhi.n	800b854 <memmove+0x20>
 800b844:	1e43      	subs	r3, r0, #1
 800b846:	42a1      	cmp	r1, r4
 800b848:	d008      	beq.n	800b85c <memmove+0x28>
 800b84a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b84e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b852:	e7f8      	b.n	800b846 <memmove+0x12>
 800b854:	4402      	add	r2, r0
 800b856:	4601      	mov	r1, r0
 800b858:	428a      	cmp	r2, r1
 800b85a:	d100      	bne.n	800b85e <memmove+0x2a>
 800b85c:	bd10      	pop	{r4, pc}
 800b85e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b862:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b866:	e7f7      	b.n	800b858 <memmove+0x24>

0800b868 <memset>:
 800b868:	4402      	add	r2, r0
 800b86a:	4603      	mov	r3, r0
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d100      	bne.n	800b872 <memset+0xa>
 800b870:	4770      	bx	lr
 800b872:	f803 1b01 	strb.w	r1, [r3], #1
 800b876:	e7f9      	b.n	800b86c <memset+0x4>

0800b878 <siprintf>:
 800b878:	b40e      	push	{r1, r2, r3}
 800b87a:	b500      	push	{lr}
 800b87c:	b09c      	sub	sp, #112	; 0x70
 800b87e:	ab1d      	add	r3, sp, #116	; 0x74
 800b880:	9002      	str	r0, [sp, #8]
 800b882:	9006      	str	r0, [sp, #24]
 800b884:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b888:	4809      	ldr	r0, [pc, #36]	; (800b8b0 <siprintf+0x38>)
 800b88a:	9107      	str	r1, [sp, #28]
 800b88c:	9104      	str	r1, [sp, #16]
 800b88e:	4909      	ldr	r1, [pc, #36]	; (800b8b4 <siprintf+0x3c>)
 800b890:	f853 2b04 	ldr.w	r2, [r3], #4
 800b894:	9105      	str	r1, [sp, #20]
 800b896:	6800      	ldr	r0, [r0, #0]
 800b898:	9301      	str	r3, [sp, #4]
 800b89a:	a902      	add	r1, sp, #8
 800b89c:	f000 f870 	bl	800b980 <_svfiprintf_r>
 800b8a0:	9b02      	ldr	r3, [sp, #8]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	701a      	strb	r2, [r3, #0]
 800b8a6:	b01c      	add	sp, #112	; 0x70
 800b8a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8ac:	b003      	add	sp, #12
 800b8ae:	4770      	bx	lr
 800b8b0:	2400001c 	.word	0x2400001c
 800b8b4:	ffff0208 	.word	0xffff0208

0800b8b8 <strcpy>:
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8be:	f803 2b01 	strb.w	r2, [r3], #1
 800b8c2:	2a00      	cmp	r2, #0
 800b8c4:	d1f9      	bne.n	800b8ba <strcpy+0x2>
 800b8c6:	4770      	bx	lr

0800b8c8 <__ssputs_r>:
 800b8c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8cc:	688e      	ldr	r6, [r1, #8]
 800b8ce:	429e      	cmp	r6, r3
 800b8d0:	4682      	mov	sl, r0
 800b8d2:	460c      	mov	r4, r1
 800b8d4:	4690      	mov	r8, r2
 800b8d6:	461f      	mov	r7, r3
 800b8d8:	d838      	bhi.n	800b94c <__ssputs_r+0x84>
 800b8da:	898a      	ldrh	r2, [r1, #12]
 800b8dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b8e0:	d032      	beq.n	800b948 <__ssputs_r+0x80>
 800b8e2:	6825      	ldr	r5, [r4, #0]
 800b8e4:	6909      	ldr	r1, [r1, #16]
 800b8e6:	eba5 0901 	sub.w	r9, r5, r1
 800b8ea:	6965      	ldr	r5, [r4, #20]
 800b8ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b8f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	444b      	add	r3, r9
 800b8f8:	106d      	asrs	r5, r5, #1
 800b8fa:	429d      	cmp	r5, r3
 800b8fc:	bf38      	it	cc
 800b8fe:	461d      	movcc	r5, r3
 800b900:	0553      	lsls	r3, r2, #21
 800b902:	d531      	bpl.n	800b968 <__ssputs_r+0xa0>
 800b904:	4629      	mov	r1, r5
 800b906:	f000 fb1f 	bl	800bf48 <_malloc_r>
 800b90a:	4606      	mov	r6, r0
 800b90c:	b950      	cbnz	r0, 800b924 <__ssputs_r+0x5c>
 800b90e:	230c      	movs	r3, #12
 800b910:	f8ca 3000 	str.w	r3, [sl]
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b91a:	81a3      	strh	r3, [r4, #12]
 800b91c:	f04f 30ff 	mov.w	r0, #4294967295
 800b920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b924:	6921      	ldr	r1, [r4, #16]
 800b926:	464a      	mov	r2, r9
 800b928:	f7ff ff76 	bl	800b818 <memcpy>
 800b92c:	89a3      	ldrh	r3, [r4, #12]
 800b92e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b932:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b936:	81a3      	strh	r3, [r4, #12]
 800b938:	6126      	str	r6, [r4, #16]
 800b93a:	6165      	str	r5, [r4, #20]
 800b93c:	444e      	add	r6, r9
 800b93e:	eba5 0509 	sub.w	r5, r5, r9
 800b942:	6026      	str	r6, [r4, #0]
 800b944:	60a5      	str	r5, [r4, #8]
 800b946:	463e      	mov	r6, r7
 800b948:	42be      	cmp	r6, r7
 800b94a:	d900      	bls.n	800b94e <__ssputs_r+0x86>
 800b94c:	463e      	mov	r6, r7
 800b94e:	4632      	mov	r2, r6
 800b950:	6820      	ldr	r0, [r4, #0]
 800b952:	4641      	mov	r1, r8
 800b954:	f7ff ff6e 	bl	800b834 <memmove>
 800b958:	68a3      	ldr	r3, [r4, #8]
 800b95a:	6822      	ldr	r2, [r4, #0]
 800b95c:	1b9b      	subs	r3, r3, r6
 800b95e:	4432      	add	r2, r6
 800b960:	60a3      	str	r3, [r4, #8]
 800b962:	6022      	str	r2, [r4, #0]
 800b964:	2000      	movs	r0, #0
 800b966:	e7db      	b.n	800b920 <__ssputs_r+0x58>
 800b968:	462a      	mov	r2, r5
 800b96a:	f000 fb47 	bl	800bffc <_realloc_r>
 800b96e:	4606      	mov	r6, r0
 800b970:	2800      	cmp	r0, #0
 800b972:	d1e1      	bne.n	800b938 <__ssputs_r+0x70>
 800b974:	6921      	ldr	r1, [r4, #16]
 800b976:	4650      	mov	r0, sl
 800b978:	f000 fa96 	bl	800bea8 <_free_r>
 800b97c:	e7c7      	b.n	800b90e <__ssputs_r+0x46>
	...

0800b980 <_svfiprintf_r>:
 800b980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b984:	4698      	mov	r8, r3
 800b986:	898b      	ldrh	r3, [r1, #12]
 800b988:	061b      	lsls	r3, r3, #24
 800b98a:	b09d      	sub	sp, #116	; 0x74
 800b98c:	4607      	mov	r7, r0
 800b98e:	460d      	mov	r5, r1
 800b990:	4614      	mov	r4, r2
 800b992:	d50e      	bpl.n	800b9b2 <_svfiprintf_r+0x32>
 800b994:	690b      	ldr	r3, [r1, #16]
 800b996:	b963      	cbnz	r3, 800b9b2 <_svfiprintf_r+0x32>
 800b998:	2140      	movs	r1, #64	; 0x40
 800b99a:	f000 fad5 	bl	800bf48 <_malloc_r>
 800b99e:	6028      	str	r0, [r5, #0]
 800b9a0:	6128      	str	r0, [r5, #16]
 800b9a2:	b920      	cbnz	r0, 800b9ae <_svfiprintf_r+0x2e>
 800b9a4:	230c      	movs	r3, #12
 800b9a6:	603b      	str	r3, [r7, #0]
 800b9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ac:	e0d1      	b.n	800bb52 <_svfiprintf_r+0x1d2>
 800b9ae:	2340      	movs	r3, #64	; 0x40
 800b9b0:	616b      	str	r3, [r5, #20]
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	9309      	str	r3, [sp, #36]	; 0x24
 800b9b6:	2320      	movs	r3, #32
 800b9b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b9bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9c0:	2330      	movs	r3, #48	; 0x30
 800b9c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bb6c <_svfiprintf_r+0x1ec>
 800b9c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b9ca:	f04f 0901 	mov.w	r9, #1
 800b9ce:	4623      	mov	r3, r4
 800b9d0:	469a      	mov	sl, r3
 800b9d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9d6:	b10a      	cbz	r2, 800b9dc <_svfiprintf_r+0x5c>
 800b9d8:	2a25      	cmp	r2, #37	; 0x25
 800b9da:	d1f9      	bne.n	800b9d0 <_svfiprintf_r+0x50>
 800b9dc:	ebba 0b04 	subs.w	fp, sl, r4
 800b9e0:	d00b      	beq.n	800b9fa <_svfiprintf_r+0x7a>
 800b9e2:	465b      	mov	r3, fp
 800b9e4:	4622      	mov	r2, r4
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	4638      	mov	r0, r7
 800b9ea:	f7ff ff6d 	bl	800b8c8 <__ssputs_r>
 800b9ee:	3001      	adds	r0, #1
 800b9f0:	f000 80aa 	beq.w	800bb48 <_svfiprintf_r+0x1c8>
 800b9f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9f6:	445a      	add	r2, fp
 800b9f8:	9209      	str	r2, [sp, #36]	; 0x24
 800b9fa:	f89a 3000 	ldrb.w	r3, [sl]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	f000 80a2 	beq.w	800bb48 <_svfiprintf_r+0x1c8>
 800ba04:	2300      	movs	r3, #0
 800ba06:	f04f 32ff 	mov.w	r2, #4294967295
 800ba0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba0e:	f10a 0a01 	add.w	sl, sl, #1
 800ba12:	9304      	str	r3, [sp, #16]
 800ba14:	9307      	str	r3, [sp, #28]
 800ba16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba1a:	931a      	str	r3, [sp, #104]	; 0x68
 800ba1c:	4654      	mov	r4, sl
 800ba1e:	2205      	movs	r2, #5
 800ba20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba24:	4851      	ldr	r0, [pc, #324]	; (800bb6c <_svfiprintf_r+0x1ec>)
 800ba26:	f7f4 fc63 	bl	80002f0 <memchr>
 800ba2a:	9a04      	ldr	r2, [sp, #16]
 800ba2c:	b9d8      	cbnz	r0, 800ba66 <_svfiprintf_r+0xe6>
 800ba2e:	06d0      	lsls	r0, r2, #27
 800ba30:	bf44      	itt	mi
 800ba32:	2320      	movmi	r3, #32
 800ba34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba38:	0711      	lsls	r1, r2, #28
 800ba3a:	bf44      	itt	mi
 800ba3c:	232b      	movmi	r3, #43	; 0x2b
 800ba3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba42:	f89a 3000 	ldrb.w	r3, [sl]
 800ba46:	2b2a      	cmp	r3, #42	; 0x2a
 800ba48:	d015      	beq.n	800ba76 <_svfiprintf_r+0xf6>
 800ba4a:	9a07      	ldr	r2, [sp, #28]
 800ba4c:	4654      	mov	r4, sl
 800ba4e:	2000      	movs	r0, #0
 800ba50:	f04f 0c0a 	mov.w	ip, #10
 800ba54:	4621      	mov	r1, r4
 800ba56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba5a:	3b30      	subs	r3, #48	; 0x30
 800ba5c:	2b09      	cmp	r3, #9
 800ba5e:	d94e      	bls.n	800bafe <_svfiprintf_r+0x17e>
 800ba60:	b1b0      	cbz	r0, 800ba90 <_svfiprintf_r+0x110>
 800ba62:	9207      	str	r2, [sp, #28]
 800ba64:	e014      	b.n	800ba90 <_svfiprintf_r+0x110>
 800ba66:	eba0 0308 	sub.w	r3, r0, r8
 800ba6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ba6e:	4313      	orrs	r3, r2
 800ba70:	9304      	str	r3, [sp, #16]
 800ba72:	46a2      	mov	sl, r4
 800ba74:	e7d2      	b.n	800ba1c <_svfiprintf_r+0x9c>
 800ba76:	9b03      	ldr	r3, [sp, #12]
 800ba78:	1d19      	adds	r1, r3, #4
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	9103      	str	r1, [sp, #12]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	bfbb      	ittet	lt
 800ba82:	425b      	neglt	r3, r3
 800ba84:	f042 0202 	orrlt.w	r2, r2, #2
 800ba88:	9307      	strge	r3, [sp, #28]
 800ba8a:	9307      	strlt	r3, [sp, #28]
 800ba8c:	bfb8      	it	lt
 800ba8e:	9204      	strlt	r2, [sp, #16]
 800ba90:	7823      	ldrb	r3, [r4, #0]
 800ba92:	2b2e      	cmp	r3, #46	; 0x2e
 800ba94:	d10c      	bne.n	800bab0 <_svfiprintf_r+0x130>
 800ba96:	7863      	ldrb	r3, [r4, #1]
 800ba98:	2b2a      	cmp	r3, #42	; 0x2a
 800ba9a:	d135      	bne.n	800bb08 <_svfiprintf_r+0x188>
 800ba9c:	9b03      	ldr	r3, [sp, #12]
 800ba9e:	1d1a      	adds	r2, r3, #4
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	9203      	str	r2, [sp, #12]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	bfb8      	it	lt
 800baa8:	f04f 33ff 	movlt.w	r3, #4294967295
 800baac:	3402      	adds	r4, #2
 800baae:	9305      	str	r3, [sp, #20]
 800bab0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bb7c <_svfiprintf_r+0x1fc>
 800bab4:	7821      	ldrb	r1, [r4, #0]
 800bab6:	2203      	movs	r2, #3
 800bab8:	4650      	mov	r0, sl
 800baba:	f7f4 fc19 	bl	80002f0 <memchr>
 800babe:	b140      	cbz	r0, 800bad2 <_svfiprintf_r+0x152>
 800bac0:	2340      	movs	r3, #64	; 0x40
 800bac2:	eba0 000a 	sub.w	r0, r0, sl
 800bac6:	fa03 f000 	lsl.w	r0, r3, r0
 800baca:	9b04      	ldr	r3, [sp, #16]
 800bacc:	4303      	orrs	r3, r0
 800bace:	3401      	adds	r4, #1
 800bad0:	9304      	str	r3, [sp, #16]
 800bad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bad6:	4826      	ldr	r0, [pc, #152]	; (800bb70 <_svfiprintf_r+0x1f0>)
 800bad8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800badc:	2206      	movs	r2, #6
 800bade:	f7f4 fc07 	bl	80002f0 <memchr>
 800bae2:	2800      	cmp	r0, #0
 800bae4:	d038      	beq.n	800bb58 <_svfiprintf_r+0x1d8>
 800bae6:	4b23      	ldr	r3, [pc, #140]	; (800bb74 <_svfiprintf_r+0x1f4>)
 800bae8:	bb1b      	cbnz	r3, 800bb32 <_svfiprintf_r+0x1b2>
 800baea:	9b03      	ldr	r3, [sp, #12]
 800baec:	3307      	adds	r3, #7
 800baee:	f023 0307 	bic.w	r3, r3, #7
 800baf2:	3308      	adds	r3, #8
 800baf4:	9303      	str	r3, [sp, #12]
 800baf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baf8:	4433      	add	r3, r6
 800bafa:	9309      	str	r3, [sp, #36]	; 0x24
 800bafc:	e767      	b.n	800b9ce <_svfiprintf_r+0x4e>
 800bafe:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb02:	460c      	mov	r4, r1
 800bb04:	2001      	movs	r0, #1
 800bb06:	e7a5      	b.n	800ba54 <_svfiprintf_r+0xd4>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	3401      	adds	r4, #1
 800bb0c:	9305      	str	r3, [sp, #20]
 800bb0e:	4619      	mov	r1, r3
 800bb10:	f04f 0c0a 	mov.w	ip, #10
 800bb14:	4620      	mov	r0, r4
 800bb16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb1a:	3a30      	subs	r2, #48	; 0x30
 800bb1c:	2a09      	cmp	r2, #9
 800bb1e:	d903      	bls.n	800bb28 <_svfiprintf_r+0x1a8>
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d0c5      	beq.n	800bab0 <_svfiprintf_r+0x130>
 800bb24:	9105      	str	r1, [sp, #20]
 800bb26:	e7c3      	b.n	800bab0 <_svfiprintf_r+0x130>
 800bb28:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	2301      	movs	r3, #1
 800bb30:	e7f0      	b.n	800bb14 <_svfiprintf_r+0x194>
 800bb32:	ab03      	add	r3, sp, #12
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	462a      	mov	r2, r5
 800bb38:	4b0f      	ldr	r3, [pc, #60]	; (800bb78 <_svfiprintf_r+0x1f8>)
 800bb3a:	a904      	add	r1, sp, #16
 800bb3c:	4638      	mov	r0, r7
 800bb3e:	f3af 8000 	nop.w
 800bb42:	1c42      	adds	r2, r0, #1
 800bb44:	4606      	mov	r6, r0
 800bb46:	d1d6      	bne.n	800baf6 <_svfiprintf_r+0x176>
 800bb48:	89ab      	ldrh	r3, [r5, #12]
 800bb4a:	065b      	lsls	r3, r3, #25
 800bb4c:	f53f af2c 	bmi.w	800b9a8 <_svfiprintf_r+0x28>
 800bb50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb52:	b01d      	add	sp, #116	; 0x74
 800bb54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb58:	ab03      	add	r3, sp, #12
 800bb5a:	9300      	str	r3, [sp, #0]
 800bb5c:	462a      	mov	r2, r5
 800bb5e:	4b06      	ldr	r3, [pc, #24]	; (800bb78 <_svfiprintf_r+0x1f8>)
 800bb60:	a904      	add	r1, sp, #16
 800bb62:	4638      	mov	r0, r7
 800bb64:	f000 f87a 	bl	800bc5c <_printf_i>
 800bb68:	e7eb      	b.n	800bb42 <_svfiprintf_r+0x1c2>
 800bb6a:	bf00      	nop
 800bb6c:	0800ca14 	.word	0x0800ca14
 800bb70:	0800ca1e 	.word	0x0800ca1e
 800bb74:	00000000 	.word	0x00000000
 800bb78:	0800b8c9 	.word	0x0800b8c9
 800bb7c:	0800ca1a 	.word	0x0800ca1a

0800bb80 <_printf_common>:
 800bb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb84:	4616      	mov	r6, r2
 800bb86:	4699      	mov	r9, r3
 800bb88:	688a      	ldr	r2, [r1, #8]
 800bb8a:	690b      	ldr	r3, [r1, #16]
 800bb8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb90:	4293      	cmp	r3, r2
 800bb92:	bfb8      	it	lt
 800bb94:	4613      	movlt	r3, r2
 800bb96:	6033      	str	r3, [r6, #0]
 800bb98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb9c:	4607      	mov	r7, r0
 800bb9e:	460c      	mov	r4, r1
 800bba0:	b10a      	cbz	r2, 800bba6 <_printf_common+0x26>
 800bba2:	3301      	adds	r3, #1
 800bba4:	6033      	str	r3, [r6, #0]
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	0699      	lsls	r1, r3, #26
 800bbaa:	bf42      	ittt	mi
 800bbac:	6833      	ldrmi	r3, [r6, #0]
 800bbae:	3302      	addmi	r3, #2
 800bbb0:	6033      	strmi	r3, [r6, #0]
 800bbb2:	6825      	ldr	r5, [r4, #0]
 800bbb4:	f015 0506 	ands.w	r5, r5, #6
 800bbb8:	d106      	bne.n	800bbc8 <_printf_common+0x48>
 800bbba:	f104 0a19 	add.w	sl, r4, #25
 800bbbe:	68e3      	ldr	r3, [r4, #12]
 800bbc0:	6832      	ldr	r2, [r6, #0]
 800bbc2:	1a9b      	subs	r3, r3, r2
 800bbc4:	42ab      	cmp	r3, r5
 800bbc6:	dc26      	bgt.n	800bc16 <_printf_common+0x96>
 800bbc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bbcc:	1e13      	subs	r3, r2, #0
 800bbce:	6822      	ldr	r2, [r4, #0]
 800bbd0:	bf18      	it	ne
 800bbd2:	2301      	movne	r3, #1
 800bbd4:	0692      	lsls	r2, r2, #26
 800bbd6:	d42b      	bmi.n	800bc30 <_printf_common+0xb0>
 800bbd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bbdc:	4649      	mov	r1, r9
 800bbde:	4638      	mov	r0, r7
 800bbe0:	47c0      	blx	r8
 800bbe2:	3001      	adds	r0, #1
 800bbe4:	d01e      	beq.n	800bc24 <_printf_common+0xa4>
 800bbe6:	6823      	ldr	r3, [r4, #0]
 800bbe8:	68e5      	ldr	r5, [r4, #12]
 800bbea:	6832      	ldr	r2, [r6, #0]
 800bbec:	f003 0306 	and.w	r3, r3, #6
 800bbf0:	2b04      	cmp	r3, #4
 800bbf2:	bf08      	it	eq
 800bbf4:	1aad      	subeq	r5, r5, r2
 800bbf6:	68a3      	ldr	r3, [r4, #8]
 800bbf8:	6922      	ldr	r2, [r4, #16]
 800bbfa:	bf0c      	ite	eq
 800bbfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc00:	2500      	movne	r5, #0
 800bc02:	4293      	cmp	r3, r2
 800bc04:	bfc4      	itt	gt
 800bc06:	1a9b      	subgt	r3, r3, r2
 800bc08:	18ed      	addgt	r5, r5, r3
 800bc0a:	2600      	movs	r6, #0
 800bc0c:	341a      	adds	r4, #26
 800bc0e:	42b5      	cmp	r5, r6
 800bc10:	d11a      	bne.n	800bc48 <_printf_common+0xc8>
 800bc12:	2000      	movs	r0, #0
 800bc14:	e008      	b.n	800bc28 <_printf_common+0xa8>
 800bc16:	2301      	movs	r3, #1
 800bc18:	4652      	mov	r2, sl
 800bc1a:	4649      	mov	r1, r9
 800bc1c:	4638      	mov	r0, r7
 800bc1e:	47c0      	blx	r8
 800bc20:	3001      	adds	r0, #1
 800bc22:	d103      	bne.n	800bc2c <_printf_common+0xac>
 800bc24:	f04f 30ff 	mov.w	r0, #4294967295
 800bc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc2c:	3501      	adds	r5, #1
 800bc2e:	e7c6      	b.n	800bbbe <_printf_common+0x3e>
 800bc30:	18e1      	adds	r1, r4, r3
 800bc32:	1c5a      	adds	r2, r3, #1
 800bc34:	2030      	movs	r0, #48	; 0x30
 800bc36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bc3a:	4422      	add	r2, r4
 800bc3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bc40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bc44:	3302      	adds	r3, #2
 800bc46:	e7c7      	b.n	800bbd8 <_printf_common+0x58>
 800bc48:	2301      	movs	r3, #1
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	4649      	mov	r1, r9
 800bc4e:	4638      	mov	r0, r7
 800bc50:	47c0      	blx	r8
 800bc52:	3001      	adds	r0, #1
 800bc54:	d0e6      	beq.n	800bc24 <_printf_common+0xa4>
 800bc56:	3601      	adds	r6, #1
 800bc58:	e7d9      	b.n	800bc0e <_printf_common+0x8e>
	...

0800bc5c <_printf_i>:
 800bc5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc60:	460c      	mov	r4, r1
 800bc62:	4691      	mov	r9, r2
 800bc64:	7e27      	ldrb	r7, [r4, #24]
 800bc66:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc68:	2f78      	cmp	r7, #120	; 0x78
 800bc6a:	4680      	mov	r8, r0
 800bc6c:	469a      	mov	sl, r3
 800bc6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc72:	d807      	bhi.n	800bc84 <_printf_i+0x28>
 800bc74:	2f62      	cmp	r7, #98	; 0x62
 800bc76:	d80a      	bhi.n	800bc8e <_printf_i+0x32>
 800bc78:	2f00      	cmp	r7, #0
 800bc7a:	f000 80d8 	beq.w	800be2e <_printf_i+0x1d2>
 800bc7e:	2f58      	cmp	r7, #88	; 0x58
 800bc80:	f000 80a3 	beq.w	800bdca <_printf_i+0x16e>
 800bc84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bc88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc8c:	e03a      	b.n	800bd04 <_printf_i+0xa8>
 800bc8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc92:	2b15      	cmp	r3, #21
 800bc94:	d8f6      	bhi.n	800bc84 <_printf_i+0x28>
 800bc96:	a001      	add	r0, pc, #4	; (adr r0, 800bc9c <_printf_i+0x40>)
 800bc98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bc9c:	0800bcf5 	.word	0x0800bcf5
 800bca0:	0800bd09 	.word	0x0800bd09
 800bca4:	0800bc85 	.word	0x0800bc85
 800bca8:	0800bc85 	.word	0x0800bc85
 800bcac:	0800bc85 	.word	0x0800bc85
 800bcb0:	0800bc85 	.word	0x0800bc85
 800bcb4:	0800bd09 	.word	0x0800bd09
 800bcb8:	0800bc85 	.word	0x0800bc85
 800bcbc:	0800bc85 	.word	0x0800bc85
 800bcc0:	0800bc85 	.word	0x0800bc85
 800bcc4:	0800bc85 	.word	0x0800bc85
 800bcc8:	0800be15 	.word	0x0800be15
 800bccc:	0800bd39 	.word	0x0800bd39
 800bcd0:	0800bdf7 	.word	0x0800bdf7
 800bcd4:	0800bc85 	.word	0x0800bc85
 800bcd8:	0800bc85 	.word	0x0800bc85
 800bcdc:	0800be37 	.word	0x0800be37
 800bce0:	0800bc85 	.word	0x0800bc85
 800bce4:	0800bd39 	.word	0x0800bd39
 800bce8:	0800bc85 	.word	0x0800bc85
 800bcec:	0800bc85 	.word	0x0800bc85
 800bcf0:	0800bdff 	.word	0x0800bdff
 800bcf4:	680b      	ldr	r3, [r1, #0]
 800bcf6:	1d1a      	adds	r2, r3, #4
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	600a      	str	r2, [r1, #0]
 800bcfc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bd00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bd04:	2301      	movs	r3, #1
 800bd06:	e0a3      	b.n	800be50 <_printf_i+0x1f4>
 800bd08:	6825      	ldr	r5, [r4, #0]
 800bd0a:	6808      	ldr	r0, [r1, #0]
 800bd0c:	062e      	lsls	r6, r5, #24
 800bd0e:	f100 0304 	add.w	r3, r0, #4
 800bd12:	d50a      	bpl.n	800bd2a <_printf_i+0xce>
 800bd14:	6805      	ldr	r5, [r0, #0]
 800bd16:	600b      	str	r3, [r1, #0]
 800bd18:	2d00      	cmp	r5, #0
 800bd1a:	da03      	bge.n	800bd24 <_printf_i+0xc8>
 800bd1c:	232d      	movs	r3, #45	; 0x2d
 800bd1e:	426d      	negs	r5, r5
 800bd20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd24:	485e      	ldr	r0, [pc, #376]	; (800bea0 <_printf_i+0x244>)
 800bd26:	230a      	movs	r3, #10
 800bd28:	e019      	b.n	800bd5e <_printf_i+0x102>
 800bd2a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bd2e:	6805      	ldr	r5, [r0, #0]
 800bd30:	600b      	str	r3, [r1, #0]
 800bd32:	bf18      	it	ne
 800bd34:	b22d      	sxthne	r5, r5
 800bd36:	e7ef      	b.n	800bd18 <_printf_i+0xbc>
 800bd38:	680b      	ldr	r3, [r1, #0]
 800bd3a:	6825      	ldr	r5, [r4, #0]
 800bd3c:	1d18      	adds	r0, r3, #4
 800bd3e:	6008      	str	r0, [r1, #0]
 800bd40:	0628      	lsls	r0, r5, #24
 800bd42:	d501      	bpl.n	800bd48 <_printf_i+0xec>
 800bd44:	681d      	ldr	r5, [r3, #0]
 800bd46:	e002      	b.n	800bd4e <_printf_i+0xf2>
 800bd48:	0669      	lsls	r1, r5, #25
 800bd4a:	d5fb      	bpl.n	800bd44 <_printf_i+0xe8>
 800bd4c:	881d      	ldrh	r5, [r3, #0]
 800bd4e:	4854      	ldr	r0, [pc, #336]	; (800bea0 <_printf_i+0x244>)
 800bd50:	2f6f      	cmp	r7, #111	; 0x6f
 800bd52:	bf0c      	ite	eq
 800bd54:	2308      	moveq	r3, #8
 800bd56:	230a      	movne	r3, #10
 800bd58:	2100      	movs	r1, #0
 800bd5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bd5e:	6866      	ldr	r6, [r4, #4]
 800bd60:	60a6      	str	r6, [r4, #8]
 800bd62:	2e00      	cmp	r6, #0
 800bd64:	bfa2      	ittt	ge
 800bd66:	6821      	ldrge	r1, [r4, #0]
 800bd68:	f021 0104 	bicge.w	r1, r1, #4
 800bd6c:	6021      	strge	r1, [r4, #0]
 800bd6e:	b90d      	cbnz	r5, 800bd74 <_printf_i+0x118>
 800bd70:	2e00      	cmp	r6, #0
 800bd72:	d04d      	beq.n	800be10 <_printf_i+0x1b4>
 800bd74:	4616      	mov	r6, r2
 800bd76:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd7a:	fb03 5711 	mls	r7, r3, r1, r5
 800bd7e:	5dc7      	ldrb	r7, [r0, r7]
 800bd80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd84:	462f      	mov	r7, r5
 800bd86:	42bb      	cmp	r3, r7
 800bd88:	460d      	mov	r5, r1
 800bd8a:	d9f4      	bls.n	800bd76 <_printf_i+0x11a>
 800bd8c:	2b08      	cmp	r3, #8
 800bd8e:	d10b      	bne.n	800bda8 <_printf_i+0x14c>
 800bd90:	6823      	ldr	r3, [r4, #0]
 800bd92:	07df      	lsls	r7, r3, #31
 800bd94:	d508      	bpl.n	800bda8 <_printf_i+0x14c>
 800bd96:	6923      	ldr	r3, [r4, #16]
 800bd98:	6861      	ldr	r1, [r4, #4]
 800bd9a:	4299      	cmp	r1, r3
 800bd9c:	bfde      	ittt	le
 800bd9e:	2330      	movle	r3, #48	; 0x30
 800bda0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bda4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bda8:	1b92      	subs	r2, r2, r6
 800bdaa:	6122      	str	r2, [r4, #16]
 800bdac:	f8cd a000 	str.w	sl, [sp]
 800bdb0:	464b      	mov	r3, r9
 800bdb2:	aa03      	add	r2, sp, #12
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	4640      	mov	r0, r8
 800bdb8:	f7ff fee2 	bl	800bb80 <_printf_common>
 800bdbc:	3001      	adds	r0, #1
 800bdbe:	d14c      	bne.n	800be5a <_printf_i+0x1fe>
 800bdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc4:	b004      	add	sp, #16
 800bdc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdca:	4835      	ldr	r0, [pc, #212]	; (800bea0 <_printf_i+0x244>)
 800bdcc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bdd0:	6823      	ldr	r3, [r4, #0]
 800bdd2:	680e      	ldr	r6, [r1, #0]
 800bdd4:	061f      	lsls	r7, r3, #24
 800bdd6:	f856 5b04 	ldr.w	r5, [r6], #4
 800bdda:	600e      	str	r6, [r1, #0]
 800bddc:	d514      	bpl.n	800be08 <_printf_i+0x1ac>
 800bdde:	07d9      	lsls	r1, r3, #31
 800bde0:	bf44      	itt	mi
 800bde2:	f043 0320 	orrmi.w	r3, r3, #32
 800bde6:	6023      	strmi	r3, [r4, #0]
 800bde8:	b91d      	cbnz	r5, 800bdf2 <_printf_i+0x196>
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	f023 0320 	bic.w	r3, r3, #32
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	2310      	movs	r3, #16
 800bdf4:	e7b0      	b.n	800bd58 <_printf_i+0xfc>
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	f043 0320 	orr.w	r3, r3, #32
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	2378      	movs	r3, #120	; 0x78
 800be00:	4828      	ldr	r0, [pc, #160]	; (800bea4 <_printf_i+0x248>)
 800be02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800be06:	e7e3      	b.n	800bdd0 <_printf_i+0x174>
 800be08:	065e      	lsls	r6, r3, #25
 800be0a:	bf48      	it	mi
 800be0c:	b2ad      	uxthmi	r5, r5
 800be0e:	e7e6      	b.n	800bdde <_printf_i+0x182>
 800be10:	4616      	mov	r6, r2
 800be12:	e7bb      	b.n	800bd8c <_printf_i+0x130>
 800be14:	680b      	ldr	r3, [r1, #0]
 800be16:	6826      	ldr	r6, [r4, #0]
 800be18:	6960      	ldr	r0, [r4, #20]
 800be1a:	1d1d      	adds	r5, r3, #4
 800be1c:	600d      	str	r5, [r1, #0]
 800be1e:	0635      	lsls	r5, r6, #24
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	d501      	bpl.n	800be28 <_printf_i+0x1cc>
 800be24:	6018      	str	r0, [r3, #0]
 800be26:	e002      	b.n	800be2e <_printf_i+0x1d2>
 800be28:	0671      	lsls	r1, r6, #25
 800be2a:	d5fb      	bpl.n	800be24 <_printf_i+0x1c8>
 800be2c:	8018      	strh	r0, [r3, #0]
 800be2e:	2300      	movs	r3, #0
 800be30:	6123      	str	r3, [r4, #16]
 800be32:	4616      	mov	r6, r2
 800be34:	e7ba      	b.n	800bdac <_printf_i+0x150>
 800be36:	680b      	ldr	r3, [r1, #0]
 800be38:	1d1a      	adds	r2, r3, #4
 800be3a:	600a      	str	r2, [r1, #0]
 800be3c:	681e      	ldr	r6, [r3, #0]
 800be3e:	6862      	ldr	r2, [r4, #4]
 800be40:	2100      	movs	r1, #0
 800be42:	4630      	mov	r0, r6
 800be44:	f7f4 fa54 	bl	80002f0 <memchr>
 800be48:	b108      	cbz	r0, 800be4e <_printf_i+0x1f2>
 800be4a:	1b80      	subs	r0, r0, r6
 800be4c:	6060      	str	r0, [r4, #4]
 800be4e:	6863      	ldr	r3, [r4, #4]
 800be50:	6123      	str	r3, [r4, #16]
 800be52:	2300      	movs	r3, #0
 800be54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be58:	e7a8      	b.n	800bdac <_printf_i+0x150>
 800be5a:	6923      	ldr	r3, [r4, #16]
 800be5c:	4632      	mov	r2, r6
 800be5e:	4649      	mov	r1, r9
 800be60:	4640      	mov	r0, r8
 800be62:	47d0      	blx	sl
 800be64:	3001      	adds	r0, #1
 800be66:	d0ab      	beq.n	800bdc0 <_printf_i+0x164>
 800be68:	6823      	ldr	r3, [r4, #0]
 800be6a:	079b      	lsls	r3, r3, #30
 800be6c:	d413      	bmi.n	800be96 <_printf_i+0x23a>
 800be6e:	68e0      	ldr	r0, [r4, #12]
 800be70:	9b03      	ldr	r3, [sp, #12]
 800be72:	4298      	cmp	r0, r3
 800be74:	bfb8      	it	lt
 800be76:	4618      	movlt	r0, r3
 800be78:	e7a4      	b.n	800bdc4 <_printf_i+0x168>
 800be7a:	2301      	movs	r3, #1
 800be7c:	4632      	mov	r2, r6
 800be7e:	4649      	mov	r1, r9
 800be80:	4640      	mov	r0, r8
 800be82:	47d0      	blx	sl
 800be84:	3001      	adds	r0, #1
 800be86:	d09b      	beq.n	800bdc0 <_printf_i+0x164>
 800be88:	3501      	adds	r5, #1
 800be8a:	68e3      	ldr	r3, [r4, #12]
 800be8c:	9903      	ldr	r1, [sp, #12]
 800be8e:	1a5b      	subs	r3, r3, r1
 800be90:	42ab      	cmp	r3, r5
 800be92:	dcf2      	bgt.n	800be7a <_printf_i+0x21e>
 800be94:	e7eb      	b.n	800be6e <_printf_i+0x212>
 800be96:	2500      	movs	r5, #0
 800be98:	f104 0619 	add.w	r6, r4, #25
 800be9c:	e7f5      	b.n	800be8a <_printf_i+0x22e>
 800be9e:	bf00      	nop
 800bea0:	0800ca25 	.word	0x0800ca25
 800bea4:	0800ca36 	.word	0x0800ca36

0800bea8 <_free_r>:
 800bea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beaa:	2900      	cmp	r1, #0
 800beac:	d048      	beq.n	800bf40 <_free_r+0x98>
 800beae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb2:	9001      	str	r0, [sp, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f1a1 0404 	sub.w	r4, r1, #4
 800beba:	bfb8      	it	lt
 800bebc:	18e4      	addlt	r4, r4, r3
 800bebe:	f000 f8d3 	bl	800c068 <__malloc_lock>
 800bec2:	4a20      	ldr	r2, [pc, #128]	; (800bf44 <_free_r+0x9c>)
 800bec4:	9801      	ldr	r0, [sp, #4]
 800bec6:	6813      	ldr	r3, [r2, #0]
 800bec8:	4615      	mov	r5, r2
 800beca:	b933      	cbnz	r3, 800beda <_free_r+0x32>
 800becc:	6063      	str	r3, [r4, #4]
 800bece:	6014      	str	r4, [r2, #0]
 800bed0:	b003      	add	sp, #12
 800bed2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bed6:	f000 b8cd 	b.w	800c074 <__malloc_unlock>
 800beda:	42a3      	cmp	r3, r4
 800bedc:	d90b      	bls.n	800bef6 <_free_r+0x4e>
 800bede:	6821      	ldr	r1, [r4, #0]
 800bee0:	1862      	adds	r2, r4, r1
 800bee2:	4293      	cmp	r3, r2
 800bee4:	bf04      	itt	eq
 800bee6:	681a      	ldreq	r2, [r3, #0]
 800bee8:	685b      	ldreq	r3, [r3, #4]
 800beea:	6063      	str	r3, [r4, #4]
 800beec:	bf04      	itt	eq
 800beee:	1852      	addeq	r2, r2, r1
 800bef0:	6022      	streq	r2, [r4, #0]
 800bef2:	602c      	str	r4, [r5, #0]
 800bef4:	e7ec      	b.n	800bed0 <_free_r+0x28>
 800bef6:	461a      	mov	r2, r3
 800bef8:	685b      	ldr	r3, [r3, #4]
 800befa:	b10b      	cbz	r3, 800bf00 <_free_r+0x58>
 800befc:	42a3      	cmp	r3, r4
 800befe:	d9fa      	bls.n	800bef6 <_free_r+0x4e>
 800bf00:	6811      	ldr	r1, [r2, #0]
 800bf02:	1855      	adds	r5, r2, r1
 800bf04:	42a5      	cmp	r5, r4
 800bf06:	d10b      	bne.n	800bf20 <_free_r+0x78>
 800bf08:	6824      	ldr	r4, [r4, #0]
 800bf0a:	4421      	add	r1, r4
 800bf0c:	1854      	adds	r4, r2, r1
 800bf0e:	42a3      	cmp	r3, r4
 800bf10:	6011      	str	r1, [r2, #0]
 800bf12:	d1dd      	bne.n	800bed0 <_free_r+0x28>
 800bf14:	681c      	ldr	r4, [r3, #0]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	6053      	str	r3, [r2, #4]
 800bf1a:	4421      	add	r1, r4
 800bf1c:	6011      	str	r1, [r2, #0]
 800bf1e:	e7d7      	b.n	800bed0 <_free_r+0x28>
 800bf20:	d902      	bls.n	800bf28 <_free_r+0x80>
 800bf22:	230c      	movs	r3, #12
 800bf24:	6003      	str	r3, [r0, #0]
 800bf26:	e7d3      	b.n	800bed0 <_free_r+0x28>
 800bf28:	6825      	ldr	r5, [r4, #0]
 800bf2a:	1961      	adds	r1, r4, r5
 800bf2c:	428b      	cmp	r3, r1
 800bf2e:	bf04      	itt	eq
 800bf30:	6819      	ldreq	r1, [r3, #0]
 800bf32:	685b      	ldreq	r3, [r3, #4]
 800bf34:	6063      	str	r3, [r4, #4]
 800bf36:	bf04      	itt	eq
 800bf38:	1949      	addeq	r1, r1, r5
 800bf3a:	6021      	streq	r1, [r4, #0]
 800bf3c:	6054      	str	r4, [r2, #4]
 800bf3e:	e7c7      	b.n	800bed0 <_free_r+0x28>
 800bf40:	b003      	add	sp, #12
 800bf42:	bd30      	pop	{r4, r5, pc}
 800bf44:	240004d4 	.word	0x240004d4

0800bf48 <_malloc_r>:
 800bf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4a:	1ccd      	adds	r5, r1, #3
 800bf4c:	f025 0503 	bic.w	r5, r5, #3
 800bf50:	3508      	adds	r5, #8
 800bf52:	2d0c      	cmp	r5, #12
 800bf54:	bf38      	it	cc
 800bf56:	250c      	movcc	r5, #12
 800bf58:	2d00      	cmp	r5, #0
 800bf5a:	4606      	mov	r6, r0
 800bf5c:	db01      	blt.n	800bf62 <_malloc_r+0x1a>
 800bf5e:	42a9      	cmp	r1, r5
 800bf60:	d903      	bls.n	800bf6a <_malloc_r+0x22>
 800bf62:	230c      	movs	r3, #12
 800bf64:	6033      	str	r3, [r6, #0]
 800bf66:	2000      	movs	r0, #0
 800bf68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf6a:	f000 f87d 	bl	800c068 <__malloc_lock>
 800bf6e:	4921      	ldr	r1, [pc, #132]	; (800bff4 <_malloc_r+0xac>)
 800bf70:	680a      	ldr	r2, [r1, #0]
 800bf72:	4614      	mov	r4, r2
 800bf74:	b99c      	cbnz	r4, 800bf9e <_malloc_r+0x56>
 800bf76:	4f20      	ldr	r7, [pc, #128]	; (800bff8 <_malloc_r+0xb0>)
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	b923      	cbnz	r3, 800bf86 <_malloc_r+0x3e>
 800bf7c:	4621      	mov	r1, r4
 800bf7e:	4630      	mov	r0, r6
 800bf80:	f000 f862 	bl	800c048 <_sbrk_r>
 800bf84:	6038      	str	r0, [r7, #0]
 800bf86:	4629      	mov	r1, r5
 800bf88:	4630      	mov	r0, r6
 800bf8a:	f000 f85d 	bl	800c048 <_sbrk_r>
 800bf8e:	1c43      	adds	r3, r0, #1
 800bf90:	d123      	bne.n	800bfda <_malloc_r+0x92>
 800bf92:	230c      	movs	r3, #12
 800bf94:	6033      	str	r3, [r6, #0]
 800bf96:	4630      	mov	r0, r6
 800bf98:	f000 f86c 	bl	800c074 <__malloc_unlock>
 800bf9c:	e7e3      	b.n	800bf66 <_malloc_r+0x1e>
 800bf9e:	6823      	ldr	r3, [r4, #0]
 800bfa0:	1b5b      	subs	r3, r3, r5
 800bfa2:	d417      	bmi.n	800bfd4 <_malloc_r+0x8c>
 800bfa4:	2b0b      	cmp	r3, #11
 800bfa6:	d903      	bls.n	800bfb0 <_malloc_r+0x68>
 800bfa8:	6023      	str	r3, [r4, #0]
 800bfaa:	441c      	add	r4, r3
 800bfac:	6025      	str	r5, [r4, #0]
 800bfae:	e004      	b.n	800bfba <_malloc_r+0x72>
 800bfb0:	6863      	ldr	r3, [r4, #4]
 800bfb2:	42a2      	cmp	r2, r4
 800bfb4:	bf0c      	ite	eq
 800bfb6:	600b      	streq	r3, [r1, #0]
 800bfb8:	6053      	strne	r3, [r2, #4]
 800bfba:	4630      	mov	r0, r6
 800bfbc:	f000 f85a 	bl	800c074 <__malloc_unlock>
 800bfc0:	f104 000b 	add.w	r0, r4, #11
 800bfc4:	1d23      	adds	r3, r4, #4
 800bfc6:	f020 0007 	bic.w	r0, r0, #7
 800bfca:	1ac2      	subs	r2, r0, r3
 800bfcc:	d0cc      	beq.n	800bf68 <_malloc_r+0x20>
 800bfce:	1a1b      	subs	r3, r3, r0
 800bfd0:	50a3      	str	r3, [r4, r2]
 800bfd2:	e7c9      	b.n	800bf68 <_malloc_r+0x20>
 800bfd4:	4622      	mov	r2, r4
 800bfd6:	6864      	ldr	r4, [r4, #4]
 800bfd8:	e7cc      	b.n	800bf74 <_malloc_r+0x2c>
 800bfda:	1cc4      	adds	r4, r0, #3
 800bfdc:	f024 0403 	bic.w	r4, r4, #3
 800bfe0:	42a0      	cmp	r0, r4
 800bfe2:	d0e3      	beq.n	800bfac <_malloc_r+0x64>
 800bfe4:	1a21      	subs	r1, r4, r0
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	f000 f82e 	bl	800c048 <_sbrk_r>
 800bfec:	3001      	adds	r0, #1
 800bfee:	d1dd      	bne.n	800bfac <_malloc_r+0x64>
 800bff0:	e7cf      	b.n	800bf92 <_malloc_r+0x4a>
 800bff2:	bf00      	nop
 800bff4:	240004d4 	.word	0x240004d4
 800bff8:	240004d8 	.word	0x240004d8

0800bffc <_realloc_r>:
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	4607      	mov	r7, r0
 800c000:	4614      	mov	r4, r2
 800c002:	460e      	mov	r6, r1
 800c004:	b921      	cbnz	r1, 800c010 <_realloc_r+0x14>
 800c006:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c00a:	4611      	mov	r1, r2
 800c00c:	f7ff bf9c 	b.w	800bf48 <_malloc_r>
 800c010:	b922      	cbnz	r2, 800c01c <_realloc_r+0x20>
 800c012:	f7ff ff49 	bl	800bea8 <_free_r>
 800c016:	4625      	mov	r5, r4
 800c018:	4628      	mov	r0, r5
 800c01a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c01c:	f000 f830 	bl	800c080 <_malloc_usable_size_r>
 800c020:	42a0      	cmp	r0, r4
 800c022:	d20f      	bcs.n	800c044 <_realloc_r+0x48>
 800c024:	4621      	mov	r1, r4
 800c026:	4638      	mov	r0, r7
 800c028:	f7ff ff8e 	bl	800bf48 <_malloc_r>
 800c02c:	4605      	mov	r5, r0
 800c02e:	2800      	cmp	r0, #0
 800c030:	d0f2      	beq.n	800c018 <_realloc_r+0x1c>
 800c032:	4631      	mov	r1, r6
 800c034:	4622      	mov	r2, r4
 800c036:	f7ff fbef 	bl	800b818 <memcpy>
 800c03a:	4631      	mov	r1, r6
 800c03c:	4638      	mov	r0, r7
 800c03e:	f7ff ff33 	bl	800bea8 <_free_r>
 800c042:	e7e9      	b.n	800c018 <_realloc_r+0x1c>
 800c044:	4635      	mov	r5, r6
 800c046:	e7e7      	b.n	800c018 <_realloc_r+0x1c>

0800c048 <_sbrk_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4d06      	ldr	r5, [pc, #24]	; (800c064 <_sbrk_r+0x1c>)
 800c04c:	2300      	movs	r3, #0
 800c04e:	4604      	mov	r4, r0
 800c050:	4608      	mov	r0, r1
 800c052:	602b      	str	r3, [r5, #0]
 800c054:	f7f6 fc2a 	bl	80028ac <_sbrk>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	d102      	bne.n	800c062 <_sbrk_r+0x1a>
 800c05c:	682b      	ldr	r3, [r5, #0]
 800c05e:	b103      	cbz	r3, 800c062 <_sbrk_r+0x1a>
 800c060:	6023      	str	r3, [r4, #0]
 800c062:	bd38      	pop	{r3, r4, r5, pc}
 800c064:	24002bdc 	.word	0x24002bdc

0800c068 <__malloc_lock>:
 800c068:	4801      	ldr	r0, [pc, #4]	; (800c070 <__malloc_lock+0x8>)
 800c06a:	f000 b811 	b.w	800c090 <__retarget_lock_acquire_recursive>
 800c06e:	bf00      	nop
 800c070:	24002be4 	.word	0x24002be4

0800c074 <__malloc_unlock>:
 800c074:	4801      	ldr	r0, [pc, #4]	; (800c07c <__malloc_unlock+0x8>)
 800c076:	f000 b80c 	b.w	800c092 <__retarget_lock_release_recursive>
 800c07a:	bf00      	nop
 800c07c:	24002be4 	.word	0x24002be4

0800c080 <_malloc_usable_size_r>:
 800c080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c084:	1f18      	subs	r0, r3, #4
 800c086:	2b00      	cmp	r3, #0
 800c088:	bfbc      	itt	lt
 800c08a:	580b      	ldrlt	r3, [r1, r0]
 800c08c:	18c0      	addlt	r0, r0, r3
 800c08e:	4770      	bx	lr

0800c090 <__retarget_lock_acquire_recursive>:
 800c090:	4770      	bx	lr

0800c092 <__retarget_lock_release_recursive>:
 800c092:	4770      	bx	lr

0800c094 <_init>:
 800c094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c096:	bf00      	nop
 800c098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c09a:	bc08      	pop	{r3}
 800c09c:	469e      	mov	lr, r3
 800c09e:	4770      	bx	lr

0800c0a0 <_fini>:
 800c0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0a2:	bf00      	nop
 800c0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0a6:	bc08      	pop	{r3}
 800c0a8:	469e      	mov	lr, r3
 800c0aa:	4770      	bx	lr
