<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::AArch64TargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AArch64TargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::AArch64TargetLowering" --><!-- doxytag: inherits="llvm::TargetLowering" -->
<p><code>#include &lt;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AArch64TargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64TargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1AArch64TargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1AArch64TargetLowering_inherit__map" id="llvm_1_1AArch64TargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="33,83,183,112"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="17,5,199,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AArch64TargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64TargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1AArch64TargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1AArch64TargetLowering_coll__map" id="llvm_1_1AArch64TargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="68,267,217,296"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node6" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node8" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1AArch64TargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">AArch64TargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a93b3a26ce7a470fede7690a9cd4c39a8">CCAssignFnForCall</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> IsVarArg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the correct CCAssignFn for a given CallingConvention value.  <a href="#a93b3a26ce7a470fede7690a9cd4c39a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a7bf47de37d8ebc8ed6c347c5477f7f76">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">computeKnownBitsForTargetNode - Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <a href="#a7bf47de37d8ebc8ed6c347c5477f7f76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#aea0cb417e2747f0f82904858ce72e271">getScalarShiftAmountTy</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LHSTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ae7236db61ae6cbaa27a87b01cb98dfce">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMSubtarget_8cpp.html#a10b9c760b4e80cab708ddbc48dd86144">Align</a>=1, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type.  <a href="#ae7236db61ae6cbaa27a87b01cb98dfce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerOperation - Provide custom lowering hooks for some operations.  <a href="#a40581570b38300f3a21e2e8ec8c80839"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <a href="#a6fa8b499e0abef24aa5d61c4ee8172d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a960012b61a9977dc7c2d3af3943da953"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1bd8e16048377597bd96aec886556ba8">getFunctionAlignment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getFunctionAlignment - Return the Log2 alignment of this function.  <a href="#a1bd8e16048377597bd96aec886556ba8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">isNoopAddrSpaceCast</a> (<a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="classunsigned.html">unsigned</a> DestAS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a cast between SrcAS and DestAS is a noop.  <a href="#a5c439387e9aecd28bc49cdb5d833db1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">createFastISel - This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel.  <a href="#a50cc068b91154ae6f285c1f435203121"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <a href="#ab8512586d0b4ed30ba87cc919f0cfec5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#af9b1d317cffd50740e9e0be53baa11fa">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target can instruction select the specified FP immediate natively.  <a href="#af9b1d317cffd50740e9e0be53baa11fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a0e59350436eb03860a45aa61d9649432">isShuffleMaskLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isShuffleMaskLegal - Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.  <a href="#a0e59350436eb03860a45aa61d9649432"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a983e9cc60e2c1dcb9578f8ae2687d248">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSetCCResultType - Return the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a> ValueType  <a href="#a983e9cc60e2c1dcb9578f8ae2687d248"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5f7211702640374d910b60e7371be378">ReconstructShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a32ceb14415cddb666bc206e5f8380d9d">EmitF128CSEL</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#addcc7d88ed0e86df490055c18d1e005e">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#addcc7d88ed0e86df490055c18d1e005e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ac95420ed542a98cbff9764463123b1ed">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;Info, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Intrinsic) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.  <a href="#ac95420ed542a98cbff9764463123b1ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type Ty1 to type Ty2.  <a href="#a01cb590e9c05c3675fe75693d84b3120"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3ee90d2d8bdc505c6422560cd54d4a54">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">isProfitableToHoist</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if it is profitable to hoist instruction in then/else to if.  <a href="#a9d2e61bef8fbdb714e9f0a739bf49a58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any actual instruction that defines a value of type Ty1 implicitly zero-extends the value to Ty2 in the result register.  <a href="#a9140f89a634da6fe469d0faa0843a976"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a02e65e6f505c44832bf833b385e51ba6">isZExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ac7b70a67bb5d182866c5485835286509">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <a href="#ac7b70a67bb5d182866c5485835286509"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">hasPairedLoad</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *LoadedType, <a class="el" href="classunsigned.html">unsigned</a> &amp;RequiredAligment) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType next to each other in memory.  <a href="#a5a1b51e5be515af55de48af156fff455"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f">hasPairedLoad</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LoadedType, <a class="el" href="classunsigned.html">unsigned</a> &amp;RequiredAligment) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.  <a href="#ad37b1f031f487d6e69553ec06518c219"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">isLegalICmpImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <a href="#a5c0904d6c43a3efd717031d09178dcc3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ab4a34f53429ea3281340312f1824288c">getOptimalMemOpType</a> (uint64_t Size, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <a href="#ab4a34f53429ea3281340312f1824288c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#aa500dd21ec0353ba578cc77effc8ed5b">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#aa500dd21ec0353ba578cc77effc8ed5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a24d915e20bae8d41c002085d7d208904">getScalingFactorCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of the scaling factor used in the addressing mode represented by AM for this target, for a load/store of the specified type.  <a href="#a24d915e20bae8d41c002085d7d208904"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <a href="#a58d4ffc88ae60265a3e1cb953b10e3c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">getScratchRegisters</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0 terminated array of registers that can be safely used as scratch registers.  <a href="#ad687d3401b5b0769d08e78fcdb51acb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a119ffa3827b2494012b70cc43c552a4b">isDesirableToCommuteWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.  <a href="#a119ffa3827b2494012b70cc43c552a4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if it is beneficial to convert a load of a constant to just the constant itself.  <a href="#a3b40229ffa0ce512148acc985d56136c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a7bfb25d6c025895cfba5ff66917e72f9">hasLoadLinkedStoreConditional</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if AtomicExpandPass should use emitLoadLinked/emitStoreConditional and expand <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html" title="AtomicCmpXchgInst - an instruction that atomically checks whether a specified value is in a memory lo...">AtomicCmpXchgInst</a>.  <a href="#a7bfb25d6c025895cfba5ff66917e72f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">emitLoadLinked</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type.  <a href="#a3befefdcd67e6a748f1a3e65e60a4dcd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">emitStoreConditional</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Val, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a store-conditional operation to Addr.  <a href="#afdc2bca4292fea01c7929bcf78483daa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1048a28ddcbfb32d81ae7b2a9d619528">shouldExpandAtomicLoadInIR</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given (atomic) load should be expanded by the IR-level AtomicExpand pass into a load-linked instruction (through <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd" title="Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type...">emitLoadLinked()</a>).  <a href="#a1048a28ddcbfb32d81ae7b2a9d619528"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">shouldExpandAtomicStoreInIR</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445a6d025aa8b42d682d43dd2b532e92e4ae">SI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an "atomic xchg" which ignores its input.  <a href="#a275dd3f5c958278877ed597d1c521ed4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adeabdd270093132df001630ef9fc8156">TargetLoweringBase::AtomicRMWExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1c75bc718e004f0935eaaa6722c467be">shouldExpandAtomicRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.  <a href="#a1c75bc718e004f0935eaaa6722c467be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">useLoadStackGuardNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.  <a href="#a96f0f8971f93522080cecc62242d57ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#a95431cb6e9641377fdf6db1bf0171245">getPreferredVectorAction</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred vector type legalization action.  <a href="#a95431cb6e9641377fdf6db1bf0171245"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="AArch64ISelLowering_8h_source.html#l00219">219</a> of file <a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="acf8f1219dc8b656e8e11c4b08edc8979"></a><!-- doxytag: member="llvm::AArch64TargetLowering::AArch64TargetLowering" ref="acf8f1219dc8b656e8e11c4b08edc8979" args="(const TargetMachine &amp;TM, const AArch64Subtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">AArch64TargetLowering::AArch64TargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00079">79</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01368">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="TargetLowering_8h_source.html#l01979">llvm::TargetLoweringBase::EnableExtLdPromotion</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f80</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="MachineValueType_8h_source.html#l00626">llvm::MVT::fp_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOWI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00085">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00089">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00104">llvm::AArch64Subtarget::hasFPARMv8()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00105">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="TargetLowering_8h_source.html#l00071">llvm::Sched::Hybrid</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00121">llvm::AArch64Subtarget::isCortexA57()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00118">llvm::AArch64Subtarget::isTargetMachO()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::JumpTable</a>, <a class="el" href="CodeGen_8h_source.html#l00030">llvm::CodeModel::Large</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00764">llvm::ISD::LAST_INDEXED_MODE</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="TargetLowering_8h_source.html#l01976">llvm::TargetLoweringBase::MaskAndBranchFoldingIsLegal</a>, <a class="el" href="TargetLowering_8h_source.html#l01948">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a>, <a class="el" href="TargetLowering_8h_source.html#l01952">llvm::TargetLoweringBase::MaxStoresPerMemcpyOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01964">llvm::TargetLoweringBase::MaxStoresPerMemmove</a>, <a class="el" href="TargetLowering_8h_source.html#l01968">llvm::TargetLoweringBase::MaxStoresPerMemmoveOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01931">llvm::TargetLoweringBase::MaxStoresPerMemset</a>, <a class="el" href="TargetLowering_8h_source.html#l01935">llvm::TargetLoweringBase::MaxStoresPerMemsetOptSize</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::PRE_INC</a>, <a class="el" href="TargetLowering_8h_source.html#l01972">llvm::TargetLoweringBase::PredictableSelectIsExpensive</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::PREFETCH</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="TargetLowering_8h_source.html#l01156">llvm::TargetLoweringBase::setBooleanContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l01170">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01205">llvm::TargetLoweringBase::setExceptionPointerRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01211">llvm::TargetLoweringBase::setExceptionSelectorRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01234">llvm::TargetLoweringBase::setHasExtractBitsInsn()</a>, <a class="el" href="TargetLowering_8h_source.html#l01327">llvm::TargetLoweringBase::setIndexedLoadAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01341">llvm::TargetLoweringBase::setIndexedStoreAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01392">llvm::TargetLoweringBase::setMinFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01199">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::SMULO</a>, <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::STACKSAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::TRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VAEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="MachineValueType_8h_source.html#l00630">llvm::MVT::vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>, <a class="el" href="TargetLowering_8h_source.html#l00115">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a>, <a class="el" href="TargetLowering_8h_source.html#l00114">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ae7236db61ae6cbaa27a87b01cb98dfce"></a><!-- doxytag: member="llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses" ref="ae7236db61ae6cbaa27a87b01cb98dfce" args="(EVT VT, unsigned AddrSpace=0, unsigned Align=1, bool *Fast=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ae7236db61ae6cbaa27a87b01cb98dfce">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em> = <code>1</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"><em>Fast</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6753690add932a51a27a1249499afa7c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">240</a> of file <a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06698">getOptimalMemOpType()</a>.</p>

</div>
</div>
<a class="anchor" id="a93b3a26ce7a470fede7690a9cd4c39a8"></a><!-- doxytag: member="llvm::AArch64TargetLowering::CCAssignFnForCall" ref="a93b3a26ce7a470fede7690a9cd4c39a8" args="(CallingConv::ID CC, bool IsVarArg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a93b3a26ce7a470fede7690a9cd4c39a8">AArch64TargetLowering::CCAssignFnForCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsVarArg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Selects the correct CCAssignFn for a given CallingConvention value. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02048">2048</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00051">llvm::CallingConv::GHC</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00111">llvm::AArch64Subtarget::isTargetDarwin()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="CallingConv_8h_source.html#l00058">llvm::CallingConv::WebKit_JS</a>.</p>

</div>
</div>
<a class="anchor" id="a7bf47de37d8ebc8ed6c347c5477f7f76"></a><!-- doxytag: member="llvm::AArch64TargetLowering::computeKnownBitsForTargetNode" ref="a7bf47de37d8ebc8ed6c347c5477f7f76" args="(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a7bf47de37d8ebc8ed6c347c5477f7f76">AArch64TargetLowering::computeKnownBitsForTargetNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownOne</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>computeKnownBitsForTargetNode - Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a11c55c99747afca33139f0deec9ad045">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00717">717</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l02023">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00042">llvm::AArch64ISD::CSEL</a>, <a class="el" href="APInt_8h_source.html#l01247">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a class="anchor" id="a50cc068b91154ae6f285c1f435203121"></a><!-- doxytag: member="llvm::AArch64TargetLowering::createFastISel" ref="a50cc068b91154ae6f285c1f435203121" args="(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">AArch64TargetLowering::createFastISel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>funcInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>libInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>createFastISel - This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac0464176c5e6cc20826b9ad8495067df">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00782">782</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a32ceb14415cddb666bc206e5f8380d9d"></a><!-- doxytag: member="llvm::AArch64TargetLowering::EmitF128CSEL" ref="a32ceb14415cddb666bc206e5f8380d9d" args="(MachineInstr *MI, MachineBasicBlock *BB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a32ceb14415cddb666bc206e5f8380d9d">AArch64TargetLowering::EmitF128CSEL</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00914">914</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00321">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00088">llvm::AArch64Subtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00793">llvm::AArch64SysReg::NZCV</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00975">EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="addcc7d88ed0e86df490055c18d1e005e"></a><!-- doxytag: member="llvm::AArch64TargetLowering::EmitInstrWithCustomInserter" ref="addcc7d88ed0e86df490055c18d1e005e" args="(MachineInstr *MI, MachineBasicBlock *MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#addcc7d88ed0e86df490055c18d1e005e">AArch64TargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00975">975</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01519">llvm::MachineInstr::dump()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00914">EmitF128CSEL()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01112">llvm::TargetLoweringBase::emitPatchPoint()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00107">llvm::TargetOpcode::PATCHPOINT</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00100">llvm::TargetOpcode::STACKMAP</a>.</p>

</div>
</div>
<a class="anchor" id="a3befefdcd67e6a748f1a3e65e60a4dcd"></a><!-- doxytag: member="llvm::AArch64TargetLowering::emitLoadLinked" ref="a3befefdcd67e6a748f1a3e65e60a4dcd" args="(IRBuilder&lt;&gt; &amp;Builder, Value *Addr, AtomicOrdering Ord) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">AArch64TargetLowering::emitLoadLinked</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type. </p>
<p>This may entail some non-trivial operations to truncate or reconstruct types that will be illegal in the backend. See ARMISelLowering for an example implementation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#af8032c4af1ce30bb4084a4df288cf796">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09064">9064</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="IRBuilder_8h_source.html#l01271">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01470">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01544">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateExtractValue()</a>, <a class="el" href="IRBuilder_8h_source.html#l00912">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateOr()</a>, <a class="el" href="IRBuilder_8h_source.html#l00841">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateShl()</a>, <a class="el" href="IRBuilder_8h_source.html#l01295">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateTruncOrBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01210">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateZExt()</a>, <a class="el" href="Constants_8cpp_source.html#l00582">llvm::ConstantInt::get()</a>, <a class="el" href="Module_8h_source.html#l00259">llvm::Module::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00866">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00079">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="Type_8cpp_source.html#l00283">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00360">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="PDBTypes_8h_source.html#l00353">llvm::Int</a>, and <a class="el" href="Instructions_8h_source.html#l00055">llvm::isAtLeastAcquire()</a>.</p>

</div>
</div>
<a class="anchor" id="afdc2bca4292fea01c7929bcf78483daa"></a><!-- doxytag: member="llvm::AArch64TargetLowering::emitStoreConditional" ref="afdc2bca4292fea01c7929bcf78483daa" args="(IRBuilder&lt;&gt; &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">AArch64TargetLowering::emitStoreConditional</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform a store-conditional operation to Addr. </p>
<p>Return the status of the store. This should be 0 if the store succeeded, non-zero otherwise. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac6072149b029681b1fefc29cba0be621">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09099">9099</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="IRBuilder_8h_source.html#l01271">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01470">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l00860">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateLShr()</a>, <a class="el" href="IRBuilder_8h_source.html#l01207">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateTrunc()</a>, <a class="el" href="IRBuilder_8h_source.html#l01279">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateZExtOrBitCast()</a>, <a class="el" href="Module_8h_source.html#l00259">llvm::Module::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00866">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="Function_8cpp_source.html#l00227">llvm::Function::getFunctionType()</a>, <a class="el" href="IRBuilder_8h_source.html#l00079">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="Type_8cpp_source.html#l00240">llvm::Type::getInt64Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00283">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00131">llvm::FunctionType::getParamType()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00360">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00042">llvm::MipsISD::Hi</a>, <a class="el" href="PDBTypes_8h_source.html#l00353">llvm::Int</a>, <a class="el" href="Type_8h_source.html#l00213">llvm::Type::isArrayTy()</a>, <a class="el" href="Instructions_8h_source.html#l00063">llvm::isAtLeastRelease()</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>.</p>

</div>
</div>
<a class="anchor" id="a1bd8e16048377597bd96aec886556ba8"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getFunctionAlignment" ref="a1bd8e16048377597bd96aec886556ba8" args="(const Function *F) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1bd8e16048377597bd96aec886556ba8">AArch64TargetLowering::getFunctionAlignment</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getFunctionAlignment - Return the Log2 alignment of this function. </p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02037">2037</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab4a34f53429ea3281340312f1824288c"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getOptimalMemOpType" ref="ab4a34f53429ea3281340312f1824288c" args="(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ab4a34f53429ea3281340312f1824288c">AArch64TargetLowering::getOptimalMemOpType</a> </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>If DstAlign is zero that means it's safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn't a need to check it against alignment requirement, probably because the source does not need to be loaded. If 'IsMemset' is true, that means it's expanding a memset. If 'ZeroMemset' is true, that means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it does not need to be loaded. It returns EVT::Other if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac02f313096355af0ffbc39a04735ffc3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06698">6698</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">allowsMisalignedMemoryAccesses()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f128</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00104">llvm::AArch64Subtarget::hasFPARMv8()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06692">memOpAlign()</a>, <a class="el" href="Attributes_8h_source.html#l00087">llvm::Attribute::NoImplicitFloat</a>, and <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>.</p>

</div>
</div>
<a class="anchor" id="a95431cb6e9641377fdf6db1bf0171245"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getPreferredVectorAction" ref="a95431cb6e9641377fdf6db1bf0171245" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a95431cb6e9641377fdf6db1bf0171245">AArch64TargetLowering::getPreferredVectorAction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the preferred vector type legalization action. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c4e7b08d36d67f99b23f92caf81b71c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09025">9025</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00103">llvm::TargetLoweringBase::TypeWidenVector</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00073">llvm::MVT::v1i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v1i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i8</a>.</p>

</div>
</div>
<a class="anchor" id="aea0cb417e2747f0f82904858ce72e271"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getScalarShiftAmountTy" ref="aea0cb417e2747f0f82904858ce72e271" args="(EVT LHSTy) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#aea0cb417e2747f0f82904858ce72e271">AArch64TargetLowering::getScalarShiftAmountTy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>LHSTy</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a5f9cfaec7239ea289716ff11c8e56a">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00777">777</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>.</p>

</div>
</div>
<a class="anchor" id="a24d915e20bae8d41c002085d7d208904"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getScalingFactorCost" ref="a24d915e20bae8d41c002085d7d208904" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a24d915e20bae8d41c002085d7d208904">AArch64TargetLowering::getScalingFactorCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the cost of the scaling factor used in the addressing mode represented by AM for this target, for a load/store of the specified type. </p>
<p>If the AM is supported, the return value must be &gt;= 0. If the AM is not supported, it returns a negative value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6aa0e9520024901b3493cd8158bf2937">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06796">6796</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06744">isLegalAddressingMode()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

</div>
</div>
<a class="anchor" id="ad687d3401b5b0769d08e78fcdb51acb2"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getScratchRegisters" ref="ad687d3401b5b0769d08e78fcdb51acb2" args="(CallingConv::ID CC) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">AArch64TargetLowering::getScratchRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a 0 terminated array of registers that can be safely used as scratch registers. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ad55d01549a5c6add00b01100283484fd">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06831">6831</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a983e9cc60e2c1dcb9578f8ae2687d248"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getSetCCResultType" ref="a983e9cc60e2c1dcb9578f8ae2687d248" args="(LLVMContext &amp;Context, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a983e9cc60e2c1dcb9578f8ae2687d248">AArch64TargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSetCCResultType - Return the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a> ValueType </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00708">708</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00080">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a6fa8b499e0abef24aa5d61c4ee8172d0"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getTargetNodeName" ref="a6fa8b499e0abef24aa5d61c4ee8172d0" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">AArch64TargetLowering::getTargetNodeName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afea1753e400871bd4dad3a44d26589e9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00787">787</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8h_source.html#l00051">llvm::AArch64ISD::ADC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::ADCS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00037">llvm::AArch64ISD::ADDlow</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00055">llvm::AArch64ISD::ADDS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00036">llvm::AArch64ISD::ADRP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00059">llvm::AArch64ISD::ANDS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00088">llvm::AArch64ISD::BICi</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::BIT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00041">llvm::AArch64ISD::BRCOND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00093">llvm::AArch64ISD::BSL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00031">llvm::AArch64ISD::CALL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::CBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00163">llvm::AArch64ISD::CBZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00133">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00134">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00126">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00127">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00136">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00137">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00042">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00046">llvm::AArch64ISD::CSINC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00044">llvm::AArch64ISD::CSINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00045">llvm::AArch64ISD::CSNEG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00072">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00074">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00075">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00076">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00073">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00108">llvm::AArch64ISD::EXT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00069">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00128">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00140">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00062">llvm::AArch64ISD::FCMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::FCSEL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00029">llvm::AArch64ISD::FIRST_NUMBER</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00065">llvm::AArch64ISD::FMAX</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00066">llvm::AArch64ISD::FMIN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00083">llvm::AArch64ISD::FMOV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00205">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::LD1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00196">llvm::AArch64ISD::LD1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00197">llvm::AArch64ISD::LD1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::LD2DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::LD2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::LD2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00203">llvm::AArch64ISD::LD3DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::LD3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00190">llvm::AArch64ISD::LD3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00204">llvm::AArch64ISD::LD4DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00208">llvm::AArch64ISD::LD4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00191">llvm::AArch64ISD::LD4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00038">llvm::AArch64ISD::LOADgot</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00079">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00081">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00080">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00085">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00084">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00096">llvm::AArch64ISD::NEG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::NOT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00089">llvm::AArch64ISD::ORRi</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::PREFETCH</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00040">llvm::AArch64ISD::RET_FLAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00105">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00106">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::REV64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00146">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00052">llvm::AArch64ISD::SBC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00058">llvm::AArch64ISD::SBCS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::SITOF</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::SMULL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00116">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00119">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::ST1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::ST1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::ST1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00209">llvm::AArch64ISD::ST2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00192">llvm::AArch64ISD::ST2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::ST3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00193">llvm::AArch64ISD::ST3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::ST4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::ST4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::SUBS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::TBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::TBZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::TC_RETURN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00050">llvm::AArch64ISD::THREAD_POINTER</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00035">llvm::AArch64ISD::TLSDESC_CALLSEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00147">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::UITOF</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::UMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00152">llvm::AArch64ISD::UMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::UMULL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::UQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::URSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00101">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00102">llvm::AArch64ISD::UZP2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::VASHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00112">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00111">llvm::AArch64ISD::VSHL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00030">llvm::AArch64ISD::WrapperLarge</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00099">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00100">llvm::AArch64ISD::ZIP2</a>.</p>

</div>
</div>
<a class="anchor" id="ac95420ed542a98cbff9764463123b1ed"></a><!-- doxytag: member="llvm::AArch64TargetLowering::getTgtMemIntrinsic" ref="ac95420ed542a98cbff9764463123b1ed" args="(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ac95420ed542a98cbff9764463123b1ed">AArch64TargetLowering::getTgtMemIntrinsic</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Intrinsic</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes. </p>
<p>The associated MachineMemOperands record the alignment specified in the intrinsic calls. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4f3aa6fc0ecfb26a0d84841dddcd9980">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06430">6430</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l00492">llvm::TargetLoweringBase::IntrinsicInfo::align</a>, <a class="el" href="DataLayout_8cpp_source.html#l00674">llvm::DataLayout::getABITypeAlignment()</a>, <a class="el" href="Instructions_8h_source.html#l01441">llvm::CallInst::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00125">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00323">llvm::SequentialType::getElementType()</a>, <a class="el" href="Instructions_8h_source.html#l01437">llvm::CallInst::getNumArgOperands()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="DataLayout_8h_source.html#l00386">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00249">llvm::MVT::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Type_8h_source.html#l00226">llvm::Type::isVectorTy()</a>, <a class="el" href="TargetLowering_8h_source.html#l00487">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a>, <a class="el" href="TargetLowering_8h_source.html#l00489">llvm::TargetLoweringBase::IntrinsicInfo::offset</a>, <a class="el" href="TargetLowering_8h_source.html#l00486">llvm::TargetLoweringBase::IntrinsicInfo::opc</a>, <a class="el" href="TargetLowering_8h_source.html#l00488">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a>, <a class="el" href="TargetLowering_8h_source.html#l00494">llvm::TargetLoweringBase::IntrinsicInfo::readMem</a>, <a class="el" href="TargetLowering_8h_source.html#l00493">llvm::TargetLoweringBase::IntrinsicInfo::vol</a>, and <a class="el" href="TargetLowering_8h_source.html#l00495">llvm::TargetLoweringBase::IntrinsicInfo::writeMem</a>.</p>

</div>
</div>
<a class="anchor" id="a7bfb25d6c025895cfba5ff66917e72f9"></a><!-- doxytag: member="llvm::AArch64TargetLowering::hasLoadLinkedStoreConditional" ref="a7bfb25d6c025895cfba5ff66917e72f9" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a7bfb25d6c025895cfba5ff66917e72f9">AArch64TargetLowering::hasLoadLinkedStoreConditional</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if AtomicExpandPass should use emitLoadLinked/emitStoreConditional and expand <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html" title="AtomicCmpXchgInst - an instruction that atomically checks whether a specified value is in a memory lo...">AtomicCmpXchgInst</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a49da5bf4975133b92284e66416bbcff8">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09060">9060</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5a1b51e5be515af55de48af156fff455"></a><!-- doxytag: member="llvm::AArch64TargetLowering::hasPairedLoad" ref="a5a1b51e5be515af55de48af156fff455" args="(Type *LoadedType, unsigned &amp;RequiredAligment) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">AArch64TargetLowering::hasPairedLoad</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the target supplies and combines to a paired load two loaded values of type LoadedType next to each other in memory. </p>
<p>RequiredAlignment gives the minimal alignment constraints that must be met to be able to select this paired load.</p>
<p>This information is *not* used to generate actual paired loads, but it is used to generate a sequence of loads that is easier to combine into a paired load. For instance, something like this: a = load i64* addr b = trunc i64 a to i32 c = lshr i64 a, 32 d = trunc i64 c to i32 will be optimized into: b = load i32* addr1 d = load i32* addr2 Where addr1 = addr2 +/- sizeof(i32).</p>
<p>In other words, unless the target performs a post-isel load combining, this information should not be provided because it will generate more loads. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae7d446bc1191d9697de0c14fc8c2fb78">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06671">6671</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Type_8h_source.html#l00143">llvm::Type::isFloatTy()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a22264d2e17fa86a9d507843efc39773f"></a><!-- doxytag: member="llvm::AArch64TargetLowering::hasPairedLoad" ref="a22264d2e17fa86a9d507843efc39773f" args="(EVT LoadedType, unsigned &amp;RequiredAligment) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5a1b51e5be515af55de48af156fff455">AArch64TargetLowering::hasPairedLoad</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>LoadedType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>RequiredAligment</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a05b9771f073c5ae6a173220a4bcc5657">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06681">6681</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>.</p>

</div>
</div>
<a class="anchor" id="a119ffa3827b2494012b70cc43c552a4b"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isDesirableToCommuteWithShift" ref="a119ffa3827b2494012b70cc43c552a4b" args="(const SDNode *N) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a119ffa3827b2494012b70cc43c552a4b">AArch64TargetLowering::isDesirableToCommuteWithShift</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a06f40fab9ff50af6badc0fe1be5c223f">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06842">6842</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06758">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00335">llvm::isMask_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a class="anchor" id="a58d4ffc88ae60265a3e1cb953b10e3c0"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd" ref="a58d4ffc88ae60265a3e1cb953b10e3c0" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </p>
<p>fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a8cbe090e0985c49fdc3d9b27b42788f0">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06813">6813</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06561">isProfitableToHoist()</a>.</p>

</div>
</div>
<a class="anchor" id="af9b1d317cffd50740e9e0be53baa11fa"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isFPImmLegal" ref="af9b1d317cffd50740e9e0be53baa11fa" args="(const APFloat &amp;Imm, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#af9b1d317cffd50740e9e0be53baa11fa">AArch64TargetLowering::isFPImmLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the target can instruction select the specified FP immediate natively. </p>
<p>If false, the legalizer will materialize the FP immediate as a load from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a36072d8d2e3e7ffbb69fbdad448fcad3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04188">4188</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00370">llvm::AArch64_AM::getFP32Imm()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00398">llvm::AArch64_AM::getFP64Imm()</a>, and <a class="el" href="APFloat_8h_source.html#l00434">llvm::APFloat::isPosZero()</a>.</p>

</div>
</div>
<a class="anchor" id="ad37b1f031f487d6e69553ec06518c219"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isLegalAddImmediate" ref="ad37b1f031f487d6e69553ec06518c219" args="(int64_t) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">AArch64TargetLowering::isLegalAddImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a62fd51d57f54699226813ca9b46c4d24">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06728">6728</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06736">isLegalICmpImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="aa500dd21ec0353ba578cc77effc8ed5b"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isLegalAddressingMode" ref="aa500dd21ec0353ba578cc77effc8ed5b" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#aa500dd21ec0353ba578cc77effc8ed5b">AArch64TargetLowering::isLegalAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac28e04d7334017b36b32a288fbf1b1f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06744">6744</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01447">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l01448">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00505">llvm::DataLayout::getTypeSizeInBits()</a>, <a class="el" href="TargetLowering_8h_source.html#l01449">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="MathExtras_8h_source.html#l00360">llvm::isPowerOf2_64()</a>, <a class="el" href="Type_8h_source.html#l00268">llvm::Type::isSized()</a>, <a class="el" href="MathExtras_8h_source.html#l00474">llvm::Log2_64()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06796">getScalingFactorCost()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c0904d6c43a3efd717031d09178dcc3"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isLegalICmpImmediate" ref="a5c0904d6c43a3efd717031d09178dcc3" args="(int64_t) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">AArch64TargetLowering::isLegalICmpImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a304fecea6880ee728da8efcc8186b222">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06736">6736</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06728">isLegalAddImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c439387e9aecd28bc49cdb5d833db1f"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isNoopAddrSpaceCast" ref="a5c439387e9aecd28bc49cdb5d833db1f" args="(unsigned SrcAS, unsigned DestAS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">llvm::AArch64TargetLowering::isNoopAddrSpaceCast</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestAS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if a cast between SrcAS and DestAS is a noop. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad5c8a6195875f93eab1811e5484fdf74">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8h_source.html#l00262">262</a> of file <a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8512586d0b4ed30ba87cc919f0cfec5"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isOffsetFoldingLegal" ref="ab8512586d0b4ed30ba87cc919f0cfec5" args="(const GlobalAddressSDNode *GA) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">AArch64TargetLowering::isOffsetFoldingLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if folding a constant offset with the given GlobalAddress is legal. </p>
<p>It is frequently not legal in PIC relocation models. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a6634fc60337427fd6c33e851a4ff45ad">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04182">4182</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9d2e61bef8fbdb714e9f0a739bf49a58"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isProfitableToHoist" ref="a9d2e61bef8fbdb714e9f0a739bf49a58" args="(Instruction *I) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">AArch64TargetLowering::isProfitableToHoist</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check if it is profitable to hoist instruction in then/else to if. </p>
<p>Not profitable if I and it's user can form a FMA instruction because we prefer FMSUB/FMADD. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7b005324248c9966b9f35ac2d81f1687">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06561">6561</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetOptions_8h_source.html#l00205">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="Value_8cpp_source.html#l00136">llvm::Value::getNumUses()</a>, <a class="el" href="Instruction_8h_source.html#l00112">llvm::Instruction::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00118">llvm::User::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00163">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00718">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06813">isFMAFasterThanFMulAndFAdd()</a>, <a class="el" href="TargetLowering_8h_source.html#l00555">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00102">llvm::TargetMachine::Options</a>, <a class="el" href="TargetOptions_8h_source.html#l00103">llvm::TargetOptions::UnsafeFPMath</a>, and <a class="el" href="Instruction_8h_source.html#l00069">llvm::Instruction::user_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e59350436eb03860a45aa61d9649432"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isShuffleMaskLegal" ref="a0e59350436eb03860a45aa61d9649432" args="(const SmallVectorImpl&lt; int &gt; &amp;M, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a0e59350436eb03860a45aa61d9649432">AArch64TargetLowering::isShuffleMaskLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isShuffleMaskLegal - Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b6d7bad7a605a9b0dd78978ee82ddab">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06147">6147</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04938">isConcatMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04742">isEXTMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04899">isINSMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04784">isREVMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07104">llvm::ShuffleVectorSDNode::isSplatMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04888">isTRN_v_undef_Mask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04838">isTRNMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04869">isUZP_v_undef_Mask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04825">isUZPMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04852">isZIP_v_undef_Mask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04811">isZIPMask()</a>, and <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00026">PerfectShuffleTable</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04516">ReconstructShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a01cb590e9c05c3675fe75693d84b3120"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isTruncateFree" ref="a01cb590e9c05c3675fe75693d84b3120" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">AArch64TargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's free to truncate a value of type Ty1 to type Ty2. </p>
<p>e.g. On x86 it's free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a00856c52a5a67b38d8332c7842429153">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06543">6543</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ee90d2d8bdc505c6422560cd54d4a54"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isTruncateFree" ref="a3ee90d2d8bdc505c6422560cd54d4a54" args="(EVT VT1, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">AArch64TargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad50a6bb030ac7c8ee182db1ffbc0b155">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06550">6550</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a9140f89a634da6fe469d0faa0843a976"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isZExtFree" ref="a9140f89a634da6fe469d0faa0843a976" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if any actual instruction that defines a value of type Ty1 implicitly zero-extends the value to Ty2 in the result register. </p>
<p>This does not necessarily include registers defined in unknown ways, such as incoming arguments, or copies from unknown virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this does not necessarily apply to truncate instructions. e.g. on x86-64, all instructions that define 32-bit values implicit zero-extend the result out to 64 bits. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae40dacbf39edf0d87f07cc4389deaa67">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06588">6588</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

<p>Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06603">isZExtFree()</a>.</p>

</div>
</div>
<a class="anchor" id="a02e65e6f505c44832bf833b385e51ba6"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isZExtFree" ref="a02e65e6f505c44832bf833b385e51ba6" args="(EVT VT1, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c1ecab2d300320f854412758c7aa7e5">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06595">6595</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7b70a67bb5d182866c5485835286509"></a><!-- doxytag: member="llvm::AArch64TargetLowering::isZExtFree" ref="ac7b70a67bb5d182866c5485835286509" args="(SDValue Val, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7525b1f1f76ae8c848b840f250828a2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06603">6603</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06588">isZExtFree()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>.</p>

</div>
</div>
<a class="anchor" id="a40581570b38300f3a21e2e8ec8c80839"></a><!-- doxytag: member="llvm::AArch64TargetLowering::LowerOperation" ref="a40581570b38300f3a21e2e8ec8c80839" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">AArch64TargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerOperation - Provide custom lowering hooks for some operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac1d2fe9f694b72600728e7d31fc11b7c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01932">1932</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="RuntimeLibcalls_8h_source.html#l00089">llvm::RTLIB::ADD_F128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00104">llvm::RTLIB::DIV_F128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FRAMEADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::JumpTable</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01455">LowerADDC_ADDE_SUBC_SUBE()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01724">LowerBITCAST()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01863">LowerMUL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01522">LowerPREFETCH()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01491">LowerXALUO()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01396">LowerXOR()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00099">llvm::RTLIB::MUL_F128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::PREFETCH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::RETURNADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::SSUBO</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00094">llvm::RTLIB::SUB_F128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a class="anchor" id="a960012b61a9977dc7c2d3af3943da953"></a><!-- doxytag: member="llvm::AArch64TargetLowering::PerformDAGCombine" ref="a960012b61a9977dc7c2d3af3943da953" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">AArch64TargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a23088f6e5065a437e6448022592ad85c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08786">8786</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00041">llvm::AArch64ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00042">llvm::AArch64ISD::CSEL</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00072">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07630">performAddSubLongCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07239">performBitcastCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08559">performBRCONDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07305">performConcatVectorsCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08485">performCONDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07845">performExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07794">performIntrinsicCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07065">performIntToFpCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06960">performMulCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08169">performNEONPostLDSTCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08779">performNVCASTCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07217">performORCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08071">performPostLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08711">performSelectCCCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08649">performSelectCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08003">performSTORECombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08620">performVSelectCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06909">performXorCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a class="anchor" id="a5f7211702640374d910b60e7371be378"></a><!-- doxytag: member="llvm::AArch64TargetLowering::ReconstructShuffle" ref="a5f7211702640374d910b60e7371be378" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a5f7211702640374d910b60e7371be378">AArch64TargetLowering::ReconstructShuffle</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04516">4516</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00189">llvm::EVT::bitsLT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00108">llvm::AArch64ISD::EXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04497">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01519">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SmallVector_8h_source.html#l00479">llvm::SmallVectorImpl&lt; T &gt;::insert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06147">isShuffleMaskLegal()</a>, <a class="el" href="namespacefuzzer.html#a226b2359e032b7d37181714f1ae0879f">fuzzer::min()</a>, <a class="el" href="APInt_8h_source.html#l01726">llvm::operator==()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="TargetLowering_8h_source.html#l00069">llvm::Sched::Source</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00166">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a class="anchor" id="a3b40229ffa0ce512148acc985d56136c"></a><!-- doxytag: member="llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm" ref="a3b40229ffa0ce512148acc985d56136c" args="(const APInt &amp;Imm, Type *Ty) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if it is beneficial to convert a load of a constant to just the constant itself. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6a48caf02a38f00708f308ad590340b4">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06857">6857</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00178">llvm::countLeadingZeros()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l01313">llvm::APInt::getSExtValue()</a>, <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00274">llvm::AArch64_AM::isLogicalImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="a1048a28ddcbfb32d81ae7b2a9d619528"></a><!-- doxytag: member="llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR" ref="a1048a28ddcbfb32d81ae7b2a9d619528" args="(LoadInst *LI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1048a28ddcbfb32d81ae7b2a9d619528">AArch64TargetLowering::shouldExpandAtomicLoadInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td>
          <td class="paramname"><em>LI</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given (atomic) load should be expanded by the IR-level AtomicExpand pass into a load-linked instruction (through <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd" title="Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type...">emitLoadLinked()</a>). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a18c304b980cd87d600c0209d8cd4067e">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09047">9047</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c75bc718e004f0935eaaa6722c467be"></a><!-- doxytag: member="llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR" ref="a1c75bc718e004f0935eaaa6722c467be" args="(AtomicRMWInst *AI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adeabdd270093132df001630ef9fc8156">TargetLoweringBase::AtomicRMWExpansionKind</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a1c75bc718e004f0935eaaa6722c467be">AArch64TargetLowering::shouldExpandAtomicRMWInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. </p>
<p>Default is to never expand. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abaecd77814d1cf99fe22e6deabe93e25">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09054">9054</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00132">llvm::TargetLoweringBase::None</a>.</p>

</div>
</div>
<a class="anchor" id="a275dd3f5c958278877ed597d1c521ed4"></a><!-- doxytag: member="llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR" ref="a275dd3f5c958278877ed597d1c521ed4" args="(StoreInst *SI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">AArch64TargetLowering::shouldExpandAtomicStoreInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *&#160;</td>
          <td class="paramname"><em>SI</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an "atomic xchg" which ignores its input. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a02bbc82ca225eda3135451b4b4d3cada">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09039">9039</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, and <a class="el" href="Instructions_8h_source.html#l00396">llvm::StoreInst::getValueOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a96f0f8971f93522080cecc62242d57ef"></a><!-- doxytag: member="llvm::AArch64TargetLowering::useLoadStackGuardNode" ref="a96f0f8971f93522080cecc62242d57ef" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">AArch64TargetLowering::useLoadStackGuardNode</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a50511288430351ea4397a2bfb3619995">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09014">9014</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a></li>
<li><a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
