To Demonstrate the most recent version of this project a user may upload either provided bitstream files onto a Nexys4DDR FPGA
