module module_b(input logic a,b, output logic y1, y2, y3);

always_comb
begin
y1 = a & b;
end

// Complete for OR and XOR gates
 always_comb begin
y2 = a | b;
end

//xor is remaining, we use the same equation (a & (~b)) | (b & (~a))
//we got the equation in moduel_d.sv

always_comb begin
y3 = (a & (~b)) | (b & (~a));
end

endmodule