INFO-FLOW: Workspace /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1 opened at Mon Aug 10 07:28:51 CDT 2020
Execute     config_clock -quiet -name default -period 8.333333333333334 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.33333ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1927-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.26 sec.
Execute   set_part xc7vx690tffg1927-2 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 120MHz -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/algo_unpacked.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/algo_unpacked.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted src/algo_unpacked.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/algo_unpacked.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/algo_unpacked.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp
Command       clang done; 1.9 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp"  -o "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.01 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp std=gnu++98 -directive=/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.04 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp std=gnu++98 -directive=/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/solution1.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/solution1.json -quiet -fix-errors /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.88 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_unpacked.pp.0.cpp.diag.yml /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_unpacked.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.algo_unpacked.pp.0.cpp.err.log 
Command       ap_eval done; 0.82 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.11 sec.
INFO-FLOW: tidy-3.1 time 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.96 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.2.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.2.cpp
Command       clang done; 1.82 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.bc
Command       clang done; 2.36 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.g.bc -hls-opt -except-internalize algo_unpacked -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 462.219 ; gain = 6.289 ; free physical = 11372 ; free virtual = 215960
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 462.219 ; gain = 6.289 ; free physical = 11372 ; free virtual = 215960
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.pp.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.93 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top algo_unpacked -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.0.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 462.340 ; gain = 6.410 ; free physical = 11363 ; free virtual = 215953
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.1.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'swap' into 'even_odd_sort_4_256' (src/algo_unpacked.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'even_odd_merge_8' (src/algo_unpacked.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'even_odd_merge_16' (src/algo_unpacked.cpp:184) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'even_odd_merge_32' (src/algo_unpacked.cpp:235) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'even_odd_merge_64' (src/algo_unpacked.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'capture_objects' into 'algo_unpacked' (src/algo_unpacked.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'connect_output' into 'algo_unpacked' (src/algo_unpacked.cpp:367) automatically.
Command         transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 462.340 ; gain = 6.410 ; free physical = 11357 ; free virtual = 215949
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.g.1.bc to /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.1.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'connect_output' (src/algo_unpacked.cpp:317).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'even_odd_merge_64' (src/algo_unpacked.cpp:264).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'even_odd_merge_32' (src/algo_unpacked.cpp:215).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'even_odd_merge_16' (src/algo_unpacked.cpp:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'even_odd_merge_8' (src/algo_unpacked.cpp:118).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'even_odd_sort_4_256' (src/algo_unpacked.cpp:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'capture_objects' (src/algo_unpacked.cpp:18).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:321) in function 'connect_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:272) in function 'even_odd_merge_64' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (src/algo_unpacked.cpp:275) in function 'even_odd_merge_64' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (src/algo_unpacked.cpp:281) in function 'even_odd_merge_64' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked.cpp:298) in function 'even_odd_merge_64' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (src/algo_unpacked.cpp:300) in function 'even_odd_merge_64' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:223) in function 'even_odd_merge_32' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (src/algo_unpacked.cpp:226) in function 'even_odd_merge_32' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (src/algo_unpacked.cpp:232) in function 'even_odd_merge_32' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked.cpp:248) in function 'even_odd_merge_32' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (src/algo_unpacked.cpp:250) in function 'even_odd_merge_32' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:172) in function 'even_odd_merge_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (src/algo_unpacked.cpp:175) in function 'even_odd_merge_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (src/algo_unpacked.cpp:181) in function 'even_odd_merge_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked.cpp:198) in function 'even_odd_merge_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (src/algo_unpacked.cpp:200) in function 'even_odd_merge_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:124) in function 'even_odd_merge_8' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (src/algo_unpacked.cpp:127) in function 'even_odd_merge_8' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (src/algo_unpacked.cpp:133) in function 'even_odd_merge_8' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked.cpp:149) in function 'even_odd_merge_8' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (src/algo_unpacked.cpp:151) in function 'even_odd_merge_8' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:55) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked.cpp:72) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (src/algo_unpacked.cpp:75) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (src/algo_unpacked.cpp:81) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (src/algo_unpacked.cpp:100) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (src/algo_unpacked.cpp:102) in function 'even_odd_sort_4_256' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked.cpp:24) in function 'capture_objects' completely.
INFO: [XFORM 203-101] Partitioning array 'link_in.V' (src/algo_unpacked.cpp:337) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'link_out.V' (src/algo_unpacked.cpp:337) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'array_objects.V' (src/algo_unpacked.cpp:343) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'connect_output' into 'algo_unpacked' (src/algo_unpacked.cpp:367) automatically.
Command         transform done; 6.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 3.6 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 590.078 ; gain = 134.148 ; free physical = 11332 ; free virtual = 215926
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.2.bc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 8.76 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 654.078 ; gain = 198.148 ; free physical = 11221 ; free virtual = 215815
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.94 sec.
Command     elaborate done; 37.55 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'algo_unpacked' ...
Execute       ap_set_top_model algo_unpacked 
Execute       get_model_list algo_unpacked -filter all-wo-channel -topdown 
Execute       preproc_iomode -model algo_unpacked 
Execute       preproc_iomode -model even_odd_merge_64 
Execute       preproc_iomode -model even_odd_merge_32 
Execute       preproc_iomode -model even_odd_merge_16 
Execute       preproc_iomode -model even_odd_merge_8 
Execute       preproc_iomode -model even_odd_sort_4_256 
Execute       preproc_iomode -model swap 
Execute       preproc_iomode -model capture_objects 
Execute       get_model_list algo_unpacked -filter all-wo-channel 
INFO-FLOW: Model list for configure: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO-FLOW: Configuring Module : capture_objects ...
Execute       set_default_model capture_objects 
Execute       apply_spec_resource_limit capture_objects 
INFO-FLOW: Configuring Module : swap ...
Execute       set_default_model swap 
Execute       apply_spec_resource_limit swap 
INFO-FLOW: Configuring Module : even_odd_sort_4_256 ...
Execute       set_default_model even_odd_sort_4_256 
Execute       apply_spec_resource_limit even_odd_sort_4_256 
INFO-FLOW: Configuring Module : even_odd_merge_8 ...
Execute       set_default_model even_odd_merge_8 
Execute       apply_spec_resource_limit even_odd_merge_8 
INFO-FLOW: Configuring Module : even_odd_merge_16 ...
Execute       set_default_model even_odd_merge_16 
Execute       apply_spec_resource_limit even_odd_merge_16 
INFO-FLOW: Configuring Module : even_odd_merge_32 ...
Execute       set_default_model even_odd_merge_32 
Execute       apply_spec_resource_limit even_odd_merge_32 
INFO-FLOW: Configuring Module : even_odd_merge_64 ...
Execute       set_default_model even_odd_merge_64 
Execute       apply_spec_resource_limit even_odd_merge_64 
INFO-FLOW: Configuring Module : algo_unpacked ...
Execute       set_default_model algo_unpacked 
Execute       apply_spec_resource_limit algo_unpacked 
INFO-FLOW: Model list for preprocess: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO-FLOW: Preprocessing Module: capture_objects ...
Execute       set_default_model capture_objects 
Execute       cdfg_preprocess -model capture_objects 
Execute       rtl_gen_preprocess capture_objects 
INFO-FLOW: Preprocessing Module: swap ...
Execute       set_default_model swap 
Execute       cdfg_preprocess -model swap 
Execute       rtl_gen_preprocess swap 
INFO-FLOW: Preprocessing Module: even_odd_sort_4_256 ...
Execute       set_default_model even_odd_sort_4_256 
Execute       cdfg_preprocess -model even_odd_sort_4_256 
Execute       rtl_gen_preprocess even_odd_sort_4_256 
INFO-FLOW: Preprocessing Module: even_odd_merge_8 ...
Execute       set_default_model even_odd_merge_8 
Execute       cdfg_preprocess -model even_odd_merge_8 
Execute       rtl_gen_preprocess even_odd_merge_8 
INFO-FLOW: Preprocessing Module: even_odd_merge_16 ...
Execute       set_default_model even_odd_merge_16 
Execute       cdfg_preprocess -model even_odd_merge_16 
Execute       rtl_gen_preprocess even_odd_merge_16 
INFO-FLOW: Preprocessing Module: even_odd_merge_32 ...
Execute       set_default_model even_odd_merge_32 
Execute       cdfg_preprocess -model even_odd_merge_32 
Execute       rtl_gen_preprocess even_odd_merge_32 
INFO-FLOW: Preprocessing Module: even_odd_merge_64 ...
Execute       set_default_model even_odd_merge_64 
Execute       cdfg_preprocess -model even_odd_merge_64 
Command       cdfg_preprocess done; 0.19 sec.
Execute       rtl_gen_preprocess even_odd_merge_64 
INFO-FLOW: Preprocessing Module: algo_unpacked ...
Execute       set_default_model algo_unpacked 
Execute       cdfg_preprocess -model algo_unpacked 
Execute       rtl_gen_preprocess algo_unpacked 
INFO-FLOW: Model list for synthesis: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'capture_objects' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model capture_objects 
Execute       schedule -model capture_objects 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'capture_objects'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.63 seconds; current allocated memory: 215.742 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.verbose.sched.rpt -verbose -f 
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.sched.adb -f 
INFO-FLOW: Finish scheduling capture_objects.
Execute       set_default_model capture_objects 
Execute       bind -model capture_objects 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=capture_objects
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 216.247 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.verbose.bind.rpt -verbose -f 
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding capture_objects.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'swap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model swap 
Execute       schedule -model swap 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'swap'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 216.334 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.verbose.sched.rpt -verbose -f 
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.sched.adb -f 
INFO-FLOW: Finish scheduling swap.
Execute       set_default_model swap 
Execute       bind -model swap 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=swap
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.364 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.verbose.bind.rpt -verbose -f 
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.bind.adb -f 
INFO-FLOW: Finish binding swap.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'even_odd_sort_4_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model even_odd_sort_4_256 
Execute       schedule -model even_odd_sort_4_256 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'even_odd_sort_4_256'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 221.406 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.verbose.sched.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.sched.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish scheduling even_odd_sort_4_256.
Execute       set_default_model even_odd_sort_4_256 
Execute       bind -model even_odd_sort_4_256 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=even_odd_sort_4_256
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 223.899 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.verbose.bind.rpt -verbose -f 
Command       report done; 0.42 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.bind.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish binding even_odd_sort_4_256.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'even_odd_merge_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model even_odd_merge_8 
Execute       schedule -model even_odd_merge_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'even_odd_merge_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 228.514 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.sched.adb -f 
Command       db_write done; 0.46 sec.
INFO-FLOW: Finish scheduling even_odd_merge_8.
Execute       set_default_model even_odd_merge_8 
Execute       bind -model even_odd_merge_8 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=even_odd_merge_8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 230.812 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.43 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.bind.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish binding even_odd_merge_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'even_odd_merge_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model even_odd_merge_16 
Execute       schedule -model even_odd_merge_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'even_odd_merge_16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.58 sec.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 238.179 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.verbose.sched.rpt -verbose -f 
Command       report done; 0.23 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.sched.adb -f 
Command       db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling even_odd_merge_16.
Execute       set_default_model even_odd_merge_16 
Execute       bind -model even_odd_merge_16 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=even_odd_merge_16
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 241.542 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.verbose.bind.rpt -verbose -f 
Command       report done; 0.52 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.bind.adb -f 
Command       db_write done; 0.61 sec.
INFO-FLOW: Finish binding even_odd_merge_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'even_odd_merge_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model even_odd_merge_32 
Execute       schedule -model even_odd_merge_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'even_odd_merge_32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (8.0905ns) exceeds the target (target clock period: 8.33333ns, clock uncertainty: 1.04167ns, effective delay budget: 7.29167ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('swap_ret_1_4_4', src/algo_unpacked.cpp:235) to 'swap' (0.926 ns)
	multiplexor before 'phi' operation ('array_objects_V44_4', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[44].V') ('array_objects_V_addr_1047', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1074', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1098', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1118', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1134', src/algo_unpacked.cpp:235) (0.85 ns)
	'phi' operation ('array_objects_V44_4', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[44].V') ('array_objects_V_addr_1047', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1074', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1098', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1118', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1134', src/algo_unpacked.cpp:235) (0 ns)
	'icmp' operation ('tmp_54_1_5_2', src/algo_unpacked.cpp:234) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V44_5', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[44].V') ('array_objects_V_addr_1047', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1074', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1098', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1118', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1134', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1146', src/algo_unpacked.cpp:235) (0.85 ns)
	'phi' operation ('array_objects_V44_5', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[44].V') ('array_objects_V_addr_1047', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1074', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1098', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1118', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1134', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1146', src/algo_unpacked.cpp:235) (0 ns)
	'icmp' operation ('tmp_54_1_6', src/algo_unpacked.cpp:234) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V48_6', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[48].V') ('array_objects_V_addr_1024', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1055', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1083', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1107', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1127', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1143', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1155', src/algo_unpacked.cpp:235) (0.85 ns)
	'phi' operation ('array_objects_V48_6', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[48].V') ('array_objects_V_addr_1024', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1055', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1083', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1107', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1127', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1143', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1155', src/algo_unpacked.cpp:235) (0 ns)
	'icmp' operation ('tmp_54_1_7', src/algo_unpacked.cpp:234) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V4652_7', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[46].V') ('array_objects_V_addr_1051', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1078', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1102', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1122', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1138', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1150', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1158', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1162', src/algo_unpacked.cpp:235) (0.85 ns)
	'phi' operation ('array_objects_V4652_7', src/algo_unpacked.cpp:235) with incoming values : ('array_objects[46].V') ('array_objects_V_addr_1051', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1078', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1102', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1122', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1138', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1150', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1158', src/algo_unpacked.cpp:235) ('array_objects_V_addr_1162', src/algo_unpacked.cpp:235) (0 ns)
	'icmp' operation ('tmp_60_1_1', src/algo_unpacked.cpp:254) (0.941 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.31 sec.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 255.946 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.verbose.sched.rpt -verbose -f 
Command       report done; 0.35 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.sched.adb -f 
Command       db_write done; 0.7 sec.
INFO-FLOW: Finish scheduling even_odd_merge_32.
Execute       set_default_model even_odd_merge_32 
Execute       bind -model even_odd_merge_32 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=even_odd_merge_32
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 260.973 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.verbose.bind.rpt -verbose -f 
Command       report done; 0.83 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.bind.adb -f 
Command       db_write done; 0.96 sec.
INFO-FLOW: Finish binding even_odd_merge_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'even_odd_merge_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model even_odd_merge_64 
Execute       schedule -model even_odd_merge_64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'even_odd_merge_64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (8.0905ns) exceeds the target (target clock period: 8.33333ns, clock uncertainty: 1.04167ns, effective delay budget: 7.29167ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('swap_ret_0_3_10', src/algo_unpacked.cpp:284) to 'swap' (0.926 ns)
	multiplexor before 'phi' operation ('array_objects_V17_3', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[17].V') ('array_objects_V_addr_316', src/algo_unpacked.cpp:284) ('array_objects_V_addr_375', src/algo_unpacked.cpp:284) ('array_objects_V_addr_431', src/algo_unpacked.cpp:284) ('array_objects_V_addr_483', src/algo_unpacked.cpp:284) (0.85 ns)
	'phi' operation ('array_objects_V17_3', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[17].V') ('array_objects_V_addr_316', src/algo_unpacked.cpp:284) ('array_objects_V_addr_375', src/algo_unpacked.cpp:284) ('array_objects_V_addr_431', src/algo_unpacked.cpp:284) ('array_objects_V_addr_483', src/algo_unpacked.cpp:284) (0 ns)
	'icmp' operation ('tmp_40_0_4_9', src/algo_unpacked.cpp:283) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V41_4', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) (0.85 ns)
	'phi' operation ('array_objects_V41_4', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) (0 ns)
	'icmp' operation ('tmp_40_0_5_9', src/algo_unpacked.cpp:283) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V41_5', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) ('array_objects_V_addr_580', src/algo_unpacked.cpp:284) (0.85 ns)
	'phi' operation ('array_objects_V41_5', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) ('array_objects_V_addr_580', src/algo_unpacked.cpp:284) (0 ns)
	'icmp' operation ('tmp_40_0_6_9', src/algo_unpacked.cpp:283) (0.941 ns)
	multiplexor before 'phi' operation ('array_objects_V41_6', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) ('array_objects_V_addr_580', src/algo_unpacked.cpp:284) ('array_objects_V_addr_624', src/algo_unpacked.cpp:284) (0.85 ns)
	'phi' operation ('array_objects_V41_6', src/algo_unpacked.cpp:284) with incoming values : ('array_objects[41].V') ('array_objects_V_addr_301', src/algo_unpacked.cpp:284) ('array_objects_V_addr_364', src/algo_unpacked.cpp:284) ('array_objects_V_addr_424', src/algo_unpacked.cpp:284) ('array_objects_V_addr_480', src/algo_unpacked.cpp:284) ('array_objects_V_addr_532', src/algo_unpacked.cpp:284) ('array_objects_V_addr_580', src/algo_unpacked.cpp:284) ('array_objects_V_addr_624', src/algo_unpacked.cpp:284) (0 ns)
	'icmp' operation ('tmp_40_0_7_9', src/algo_unpacked.cpp:283) (0.941 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 38.91 sec.
INFO: [HLS 200-111]  Elapsed time: 40.73 seconds; current allocated memory: 287.546 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.verbose.sched.rpt -verbose -f 
Command       report done; 0.65 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.sched.adb -f 
Command       db_write done; 1.31 sec.
INFO-FLOW: Finish scheduling even_odd_merge_64.
Execute       set_default_model even_odd_merge_64 
Execute       bind -model even_odd_merge_64 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=even_odd_merge_64
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.84 sec.
INFO: [HLS 200-111]  Elapsed time: 4.8 seconds; current allocated memory: 295.852 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.verbose.bind.rpt -verbose -f 
Command       report done; 1.4 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.bind.adb -f 
Command       db_write done; 1.4 sec.
INFO-FLOW: Finish binding even_odd_merge_64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_unpacked' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model algo_unpacked 
Execute       schedule -model algo_unpacked 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'algo_unpacked'.
WARNING: [SCHED 204-63] Unable to schedule wire read on port 'link_out_0_V' (src/algo_unpacked.cpp:367) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 297.497 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.verbose.sched.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.sched.adb -f 
Command       db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling algo_unpacked.
Execute       set_default_model algo_unpacked 
Execute       bind -model algo_unpacked 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=algo_unpacked
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.56 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 300.845 MB.
Execute       report -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.verbose.bind.rpt -verbose -f 
Command       report done; 2.02 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.bind.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish binding algo_unpacked.
Execute       get_model_list algo_unpacked -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess capture_objects 
Execute       rtl_gen_preprocess swap 
Execute       rtl_gen_preprocess even_odd_sort_4_256 
Execute       rtl_gen_preprocess even_odd_merge_8 
Execute       rtl_gen_preprocess even_odd_merge_16 
Execute       rtl_gen_preprocess even_odd_merge_32 
Execute       rtl_gen_preprocess even_odd_merge_64 
Execute       rtl_gen_preprocess algo_unpacked 
INFO-FLOW: Model list for RTL generation: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'capture_objects' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model capture_objects -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'capture_objects'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 310.399 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl capture_objects -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/capture_objects -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl capture_objects -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/capture_objects 
Execute       gen_rtl capture_objects -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/capture_objects 
Execute       gen_tb_info capture_objects -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Execute       report -model capture_objects -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/capture_objects_csynth.rpt -f 
Execute       report -model capture_objects -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/capture_objects_csynth.xml -f -x 
Execute       report -model capture_objects -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.verbose.rpt -verbose -f 
Execute       db_write -model capture_objects -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.adb -f 
Command       db_write done; 0.22 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'swap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model swap -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'swap'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 312.245 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl swap -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/swap -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl swap -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/swap 
Execute       gen_rtl swap -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/swap 
Execute       gen_tb_info swap -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Execute       report -model swap -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/swap_csynth.rpt -f 
Execute       report -model swap -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/swap_csynth.xml -f -x 
Execute       report -model swap -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.verbose.rpt -verbose -f 
Execute       db_write -model swap -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.adb -f 
Command       db_write done; 0.18 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'even_odd_sort_4_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model even_odd_sort_4_256 -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'even_odd_sort_4_256'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 324.272 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl even_odd_sort_4_256 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/even_odd_sort_4_256 -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl even_odd_sort_4_256 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/even_odd_sort_4_256 
Execute       gen_rtl even_odd_sort_4_256 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/even_odd_sort_4_256 
Execute       gen_tb_info even_odd_sort_4_256 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256 -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Command       gen_tb_info done; 0.14 sec.
Execute       report -model even_odd_sort_4_256 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_sort_4_256_csynth.rpt -f 
Command       report done; 0.15 sec.
Execute       report -model even_odd_sort_4_256 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_sort_4_256_csynth.xml -f -x 
Command       report done; 0.11 sec.
Execute       report -model even_odd_sort_4_256 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.verbose.rpt -verbose -f 
Command       report done; 0.52 sec.
Execute       db_write -model even_odd_sort_4_256 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.adb -f 
Command       db_write done; 0.78 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'even_odd_merge_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model even_odd_merge_8 -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'even_odd_merge_8'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 347.376 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl even_odd_merge_8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/even_odd_merge_8 -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl even_odd_merge_8 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/even_odd_merge_8 
Execute       gen_rtl even_odd_merge_8 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/even_odd_merge_8 
Execute       gen_tb_info even_odd_merge_8 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8 -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Command       gen_tb_info done; 0.11 sec.
Execute       report -model even_odd_merge_8 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_8_csynth.rpt -f 
Command       report done; 0.16 sec.
Execute       report -model even_odd_merge_8 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_8_csynth.xml -f -x 
Command       report done; 0.12 sec.
Execute       report -model even_odd_merge_8 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.verbose.rpt -verbose -f 
Command       report done; 0.56 sec.
Execute       db_write -model even_odd_merge_8 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.adb -f 
Command       db_write done; 0.72 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'even_odd_merge_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model even_odd_merge_16 -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'even_odd_merge_16'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 370.746 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl even_odd_merge_16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/even_odd_merge_16 -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl even_odd_merge_16 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/even_odd_merge_16 
Execute       gen_rtl even_odd_merge_16 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/even_odd_merge_16 
Execute       gen_tb_info even_odd_merge_16 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16 -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Command       gen_tb_info done; 0.15 sec.
Execute       report -model even_odd_merge_16 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_16_csynth.rpt -f 
Command       report done; 0.17 sec.
Execute       report -model even_odd_merge_16 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_16_csynth.xml -f -x 
Command       report done; 0.14 sec.
Execute       report -model even_odd_merge_16 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.verbose.rpt -verbose -f 
Command       report done; 0.71 sec.
Execute       db_write -model even_odd_merge_16 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.adb -f 
Command       db_write done; 0.99 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'even_odd_merge_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model even_odd_merge_32 -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'even_odd_merge_32'.
Command       create_rtl_model done; 2.6 sec.
INFO: [HLS 200-111]  Elapsed time: 5.64 seconds; current allocated memory: 402.839 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl even_odd_merge_32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/even_odd_merge_32 -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl even_odd_merge_32 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/even_odd_merge_32 
Execute       gen_rtl even_odd_merge_32 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/even_odd_merge_32 
Execute       gen_tb_info even_odd_merge_32 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32 -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Command       gen_tb_info done; 0.33 sec.
Execute       report -model even_odd_merge_32 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_32_csynth.rpt -f 
Command       report done; 0.34 sec.
Execute       report -model even_odd_merge_32 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_32_csynth.xml -f -x 
Command       report done; 0.33 sec.
Execute       report -model even_odd_merge_32 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.verbose.rpt -verbose -f 
Command       report done; 1.2 sec.
Execute       db_write -model even_odd_merge_32 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.adb -f 
Command       db_write done; 1.58 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'even_odd_merge_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model even_odd_merge_64 -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'even_odd_merge_64'.
Command       create_rtl_model done; 7.14 sec.
INFO: [HLS 200-111]  Elapsed time: 12.29 seconds; current allocated memory: 447.997 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl even_odd_merge_64 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/even_odd_merge_64 -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Command       gen_rtl done; 0.23 sec.
Execute       gen_rtl even_odd_merge_64 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/even_odd_merge_64 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl even_odd_merge_64 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/even_odd_merge_64 
Command       gen_rtl done; 0.11 sec.
Execute       gen_tb_info even_odd_merge_64 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64 -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Command       gen_tb_info done; 0.71 sec.
Execute       report -model even_odd_merge_64 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_64_csynth.rpt -f 
Command       report done; 0.58 sec.
Execute       report -model even_odd_merge_64 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/even_odd_merge_64_csynth.xml -f -x 
Command       report done; 0.56 sec.
Execute       report -model even_odd_merge_64 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.verbose.rpt -verbose -f 
Command       report done; 2.04 sec.
Execute       db_write -model even_odd_merge_64 -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.adb -f 
Command       db_write done; 2.63 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_unpacked' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model algo_unpacked -vendor xilinx -mg_file /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_in_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_0_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_1_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_2_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_3_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_4_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_5_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_6_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_7_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_8_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_9_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_10_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked/link_out_11_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo_unpacked' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_unpacked'.
Command       create_rtl_model done; 1.45 sec.
INFO: [HLS 200-111]  Elapsed time: 10.24 seconds; current allocated memory: 520.344 MB.
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       gen_rtl algo_unpacked -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/systemc/algo_unpacked -synmodules capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked 
Execute       gen_rtl algo_unpacked -istop -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/vhdl/algo_unpacked 
Execute       gen_rtl algo_unpacked -istop -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/verilog/algo_unpacked 
Execute       export_constraint_db -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.constraint.tcl -f -tool general 
Execute       report -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.design.xml -verbose -f -dv 
Command       report done; 2.5 sec.
Execute       report -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked -p /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db 
Execute       report -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/algo_unpacked_csynth.rpt -f 
Execute       report -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/syn/report/algo_unpacked_csynth.xml -f -x 
Execute       report -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.verbose.rpt -verbose -f 
Command       report done; 2.13 sec.
Execute       db_write -model algo_unpacked -o /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.adb -f 
Command       db_write done; 0.98 sec.
Execute       sc_get_clocks algo_unpacked 
Execute       sc_get_portdomain algo_unpacked 
INFO-FLOW: Model list for RTL component generation: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO-FLOW: Handling components in module [capture_objects] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
INFO-FLOW: Handling components in module [swap] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
INFO-FLOW: Handling components in module [even_odd_sort_4_256] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
INFO-FLOW: Handling components in module [even_odd_merge_8] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
INFO-FLOW: Handling components in module [even_odd_merge_16] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
INFO-FLOW: Handling components in module [even_odd_merge_32] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
INFO-FLOW: Handling components in module [even_odd_merge_64] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
INFO-FLOW: Handling components in module [algo_unpacked] ... 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
INFO-FLOW: Append model capture_objects
INFO-FLOW: Append model swap
INFO-FLOW: Append model even_odd_sort_4_256
INFO-FLOW: Append model even_odd_merge_8
INFO-FLOW: Append model even_odd_merge_16
INFO-FLOW: Append model even_odd_merge_32
INFO-FLOW: Append model even_odd_merge_64
INFO-FLOW: Append model algo_unpacked
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: capture_objects swap even_odd_sort_4_256 even_odd_merge_8 even_odd_merge_16 even_odd_merge_32 even_odd_merge_64 algo_unpacked
INFO-FLOW: To file: write model capture_objects
INFO-FLOW: To file: write model swap
INFO-FLOW: To file: write model even_odd_sort_4_256
INFO-FLOW: To file: write model even_odd_merge_8
INFO-FLOW: To file: write model even_odd_merge_16
INFO-FLOW: To file: write model even_odd_merge_32
INFO-FLOW: To file: write model even_odd_merge_64
INFO-FLOW: To file: write model algo_unpacked
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
Execute       get_config_sdx -target 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.rtl_wrap.cfg.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/capture_objects.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/swap.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_sort_4_256.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_8.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_16.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_32.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/even_odd_merge_64.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.compgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.constraint.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/algo_unpacked.constraint.tcl 
Execute       sc_get_clocks algo_unpacked 
Execute       source /afs/hep.wisc.edu/user/kidas/private/scratch/APx-Gen0/APx_Gen0_Algo/VivadoHls/null_algo_unpacked/vivado_hls/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:02 ; elapsed = 00:02:42 . Memory (MB): peak = 1038.078 ; gain = 582.148 ; free physical = 10675 ; free virtual = 215474
INFO: [SYSC 207-301] Generating SystemC RTL for algo_unpacked.
INFO: [VHDL 208-304] Generating VHDL RTL for algo_unpacked.
INFO: [VLOG 209-307] Generating Verilog RTL for algo_unpacked.
Command     autosyn done; 124.25 sec.
Command   csynth_design done; 161.8 sec.
Command ap_source done; 162.16 sec.
Execute cleanup_all 
Command cleanup_all done; 0.21 sec.
