[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4514012 heartbeat IPC: 2.215 cumulative IPC: 2.215 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9017692 heartbeat IPC: 2.22 cumulative IPC: 2.218 (Simulation time: 00 hr 11 min 31 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13522246 heartbeat IPC: 2.22 cumulative IPC: 2.219 (Simulation time: 00 hr 17 min 31 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 18031460 heartbeat IPC: 2.218 cumulative IPC: 2.218 (Simulation time: 00 hr 23 min 39 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 22536600 cumulative IPC: 2.219 (Simulation time: 00 hr 29 min 42 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 22536600 cumulative IPC: 2.219 (Simulation time: 00 hr 29 min 42 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 22536601 heartbeat IPC: 2.22 cumulative IPC: 5 (Simulation time: 00 hr 29 min 42 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 34243514 heartbeat IPC: 0.8542 cumulative IPC: 0.8542 (Simulation time: 00 hr 41 min 16 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46037272 heartbeat IPC: 0.8479 cumulative IPC: 0.851 (Simulation time: 00 hr 53 min 04 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57758133 heartbeat IPC: 0.8532 cumulative IPC: 0.8518 (Simulation time: 01 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 69461800 heartbeat IPC: 0.8544 cumulative IPC: 0.8524 (Simulation time: 01 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 81243984 heartbeat IPC: 0.8487 cumulative IPC: 0.8517 (Simulation time: 01 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 92986552 heartbeat IPC: 0.8516 cumulative IPC: 0.8517 (Simulation time: 01 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 120000025 cycles: 104698196 heartbeat IPC: 0.8539 cumulative IPC: 0.852 (Simulation time: 01 hr 17 min 10 sec)
Heartbeat CPU 0 instructions: 130000025 cycles: 116397886 heartbeat IPC: 0.8547 cumulative IPC: 0.8523 (Simulation time: 01 hr 20 min 49 sec)
Heartbeat CPU 0 instructions: 140000028 cycles: 128167277 heartbeat IPC: 0.8497 cumulative IPC: 0.852 (Simulation time: 01 hr 24 min 40 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 117326191 cumulative IPC: 0.8523 (Simulation time: 01 hr 28 min 09 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 117326191 cumulative IPC: 0.8523 (Simulation time: 01 hr 28 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/649.fotonik3d_s-10881B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8523 instructions: 100000001 cycles: 117326191
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 0.8021 Average ROB Occupancy at Mispredict: 263.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.8021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     533931 HIT:     194345 MISS:     339586 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     533931 HIT:     194345 MISS:     339586 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8880151 HIT:    1292342 MISS:    7587809 MSHR_MERGE:      31998
cpu0->cpu0_L2C LOAD         ACCESS:    1924018 HIT:     592959 MISS:    1331059 MSHR_MERGE:       7671
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    5671313 HIT:     160454 MISS:    5510859 MSHR_MERGE:      24327
cpu0->cpu0_L2C WRITE        ACCESS:     971456 HIT:     444523 MISS:     526933 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     313364 HIT:      94406 MISS:     218958 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    5725876 ISSUED:    5671316 USEFUL:     552468 USELESS:      76887
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 62.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   23477119 HIT:   23477119 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   23477119 HIT:   23477119 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   54176095 HIT:   51705100 MISS:    2470995 MSHR_MERGE:     233614
cpu0->cpu0_L1D LOAD         ACCESS:   47424698 HIT:   45267068 MISS:    2157630 MSHR_MERGE:     233613
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6411307 HIT:    6411307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:     340090 HIT:      26725 MISS:     313365 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   20525338 HIT:   20525338 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   20525338 HIT:   20525338 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   52574948 HIT:   51918307 MISS:     656641 MSHR_MERGE:     122710
cpu0->cpu0_DTLB LOAD         ACCESS:   52574948 HIT:   51918307 MISS:     656641 MSHR_MERGE:     122710
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 147.8 cycles
cpu0->LLC TOTAL        ACCESS:    7964911 HIT:    5270723 MISS:    2694188 MSHR_MERGE:     222805
cpu0->LLC LOAD         ACCESS:    1323387 HIT:     951054 MISS:     372333 MSHR_MERGE:      24435
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    5451275 HIT:    3334857 MISS:    2116418 MSHR_MERGE:     198370
cpu0->LLC WRITE        ACCESS:     971291 HIT:     782171 MISS:     189120 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     218958 HIT:     202641 MISS:      16317 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 180.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     383681
  ROW_BUFFER_MISS:    1898580
  AVG DBUS CONGESTED CYCLE: 6.53
Channel 0 WQ ROW_BUFFER_HIT:     198518
  ROW_BUFFER_MISS:     772850
  FULL:          0
Channel 0 REFRESHES ISSUED:       9777
