<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 13:11:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  162.048MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            311 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            13 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[3]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay Packetiser/UART_Inst/SLICE_230 to Packetiser/UART_Inst/SLICE_226 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_230 to Packetiser/UART_Inst/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 Packetiser/UART_Inst/SLICE_230 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_230.Q1 to *SLICE_1499.B0 Packetiser/UART_Inst/rxClkCount[3]
CTOF_DEL    ---     0.238 *SLICE_1499.B0 to *SLICE_1499.F0 Packetiser/UART_Inst/SLICE_1499
ROUTE         1   e 0.908 *SLICE_1499.F0 to *SLICE_1446.A1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238 *SLICE_1446.A1 to *SLICE_1446.F1 Packetiser/UART_Inst/SLICE_1446
ROUTE        14   e 0.908 *SLICE_1446.F1 to *SLICE_1443.C1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 *SLICE_1443.C1 to *SLICE_1443.F1 Packetiser/UART_Inst/SLICE_1443
ROUTE         5   e 0.908 *SLICE_1443.F1 to  SLICE_1466.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238  SLICE_1466.B0 to  SLICE_1466.F0 SLICE_1466
ROUTE         1   e 0.908  SLICE_1466.F0 to */SLICE_226.D1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 */SLICE_226.D1 to */SLICE_226.F1 Packetiser/UART_Inst/SLICE_226
ROUTE         1   e 0.001 */SLICE_226.F1 to *SLICE_226.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            311 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.584ns delay ipReset to Packetiser/SLICE_330 (5.159ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1440.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1440.D1 to *SLICE_1440.F1 Packetiser/SLICE_1440
ROUTE         2   e 0.908 *SLICE_1440.F1 to *SLICE_1430.A0 Packetiser/N_490
CTOF_DEL    ---     0.238 *SLICE_1430.A0 to *SLICE_1430.F0 Packetiser/SLICE_1430
ROUTE         1   e 0.908 *SLICE_1430.F0 to *SLICE_1502.A0 Packetiser/opTxReady_2_sqmuxa_i_0_0
CTOF_DEL    ---     0.238 *SLICE_1502.A0 to *SLICE_1502.F0 Packetiser/SLICE_1502
ROUTE         1   e 0.908 *SLICE_1502.F0 to *SLICE_330.LSR Packetiser/fb_0 (to ipClk_c)
                  --------
                    5.159   (29.6% logic, 70.4% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_256 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1452.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1452.C1 to *SLICE_1452.F1 Packetiser/SLICE_1452
ROUTE         6   e 0.908 *SLICE_1452.F1 to *SLICE_1465.A1 Packetiser/N_694
CTOF_DEL    ---     0.238 *SLICE_1465.A1 to *SLICE_1465.F1 Packetiser/SLICE_1465
ROUTE         1   e 0.908 *SLICE_1465.F1 to */SLICE_256.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Packetiser/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_257 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1453.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1453.C1 to *SLICE_1453.F1 Packetiser/SLICE_1453
ROUTE         6   e 0.908 *SLICE_1453.F1 to *SLICE_1452.B0 Packetiser/N_695
CTOF_DEL    ---     0.238 *SLICE_1452.B0 to *SLICE_1452.F0 Packetiser/SLICE_1452
ROUTE         1   e 0.908 *SLICE_1452.F0 to */SLICE_257.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_257.B1 to */SLICE_257.F1 Packetiser/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F1 to *SLICE_257.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_258 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1452.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1452.C1 to *SLICE_1452.F1 Packetiser/SLICE_1452
ROUTE         6   e 0.908 *SLICE_1452.F1 to *SLICE_1464.A0 Packetiser/N_694
CTOF_DEL    ---     0.238 *SLICE_1464.A0 to *SLICE_1464.F0 Packetiser/SLICE_1464
ROUTE         1   e 0.908 *SLICE_1464.F0 to */SLICE_258.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Packetiser/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_255 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1452.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1452.C1 to *SLICE_1452.F1 Packetiser/SLICE_1452
ROUTE         6   e 0.908 *SLICE_1452.F1 to *SLICE_1453.A0 Packetiser/N_694
CTOF_DEL    ---     0.238 *SLICE_1453.A0 to *SLICE_1453.F0 Packetiser/SLICE_1453
ROUTE         1   e 0.908 *SLICE_1453.F0 to */SLICE_255.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_255.B1 to */SLICE_255.F1 Packetiser/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F1 to *SLICE_255.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_258 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1452.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1452.C1 to *SLICE_1452.F1 Packetiser/SLICE_1452
ROUTE         6   e 0.908 *SLICE_1452.F1 to *SLICE_1465.A0 Packetiser/N_694
CTOF_DEL    ---     0.238 *SLICE_1465.A0 to *SLICE_1465.F0 Packetiser/SLICE_1465
ROUTE         1   e 0.908 *SLICE_1465.F0 to */SLICE_258.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_258.B1 to */SLICE_258.F1 Packetiser/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F1 to *SLICE_258.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_257 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1452.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1452.C1 to *SLICE_1452.F1 Packetiser/SLICE_1452
ROUTE         6   e 0.908 *SLICE_1452.F1 to *SLICE_1464.A1 Packetiser/N_694
CTOF_DEL    ---     0.238 *SLICE_1464.A1 to *SLICE_1464.F1 Packetiser/SLICE_1464
ROUTE         1   e 0.908 *SLICE_1464.F1 to */SLICE_257.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_257.C0 to */SLICE_257.F0 Packetiser/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_243 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_120.FCI to *SLICE_120.FCO Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 *SLICE_120.FCO to *SLICE_119.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_119.FCI to *SLICE_119.FCO Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.001 *SLICE_119.FCO to *SLICE_118.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *SLICE_118.FCI to */SLICE_118.F1 Packetiser/UART_Inst/SLICE_118
ROUTE         1   e 0.908 */SLICE_118.F1 to */SLICE_243.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_243.A0 to */SLICE_243.F0 Packetiser/UART_Inst/SLICE_243
ROUTE         1   e 0.001 */SLICE_243.F0 to *SLICE_243.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_243 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_120.FCI to *SLICE_120.FCO Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 *SLICE_120.FCO to *SLICE_119.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_119.FCI to *SLICE_119.FCO Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.001 *SLICE_119.FCO to *SLICE_118.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *SLICE_118.FCI to *SLICE_118.FCO Packetiser/UART_Inst/SLICE_118
ROUTE         1   e 0.001 *SLICE_118.FCO to *SLICE_117.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *SLICE_117.FCI to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         1   e 0.908 */SLICE_117.F0 to */SLICE_243.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_243.A1 to */SLICE_243.F1 Packetiser/UART_Inst/SLICE_243
ROUTE         1   e 0.001 */SLICE_243.F1 to *SLICE_243.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_242 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_120.FCI to *SLICE_120.FCO Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 *SLICE_120.FCO to *SLICE_119.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *SLICE_119.FCI to */SLICE_119.F1 Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.908 */SLICE_119.F1 to */SLICE_242.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_242.A0 to */SLICE_242.F0 Packetiser/UART_Inst/SLICE_242
ROUTE         1   e 0.001 */SLICE_242.F0 to *SLICE_242.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_242 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_120.FCI to *SLICE_120.FCO Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 *SLICE_120.FCO to *SLICE_119.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_119.FCI to *SLICE_119.FCO Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.001 *SLICE_119.FCO to *SLICE_118.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *SLICE_118.FCI to */SLICE_118.F0 Packetiser/UART_Inst/SLICE_118
ROUTE         1   e 0.908 */SLICE_118.F0 to */SLICE_242.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_242.A1 to */SLICE_242.F1 Packetiser/UART_Inst/SLICE_242
ROUTE         1   e 0.001 */SLICE_242.F1 to *SLICE_242.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_241 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 *SLICE_120.FCI to */SLICE_120.F1 Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.908 */SLICE_120.F1 to */SLICE_241.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_241.A0 to */SLICE_241.F0 Packetiser/UART_Inst/SLICE_241
ROUTE         1   e 0.001 */SLICE_241.F0 to *SLICE_241.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_241 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_120.FCI to *SLICE_120.FCO Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.001 *SLICE_120.FCO to *SLICE_119.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *SLICE_119.FCI to */SLICE_119.F0 Packetiser/UART_Inst/SLICE_119
ROUTE         1   e 0.908 */SLICE_119.F0 to */SLICE_241.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_241.A1 to */SLICE_241.F1 Packetiser/UART_Inst/SLICE_241
ROUTE         1   e 0.001 */SLICE_241.F1 to *SLICE_241.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_240 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 *SLICE_121.FCI to */SLICE_121.F1 Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.908 */SLICE_121.F1 to */SLICE_240.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_240.A0 to */SLICE_240.F0 Packetiser/UART_Inst/SLICE_240
ROUTE         1   e 0.001 */SLICE_240.F0 to *SLICE_240.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_240 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_121.FCI to *SLICE_121.FCO Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.001 *SLICE_121.FCO to *SLICE_120.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 *SLICE_120.FCI to */SLICE_120.F0 Packetiser/UART_Inst/SLICE_120
ROUTE         1   e 0.908 */SLICE_120.F0 to */SLICE_240.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_240.A1 to */SLICE_240.F1 Packetiser/UART_Inst/SLICE_240
ROUTE         1   e 0.001 */SLICE_240.F1 to *SLICE_240.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_329 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1431.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1431.D1 to *SLICE_1431.F1 Streamer1/SLICE_1431
ROUTE         1   e 0.232 *SLICE_1431.F1 to *SLICE_1431.A0 Streamer1/N_257
CTOF_DEL    ---     0.238 *SLICE_1431.A0 to *SLICE_1431.F0 Streamer1/SLICE_1431
ROUTE         1   e 0.908 *SLICE_1431.F0 to *SLICE_329.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_239 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_122.B0 to *SLICE_122.FCO Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.001 *SLICE_122.FCO to *SLICE_121.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 *SLICE_121.FCI to */SLICE_121.F0 Packetiser/UART_Inst/SLICE_121
ROUTE         1   e 0.908 */SLICE_121.F0 to */SLICE_239.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_239.A1 to */SLICE_239.F1 Packetiser/UART_Inst/SLICE_239
ROUTE         1   e 0.001 */SLICE_239.F1 to *SLICE_239.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Control/SLICE_167 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1437.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1437.D1 to *SLICE_1437.F1 Control/SLICE_1437
ROUTE         5   e 0.232 *SLICE_1437.F1 to *SLICE_1437.A0 Control/opAddress_0_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1437.A0 to *SLICE_1437.F0 Control/SLICE_1437
ROUTE         1   e 0.908 *SLICE_1437.F0 to */SLICE_167.C1 Control/N_633
CTOF_DEL    ---     0.238 */SLICE_167.C1 to */SLICE_167.F1 Control/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F1 to *SLICE_167.DI1 Control/State_nss[1] (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_260 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_206.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         4   e 0.232 */SLICE_206.F0 to */SLICE_206.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_206.B1 to */SLICE_206.F1 Packetiser/SLICE_206
ROUTE         2   e 0.908 */SLICE_206.F1 to */SLICE_260.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_260.A1 to */SLICE_260.F1 Packetiser/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F1 to *SLICE_260.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_259 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1451.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1451.D0 to *SLICE_1451.F0 Packetiser/SLICE_1451
ROUTE         5   e 0.908 *SLICE_1451.F0 to */SLICE_259.A1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2
CTOF_DEL    ---     0.238 */SLICE_259.A1 to */SLICE_259.F1 Packetiser/SLICE_259
ROUTE         1   e 0.232 */SLICE_259.F1 to */SLICE_259.A0 Packetiser/N_8
CTOF_DEL    ---     0.238 */SLICE_259.A0 to */SLICE_259.F0 Packetiser/SLICE_259
ROUTE         1   e 0.001 */SLICE_259.F0 to *SLICE_259.DI0 Packetiser/fb (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_260 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_206.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         4   e 0.232 */SLICE_206.F0 to */SLICE_206.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_206.B1 to */SLICE_206.F1 Packetiser/SLICE_206
ROUTE         2   e 0.908 */SLICE_206.F1 to */SLICE_260.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_260.B0 to */SLICE_260.F0 Packetiser/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_239 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_122.B0 ipReset_c
CTOF1_DEL   ---     0.367 */SLICE_122.B0 to */SLICE_122.F1 Packetiser/UART_Inst/SLICE_122
ROUTE         1   e 0.908 */SLICE_122.F1 to */SLICE_239.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_239.A0 to */SLICE_239.F0 Packetiser/UART_Inst/SLICE_239
ROUTE         1   e 0.001 */SLICE_239.F0 to *SLICE_239.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_103 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_103.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_345 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_206.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to *SLICE_345.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_228 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1445.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1445.C0 to *SLICE_1445.F0 Packetiser/UART_Inst/SLICE_1445
ROUTE         2   e 0.908 *SLICE_1445.F0 to *SLICE_228.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_127 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Packetiser/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to *SLICE_127.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_107 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1455.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1455.C0 to *SLICE_1455.F0 Control/SLICE_1455
ROUTE         5   e 0.908 *SLICE_1455.F0 to *SLICE_107.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_99 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to */SLICE_99.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_129 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Packetiser/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to *SLICE_129.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_227 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1445.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1445.C0 to *SLICE_1445.F0 Packetiser/UART_Inst/SLICE_1445
ROUTE         2   e 0.908 *SLICE_1445.F0 to *SLICE_227.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_101 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_101.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_126 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Packetiser/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to *SLICE_126.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_98 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to */SLICE_98.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_102 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_102.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_328 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_328.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_253 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1446.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1446.C0 to *SLICE_1446.F0 Packetiser/UART_Inst/SLICE_1446
ROUTE         1   e 0.908 *SLICE_1446.F0 to *SLICE_253.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_226 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1461.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1461.A1 to *SLICE_1461.F1 Packetiser/UART_Inst/SLICE_1461
ROUTE         2   e 0.908 *SLICE_1461.F1 to *SLICE_226.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_109 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1455.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1455.C0 to *SLICE_1455.F0 Control/SLICE_1455
ROUTE         5   e 0.908 *SLICE_1455.F0 to *SLICE_109.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_106 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1455.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1455.C0 to *SLICE_1455.F0 Control/SLICE_1455
ROUTE         5   e 0.908 *SLICE_1455.F0 to *SLICE_106.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_110 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1455.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1455.C0 to *SLICE_1455.F0 Control/SLICE_1455
ROUTE         5   e 0.908 *SLICE_1455.F0 to *SLICE_110.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_97 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to */SLICE_97.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_206 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1512.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1512.B0 to *SLICE_1512.F0 Packetiser/SLICE_1512
ROUTE         1   e 0.908 *SLICE_1512.F0 to *SLICE_206.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_100 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_100.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_96 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to */SLICE_96.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_225 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1461.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1461.A1 to *SLICE_1461.F1 Packetiser/UART_Inst/SLICE_1461
ROUTE         2   e 0.908 *SLICE_1461.F1 to *SLICE_225.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_128 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Packetiser/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to *SLICE_128.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_108 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1455.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1455.C0 to *SLICE_1455.F0 Control/SLICE_1455
ROUTE         5   e 0.908 *SLICE_1455.F0 to *SLICE_108.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_104 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_321.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Streamer1/SLICE_321
ROUTE        10   e 0.908 */SLICE_321.F1 to *SLICE_104.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_256 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1447.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1447.D1 to *SLICE_1447.F1 Packetiser/SLICE_1447
ROUTE         1   e 0.908 *SLICE_1447.F1 to */SLICE_256.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_256.B0 to */SLICE_256.F0 Packetiser/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F0 to *SLICE_256.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_265 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1449.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1449.A0 to *SLICE_1449.F0 Packetiser/SLICE_1449
ROUTE         1   e 0.908 *SLICE_1449.F0 to */SLICE_265.D1 Packetiser/txState_srsts_i_0_0_1[5]
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Packetiser/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_255 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1448.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1448.D1 to *SLICE_1448.F1 Packetiser/SLICE_1448
ROUTE         1   e 0.908 *SLICE_1448.F1 to */SLICE_255.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_255.B0 to */SLICE_255.F0 Packetiser/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F0 to *SLICE_255.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_263 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1440.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1440.D1 to *SLICE_1440.F1 Packetiser/SLICE_1440
ROUTE         2   e 0.908 *SLICE_1440.F1 to */SLICE_263.A0 Packetiser/N_490
CTOF_DEL    ---     0.238 */SLICE_263.A0 to */SLICE_263.F0 Packetiser/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_214.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_353 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_353.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_345 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1503.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1503.B0 to *SLICE_1503.F0 Packetiser/SLICE_1503
ROUTE         2   e 0.908 *SLICE_1503.F0 to */SLICE_345.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_347 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_347.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_234 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1443.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1443.B0 to *SLICE_1443.F0 Packetiser/UART_Inst/SLICE_1443
ROUTE         4   e 0.908 *SLICE_1443.F0 to */SLICE_234.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_164 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_164.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_256 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1451.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1451.D0 to *SLICE_1451.F0 Packetiser/SLICE_1451
ROUTE         5   e 0.908 *SLICE_1451.F0 to */SLICE_256.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_219 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1506.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1506.C0 to *SLICE_1506.F0 Packetiser/SLICE_1506
ROUTE         4   e 0.908 *SLICE_1506.F0 to */SLICE_219.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_160 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_160.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_324 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_322.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.C1 to */SLICE_322.F1 Streamer1/SLICE_322
ROUTE         4   e 0.908 */SLICE_322.F1 to */SLICE_324.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_244 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1460.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1460.C1 to *SLICE_1460.F1 Packetiser/UART_Inst/SLICE_1460
ROUTE         4   e 0.908 *SLICE_1460.F1 to */SLICE_244.CE Packetiser/UART_Inst/N_205 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_173 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_173.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1449 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1459.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1459.C1 to *SLICE_1459.F1 Packetiser/UART_Inst/SLICE_1459
ROUTE         1   e 0.908 *SLICE_1459.F1 to *SLICE_1449.CE Packetiser/UART_Inst/N_345 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_177 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_177.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_362 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1504.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1504.C0 to *SLICE_1504.F0 Packetiser/SLICE_1504
ROUTE         4   e 0.908 *SLICE_1504.F0 to */SLICE_362.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_169 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_169.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_210.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_332 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_332.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_223 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_223.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_148 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1437.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1437.D1 to *SLICE_1437.F1 Control/SLICE_1437
ROUTE         5   e 0.908 *SLICE_1437.F1 to */SLICE_148.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_252 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_253.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 Packetiser/UART_Inst/SLICE_253
ROUTE         5   e 0.908 */SLICE_253.F0 to */SLICE_252.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_339 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1505.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1505.C0 to *SLICE_1505.F0 Packetiser/SLICE_1505
ROUTE         4   e 0.908 *SLICE_1505.F0 to */SLICE_339.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_344 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1457.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1457.C1 to *SLICE_1457.F1 Packetiser/SLICE_1457
ROUTE         4   e 0.908 *SLICE_1457.F1 to */SLICE_344.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_358 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1438.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1438.D0 to *SLICE_1438.F0 Control/SLICE_1438
ROUTE         4   e 0.908 *SLICE_1438.F0 to */SLICE_358.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_156 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_156.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_152 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_152.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_326 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_322.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.C1 to */SLICE_322.F1 Streamer1/SLICE_322
ROUTE         4   e 0.908 */SLICE_322.F1 to */SLICE_326.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_175 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_175.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_150 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1437.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1437.D1 to *SLICE_1437.F1 Control/SLICE_1437
ROUTE         5   e 0.908 *SLICE_1437.F1 to */SLICE_150.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_154 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_154.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_331 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_331.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_155 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_155.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_323 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_322.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.C1 to */SLICE_322.F1 Streamer1/SLICE_322
ROUTE         4   e 0.908 */SLICE_322.F1 to */SLICE_323.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_346 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_346.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_158 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_158.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_151 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_151.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_159 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_159.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_176 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_176.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_162 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_162.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_163 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_163.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_166 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_166.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_361 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1504.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1504.C0 to *SLICE_1504.F0 Packetiser/SLICE_1504
ROUTE         4   e 0.908 *SLICE_1504.F0 to */SLICE_361.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_255 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1451.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1451.D0 to *SLICE_1451.F0 Packetiser/SLICE_1451
ROUTE         5   e 0.908 *SLICE_1451.F0 to */SLICE_255.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1451.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1451.D0 to *SLICE_1451.F0 Packetiser/SLICE_1451
ROUTE         5   e 0.908 *SLICE_1451.F0 to */SLICE_258.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_352 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_352.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_236 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1443.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1443.B0 to *SLICE_1443.F0 Packetiser/UART_Inst/SLICE_1443
ROUTE         4   e 0.908 *SLICE_1443.F0 to */SLICE_236.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_208 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_208.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_209.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_179 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_179.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_168 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_168.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_349 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_349.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_212.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_237 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1443.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1443.B0 to *SLICE_1443.F0 Packetiser/UART_Inst/SLICE_1443
ROUTE         4   e 0.908 *SLICE_1443.F0 to */SLICE_237.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_334 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_334.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_355 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_355.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_221 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_221.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_246 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1460.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1460.C1 to *SLICE_1460.F1 Packetiser/UART_Inst/SLICE_1460
ROUTE         4   e 0.908 *SLICE_1460.F1 to */SLICE_246.CE Packetiser/UART_Inst/N_205 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_250 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_253.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 Packetiser/UART_Inst/SLICE_253
ROUTE         5   e 0.908 */SLICE_253.F0 to */SLICE_250.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1440 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to *SLICE_1440.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_342 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1457.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1457.C1 to *SLICE_1457.F1 Packetiser/SLICE_1457
ROUTE         4   e 0.908 *SLICE_1457.F1 to */SLICE_342.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_217 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1506.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1506.C0 to *SLICE_1506.F0 Packetiser/SLICE_1506
ROUTE         4   e 0.908 *SLICE_1506.F0 to */SLICE_217.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_357 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1438.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1438.D0 to *SLICE_1438.F0 Control/SLICE_1438
ROUTE         4   e 0.908 *SLICE_1438.F0 to */SLICE_357.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_253 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1442.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1442.A0 to *SLICE_1442.F0 Packetiser/UART_Inst/SLICE_1442
ROUTE         1   e 0.908 *SLICE_1442.F0 to */SLICE_253.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_247 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1460.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1460.C1 to *SLICE_1460.F1 Packetiser/UART_Inst/SLICE_1460
ROUTE         4   e 0.908 *SLICE_1460.F1 to */SLICE_247.CE Packetiser/UART_Inst/N_205 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_251 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_253.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 Packetiser/UART_Inst/SLICE_253
ROUTE         5   e 0.908 */SLICE_253.F0 to */SLICE_251.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_222 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_222.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_340 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1503.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1503.B0 to *SLICE_1503.F0 Packetiser/SLICE_1503
ROUTE         2   e 0.908 *SLICE_1503.F0 to */SLICE_340.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_343 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1457.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1457.C1 to *SLICE_1457.F1 Packetiser/SLICE_1457
ROUTE         4   e 0.908 *SLICE_1457.F1 to */SLICE_343.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_218 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1506.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1506.C0 to *SLICE_1506.F0 Packetiser/SLICE_1506
ROUTE         4   e 0.908 *SLICE_1506.F0 to */SLICE_218.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_147 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1437.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1437.D1 to *SLICE_1437.F1 Control/SLICE_1437
ROUTE         5   e 0.908 *SLICE_1437.F1 to */SLICE_147.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_337 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1505.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1505.C0 to *SLICE_1505.F0 Packetiser/SLICE_1505
ROUTE         4   e 0.908 *SLICE_1505.F0 to */SLICE_337.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_338 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1505.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1505.C0 to *SLICE_1505.F0 Packetiser/SLICE_1505
ROUTE         4   e 0.908 *SLICE_1505.F0 to */SLICE_338.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_171 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_171.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_360 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1438.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1438.D0 to *SLICE_1438.F0 Control/SLICE_1438
ROUTE         4   e 0.908 *SLICE_1438.F0 to */SLICE_360.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_364 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1504.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1504.C0 to *SLICE_1504.F0 Packetiser/SLICE_1504
ROUTE         4   e 0.908 *SLICE_1504.F0 to */SLICE_364.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_172 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_172.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_213 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_213.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_157 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_157.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_153 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_153.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_333 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_333.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_174 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_174.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_178 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_178.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_224 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_224.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_354 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_354.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_170 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_1466.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1466.B1 to  SLICE_1466.F1 SLICE_1466
ROUTE        16   e 0.908  SLICE_1466.F1 to */SLICE_170.CE Control/N_234_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_359 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1438.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1438.D0 to *SLICE_1438.F0 Control/SLICE_1438
ROUTE         4   e 0.908 *SLICE_1438.F0 to */SLICE_359.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_149 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1437.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1437.D1 to *SLICE_1437.F1 Control/SLICE_1437
ROUTE         5   e 0.908 *SLICE_1437.F1 to */SLICE_149.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_165 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_165.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_161 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1493.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1493.D0 to *SLICE_1493.F0 Control/SLICE_1493
ROUTE        16   e 0.908 *SLICE_1493.F0 to */SLICE_161.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_257 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1451.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1451.D0 to *SLICE_1451.F0 Packetiser/SLICE_1451
ROUTE         5   e 0.908 *SLICE_1451.F0 to */SLICE_257.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o3_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_245 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1460.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1460.C1 to *SLICE_1460.F1 Packetiser/UART_Inst/SLICE_1460
ROUTE         4   e 0.908 *SLICE_1460.F1 to */SLICE_245.CE Packetiser/UART_Inst/N_205 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_216 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1506.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1506.C0 to *SLICE_1506.F0 Packetiser/SLICE_1506
ROUTE         4   e 0.908 *SLICE_1506.F0 to */SLICE_216.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_336 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1505.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1505.C0 to *SLICE_1505.F0 Packetiser/SLICE_1505
ROUTE         4   e 0.908 *SLICE_1505.F0 to */SLICE_336.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_235 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1443.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1443.B0 to *SLICE_1443.F0 Packetiser/UART_Inst/SLICE_1443
ROUTE         4   e 0.908 *SLICE_1443.F0 to */SLICE_235.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_249 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_253.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 Packetiser/UART_Inst/SLICE_253
ROUTE         5   e 0.908 */SLICE_253.F0 to */SLICE_249.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_207.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_211.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_220 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1441.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1441.C1 to *SLICE_1441.F1 Packetiser/SLICE_1441
ROUTE        14   e 0.908 *SLICE_1441.F1 to */SLICE_220.CE Packetiser/N_84_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_341 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1457.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1457.C1 to *SLICE_1457.F1 Packetiser/SLICE_1457
ROUTE         4   e 0.908 *SLICE_1457.F1 to */SLICE_341.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_363 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1504.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1504.C0 to *SLICE_1504.F0 Packetiser/SLICE_1504
ROUTE         4   e 0.908 *SLICE_1504.F0 to */SLICE_363.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_325 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_322.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.C1 to */SLICE_322.F1 Streamer1/SLICE_322
ROUTE         4   e 0.908 */SLICE_322.F1 to */SLICE_325.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_348 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1492.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1492.A0 to *SLICE_1492.F0 Control/SLICE_1492
ROUTE         8   e 0.908 *SLICE_1492.F0 to */SLICE_348.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1444.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1444.C0 to *SLICE_1444.F0 Packetiser/UART_Inst/SLICE_1444
ROUTE         1   e 0.908 *SLICE_1444.F0 to *_Tx_MGIOL.LSR N_216_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_206.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         4   e 0.908 */SLICE_206.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1498.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1498.C0 to *SLICE_1498.F0 Packetiser/UART_Inst/SLICE_1498
ROUTE         1   e 0.908 *SLICE_1498.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1497.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1497.B0 to *SLICE_1497.F0 Packetiser/UART_Inst/SLICE_1497
ROUTE         1   e 0.908 *SLICE_1497.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_1450.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1450.A0 to *SLICE_1450.F0 Packetiser/SLICE_1450
ROUTE         1   e 0.908 *SLICE_1450.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_262 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_262.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_262.D1 to */SLICE_262.F1 Packetiser/SLICE_262
ROUTE         1   e 0.232 */SLICE_262.F1 to */SLICE_262.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 Packetiser/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Streamer1/SLICE_329 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_329.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_329.D1 to */SLICE_329.F1 Streamer1/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Streamer1/N_638
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Streamer1/SLICE_329
ROUTE         1   e 0.001 */SLICE_329.F0 to *SLICE_329.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[0] to Register/SLICE_294 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_294.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_294.C0 to *LICE_294.OFX0 Register/SLICE_294
ROUTE         1   e 0.001 *LICE_294.OFX0 to *SLICE_294.DI0 Register/N_529 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[1] to Register/SLICE_295 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_295.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_295.C0 to *LICE_295.OFX0 Register/SLICE_295
ROUTE         1   e 0.001 *LICE_295.OFX0 to *SLICE_295.DI0 Register/N_530 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[2] to Register/SLICE_296 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_296.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_296.C0 to *LICE_296.OFX0 Register/SLICE_296
ROUTE         1   e 0.001 *LICE_296.OFX0 to *SLICE_296.DI0 Register/N_531 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[3] to Register/SLICE_297 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_297.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_297.C0 to *LICE_297.OFX0 Register/SLICE_297
ROUTE         1   e 0.001 *LICE_297.OFX0 to *SLICE_297.DI0 Register/N_532 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_271 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_271.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_336 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_336.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_1449 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *LICE_1449.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_26 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_26.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_151 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_151.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_275 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_275.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_155 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_155.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_198 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_198.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_218 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_218.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_267 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_267.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_51 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_51.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_341 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_341.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_2 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_2.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_361 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_361.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_6 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_6.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_22 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_159 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_159.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_363 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_363.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_157 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_157.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_161 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_161.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_1 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_1.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_158 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_158.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_162 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_162.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_217 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_217.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_364 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_364.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_29 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_29.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_216 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_216.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_259 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_259.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_266 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_266.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_154 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_154.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_270 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_270.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_5 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_5.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_273 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_273.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_274 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_274.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_25 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_25.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_269 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_269.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_338 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_338.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_4 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_4.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_153 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_153.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_9 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_9.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_54 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_54.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_24 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_321 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_321.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_343 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_343.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_322 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_322.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_339 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_339.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_344 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_344.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_28 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_28.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_53 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_53.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_8 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_8.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_131 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_131.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_132 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_132.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_133 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_133.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_134 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_134.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_135 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_135.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_136 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_136.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_137 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_137.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_138 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_138.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_139 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_139.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_140 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_140.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_141 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_141.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_142 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_142.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_143 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_143.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_144 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_144.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_145 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_145.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_146 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_146.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_313 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to  SLICE_313.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_268 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_268.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_160 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_160.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_7 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_7.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_156 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_156.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_27 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_27.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_272 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_272.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_52 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_52.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_362 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_362.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_205 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_205.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_23 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_152 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_152.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_276 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_276.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_219 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_219.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_337 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_337.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_342 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *SLICE_342.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_3 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *1/SLICE_3.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_330 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_330.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         1   e 0.001 */SLICE_330.F0 to *SLICE_330.DI0 Packetiser/N_85_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_164 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_164.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.C0 to */SLICE_164.F0 Control/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F0 to *SLICE_164.DI0 Control/OutputData_RNO[26] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_166 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_166.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_166.C0 to */SLICE_166.F0 Control/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F0 to *SLICE_166.DI0 Control/OutputData_RNO[30] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_244 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_244.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_244.D0 to */SLICE_244.F0 Packetiser/UART_Inst/SLICE_244
ROUTE         1   e 0.001 */SLICE_244.F0 to *SLICE_244.DI0 Packetiser/UART_Inst/N_343_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_237 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_237.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.C1 to */SLICE_237.F1 Packetiser/UART_Inst/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_238 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_238.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_238.D0 to */SLICE_238.F0 Packetiser/UART_Inst/SLICE_238
ROUTE         1   e 0.001 */SLICE_238.F0 to *SLICE_238.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_235 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_235.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.C1 to */SLICE_235.F1 Packetiser/UART_Inst/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_180 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_180.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Control/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_246 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_246.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_246.D0 to */SLICE_246.F0 Packetiser/UART_Inst/SLICE_246
ROUTE         1   e 0.001 */SLICE_246.F0 to *SLICE_246.DI0 Packetiser/UART_Inst/N_208_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_264 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_264.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 Packetiser/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_180 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_180.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Control/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_163 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_163.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C0 to */SLICE_163.F0 Control/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 Control/OutputData_RNO[24] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_327 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_327.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Streamer1/SLICE_327
ROUTE         1   e 0.001 */SLICE_327.F0 to *SLICE_327.DI0 Streamer1/N_26s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_165 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_165.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C0 to */SLICE_165.F0 Control/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F0 to *SLICE_165.DI0 Control/OutputData_RNO[28] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_206 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_206.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         4   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_247 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_247.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.D0 to */SLICE_247.F0 Packetiser/UART_Inst/SLICE_247
ROUTE         1   e 0.001 */SLICE_247.F0 to *SLICE_247.DI0 Packetiser/UART_Inst/N_212_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_234 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_234.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.C1 to */SLICE_234.F1 Packetiser/UART_Inst/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_236 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_236.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.C1 to */SLICE_236.F1 Packetiser/UART_Inst/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_263 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_263.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_263.D1 to */SLICE_263.F1 Packetiser/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_163 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_163.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C1 to */SLICE_163.F1 Control/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F1 to *SLICE_163.DI1 Control/OutputData_RNO[25] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_248 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_248.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_248.D0 to */SLICE_248.F0 Packetiser/UART_Inst/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_247 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_247.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.C1 to */SLICE_247.F1 Packetiser/UART_Inst/SLICE_247
ROUTE         1   e 0.001 */SLICE_247.F1 to *SLICE_247.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_235 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_235.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.C0 to */SLICE_235.F0 Packetiser/UART_Inst/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_237 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_237.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.C0 to */SLICE_237.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_264 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_264.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_264.D0 to */SLICE_264.F0 Packetiser/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_261 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_261.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_261.D1 to */SLICE_261.F1 Packetiser/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_245 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_245.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.D0 to */SLICE_245.F0 Packetiser/UART_Inst/SLICE_245
ROUTE         1   e 0.001 */SLICE_245.F0 to *SLICE_245.DI0 Packetiser/UART_Inst/N_339_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_340 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_340.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_340.D0 to */SLICE_340.F0 Packetiser/SLICE_340
ROUTE         1   e 0.001 */SLICE_340.F0 to *SLICE_340.DI0 Packetiser/N_132_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_261 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_261.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 Packetiser/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_165 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_165.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C1 to */SLICE_165.F1 Control/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F1 to *SLICE_165.DI1 Control/OutputData_RNO[29] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_245 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_245.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.D1 to */SLICE_245.F1 Packetiser/UART_Inst/SLICE_245
ROUTE         1   e 0.001 */SLICE_245.F1 to *SLICE_245.DI1 Packetiser/UART_Inst/N_337_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_318 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to   SLICE_318.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_318.A0 to   SLICE_318.F0 SLICE_318
ROUTE         1   e 0.001   SLICE_318.F0 to  SLICE_318.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_253 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_253.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 Packetiser/UART_Inst/SLICE_253
ROUTE         5   e 0.001 */SLICE_253.F0 to *SLICE_253.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_322 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_322.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 Streamer1/SLICE_322
ROUTE         1   e 0.001 */SLICE_322.F0 to *SLICE_322.DI0 Streamer1/N_253_i_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_234 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_234.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.C0 to */SLICE_234.F0 Packetiser/UART_Inst/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_345 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_345.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_345.C0 to */SLICE_345.F0 Packetiser/SLICE_345
ROUTE         1   e 0.001 */SLICE_345.F0 to *SLICE_345.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_244 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_244.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_244.D1 to */SLICE_244.F1 Packetiser/UART_Inst/SLICE_244
ROUTE         1   e 0.001 */SLICE_244.F1 to *SLICE_244.DI1 Packetiser/UART_Inst/N_341_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_167 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_167.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_167.D0 to */SLICE_167.F0 Control/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_246 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_246.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_246.D1 to */SLICE_246.F1 Packetiser/UART_Inst/SLICE_246
ROUTE         1   e 0.001 */SLICE_246.F1 to *SLICE_246.DI1 Packetiser/UART_Inst/N_210_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_265 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_265.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D0 to */SLICE_265.F0 Packetiser/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_164 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_164.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.C1 to */SLICE_164.F1 Control/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F1 to *SLICE_164.DI1 Control/OutputData_RNO[27] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_166 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_166.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_166.C1 to */SLICE_166.F1 Control/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F1 to *SLICE_166.DI1 Control/OutputData_RNO[31] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_236 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_236.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.C0 to */SLICE_236.F0 Packetiser/UART_Inst/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_231 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_231.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_232 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_232.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_335 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_335.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_233 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_233.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_351 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_351.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_229 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_229.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_356 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_356.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_230 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_230.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_350 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to */SLICE_350.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMModulated_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *ated_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       210   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_315 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_315.CLK to */SLICE_315.Q0 Register/SLICE_315 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_315.Q0 to *SLICE_1486.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1486.A0 to *SLICE_1486.F0 Register/SLICE_1486
ROUTE         1   e 0.908 *SLICE_1486.F0 to       44.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_315 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_315.CLK to */SLICE_315.Q1 Register/SLICE_315 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_315.Q1 to *SLICE_1487.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1487.A0 to *SLICE_1487.F0 Register/SLICE_1487
ROUTE         1   e 0.908 *SLICE_1487.F0 to       43.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_317 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_317.CLK to */SLICE_317.Q0 Register/SLICE_317 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_317.Q0 to *SLICE_1490.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1490.A0 to *SLICE_1490.F0 Register/SLICE_1490
ROUTE         1   e 0.908 *SLICE_1490.F0 to       38.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_317 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_317.CLK to */SLICE_317.Q1 Register/SLICE_317 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_317.Q1 to *SLICE_1491.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1491.A0 to *SLICE_1491.F0 Register/SLICE_1491
ROUTE         1   e 0.908 *SLICE_1491.F0 to       37.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_314 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_314.CLK to */SLICE_314.Q0 Register/SLICE_314 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_314.Q0 to *SLICE_1484.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1484.A0 to *SLICE_1484.F0 Register/SLICE_1484
ROUTE         1   e 0.908 *SLICE_1484.F0 to       46.PADDO un1_Register_i[32]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_314 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_314.CLK to */SLICE_314.Q1 Register/SLICE_314 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_314.Q1 to *SLICE_1485.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1485.A0 to *SLICE_1485.F0 Register/SLICE_1485
ROUTE         1   e 0.908 *SLICE_1485.F0 to       45.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_316 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_316.CLK to */SLICE_316.Q0 Register/SLICE_316 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_316.Q0 to *SLICE_1488.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1488.A0 to *SLICE_1488.F0 Register/SLICE_1488
ROUTE         1   e 0.908 *SLICE_1488.F0 to       40.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_316 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_316.CLK to */SLICE_316.Q1 Register/SLICE_316 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_316.Q1 to *SLICE_1489.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1489.A0 to *SLICE_1489.F0 Register/SLICE_1489
ROUTE         1   e 0.908 *SLICE_1489.F0 to       39.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 307
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_23.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_24.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_25.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_26.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_27.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_28.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_29.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_51.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_52.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_53.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_54.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_57.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_65.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_73.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_74.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_75.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_76.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_77.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_82.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_83.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_131.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_132.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_133.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_134.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_135.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_136.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_137.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_138.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_139.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_140.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_141.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_142.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_143.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_144.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_145.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_146.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_168.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_169.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_170.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_171.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_172.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_174.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_175.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_176.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWM1/SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_207.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_213.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_261.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_299.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_300.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_301.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_302.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_303.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_304.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_305.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_306.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_307.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_308.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_309.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_310.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_311.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_312.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_313.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_318.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_323.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_324.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_331.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_351.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_352.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_353.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_354.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_355.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_357.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_358.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_359.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_360.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_361.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_362.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_318.F0 to        SLICE_318.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_1.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_2.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_3.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_4.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_5.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_6.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_7.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_8.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     QAM1/SLICE_9.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_25.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_26.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_27.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_28.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_29.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_51.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_52.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_53.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_54.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_117.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_118.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_118.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_119.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_119.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_120.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_120.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_121.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_121.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_122.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_122.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_131.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_132.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_133.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_134.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_135.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_136.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_137.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_138.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_139.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_140.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_141.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_142.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_143.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_144.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_145.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_146.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_151.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_152.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_153.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_154.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_155.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_156.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_157.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_158.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_159.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_160.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_161.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_162.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_163.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_163.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_164.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_164.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_165.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_165.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_166.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_166.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_167.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_180.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_180.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_198.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_205.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_206.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_216.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_217.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_218.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_219.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_229.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_230.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_231.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_232.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_233.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_234.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_234.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_235.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_235.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_236.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_236.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_237.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_237.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_238.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_239.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_239.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_240.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_240.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_241.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_241.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_242.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_242.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_243.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_243.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_244.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_244.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_245.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_245.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_246.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_246.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_247.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_247.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_248.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_253.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_259.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_260.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_261.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_261.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_262.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_263.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_264.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_264.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_265.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_266.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_267.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_268.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_269.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_270.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_271.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_272.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_273.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_274.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_275.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_276.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_313.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_318.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_321.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_321.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_322.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_322.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_322.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_327.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_329.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_329.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_330.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_335.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_336.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_337.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_338.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_339.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_340.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_341.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_342.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_343.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_344.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_345.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_345.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_350.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_351.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_356.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_361.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_362.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_363.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_364.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1431.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1437.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1438.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1440.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1441.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1442.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1443.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1444.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1445.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1446.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1447.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1448.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1449.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to tiser/SLICE_1449.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1450.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1451.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1452.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1453.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1455.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1455.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1457.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1459.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1460.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1461.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1466.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1492.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1493.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1497.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1498.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1501.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1503.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1504.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1505.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1506.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1507.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1509.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1512.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns egister/SLICE_314.Q0 to gister/SLICE_1484.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_314.Q1 to gister/SLICE_1485.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_315.Q0 to gister/SLICE_1486.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_315.Q1 to gister/SLICE_1487.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_316.Q0 to gister/SLICE_1488.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_316.Q1 to gister/SLICE_1489.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_317.Q0 to gister/SLICE_1490.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_317.Q1 to gister/SLICE_1491.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_297.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_296.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_295.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_294.C0 ipBtn_c[0]
  e 0.908ns gister/SLICE_1484.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.908ns gister/SLICE_1485.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1486.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1487.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1488.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1489.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1490.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1491.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13987 paths, 1 nets, and 13409 connections (97.33% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 13:11:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_228 to Packetiser/UART_Inst/SLICE_228 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_228 to Packetiser/UART_Inst/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_228.CLK to */SLICE_228.Q0 Packetiser/UART_Inst/SLICE_228 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_228.Q0 to */SLICE_228.B1 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059 */SLICE_228.B1 to */SLICE_228.F1 Packetiser/UART_Inst/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F1 to *SLICE_228.DI1 Packetiser/UART_Inst/un1_BitsSent_3_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 307
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_318.F0 to        SLICE_318.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_1.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_2.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_3.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_4.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_5.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_6.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_7.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_8.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     QAM1/SLICE_9.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_25.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_26.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_27.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_28.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_29.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_51.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_52.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_53.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_54.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_117.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_118.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_118.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_119.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_119.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_120.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_120.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_121.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_121.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_122.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_122.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_131.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_132.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_133.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_134.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_135.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_136.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_137.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_138.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_139.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_140.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_141.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_142.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_143.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_144.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_145.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_146.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_151.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_152.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_153.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_154.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_155.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_156.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_157.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_158.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_159.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_160.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_161.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_162.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_163.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_163.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_164.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_164.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_165.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_165.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_166.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_166.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_167.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_180.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_180.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_198.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_205.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_206.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_216.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_217.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_218.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_219.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_229.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_230.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_231.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_232.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_233.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_234.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_234.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_235.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_235.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_236.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_236.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_237.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_237.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_238.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_239.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_239.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_240.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_240.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_241.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_241.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_242.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_242.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_243.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_243.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_244.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_244.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_245.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_245.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_246.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_246.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_247.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_247.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_248.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_253.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_259.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_260.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_261.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_261.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_262.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_263.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_264.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_264.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_265.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_266.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_267.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_268.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_269.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_270.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_271.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_272.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_273.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_274.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_275.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_276.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_313.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_318.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_321.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_321.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_322.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_322.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_322.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_327.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_329.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_329.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_330.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_335.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_336.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_337.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_338.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_339.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_340.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_341.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_342.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_343.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_344.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_345.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_345.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_350.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_351.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_356.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_361.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_362.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_363.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_364.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1431.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1437.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1438.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1440.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1441.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1442.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1443.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1444.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1445.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1446.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1447.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1448.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1449.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to tiser/SLICE_1449.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1450.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1451.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1452.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1453.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1455.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1455.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1457.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1459.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1460.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1461.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1466.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1492.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1493.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1497.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1498.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1501.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1503.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1504.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1505.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1506.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1507.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1509.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1512.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns egister/SLICE_314.Q0 to gister/SLICE_1484.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_314.Q1 to gister/SLICE_1485.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_315.Q0 to gister/SLICE_1486.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_315.Q1 to gister/SLICE_1487.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_316.Q0 to gister/SLICE_1488.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_316.Q1 to gister/SLICE_1489.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_317.Q0 to gister/SLICE_1490.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_317.Q1 to gister/SLICE_1491.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_297.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_296.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_295.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_294.C0 ipBtn_c[0]
  e 0.450ns gister/SLICE_1484.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.450ns gister/SLICE_1485.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1486.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1487.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1488.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1489.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1490.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1491.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13987 paths, 1 nets, and 13538 connections (98.27% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
