Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun  9 16:48:24 2023
| Host         : Yasantha-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            5 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------+-----------------------------------+------------------+----------------+
|                      Clock Signal                     | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------+-----------------------------------+------------------+----------------+
|  Register_Bank/Decoder_3_to_8_0/Decoder_2_to_4_0/E[0] |               | Reset_IBUF                        |                1 |              3 |
|  Program_Counter/E[0]                                 |               | Reset_IBUF                        |                1 |              3 |
|  Program_Counter/led_OBUF[1]                          |               | Program_Counter/InstructionBus[2] |                1 |              3 |
|  Slow_Clock/Slow_Clk_out                              |               |                                   |                1 |              3 |
|  Clk_In_IBUF_BUFG                                     |               |                                   |                1 |              3 |
|  Clk_In_IBUF_BUFG                                     |               | Slow_Clock/count[31]_i_1_n_0      |                8 |             31 |
+-------------------------------------------------------+---------------+-----------------------------------+------------------+----------------+


