Complete a module of an 8 bit adder using verilog in gate level. The datapath is shown in the picture.Here's the imcomplete verilog code: 
 ```verilog
module verified_adder_8bit(
    input [7:0] a, b, 
    input cin, output [7:0] sum, 
    output SUM,
```
Please complete the above verilog code.