<profile>

<section name = "Vitis HLS Report for 'detect_and_recognize_Pipeline_VITIS_LOOP_147_2'" level="0">
<item name = "Date">Mon May  5 05:08:32 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls_design_output</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.558 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 2405, 40.000 ns, 24.050 us, 4, 2405, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_147_2">2, 2402, 3, 3, 1, 0 ~ 800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 42, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 96, -</column>
<column name="Register">-, -, 109, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_8_1_1_U1">sparsemux_17_3_8_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln147_1_fu_343_p2">+, 0, 0, 28, 21, 11</column>
<column name="add_ln147_2_fu_353_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln147_fu_263_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln148_fu_273_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln147_1_fu_358_p2">icmp, 0, 0, 13, 10, 7</column>
<column name="icmp_ln147_fu_257_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln7_fu_348_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="select_ln147_fu_363_p3">select, 0, 0, 10, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_228_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="phi_mul_fu_98">9, 2, 21, 42</column>
<column name="phi_urem_fu_94">9, 2, 10, 20</column>
<column name="x_fu_102">9, 2, 10, 20</column>
<column name="x_out">14, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_224">1, 0, 1, 0</column>
<column name="add_ln147_reg_426">10, 0, 10, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="icmp_ln147_reg_422">1, 0, 1, 0</column>
<column name="phi_mul_fu_98">21, 0, 21, 0</column>
<column name="phi_mul_load_reg_471">21, 0, 21, 0</column>
<column name="phi_urem_fu_94">10, 0, 10, 0</column>
<column name="phi_urem_load_reg_411">10, 0, 10, 0</column>
<column name="pixel_reg_476">8, 0, 8, 0</column>
<column name="x_1_reg_417">10, 0, 10, 0</column>
<column name="x_fu_102">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, detect_and_recognize_Pipeline_VITIS_LOOP_147_2, return value</column>
<column name="phi_mul3">in, 16, ap_none, phi_mul3, scalar</column>
<column name="frame_0_Addr_A">out, 32, bram, frame_0, array</column>
<column name="frame_0_EN_A">out, 1, bram, frame_0, array</column>
<column name="frame_0_WEN_A">out, 1, bram, frame_0, array</column>
<column name="frame_0_Din_A">out, 8, bram, frame_0, array</column>
<column name="frame_0_Dout_A">in, 8, bram, frame_0, array</column>
<column name="frame_1_Addr_A">out, 32, bram, frame_1, array</column>
<column name="frame_1_EN_A">out, 1, bram, frame_1, array</column>
<column name="frame_1_WEN_A">out, 1, bram, frame_1, array</column>
<column name="frame_1_Din_A">out, 8, bram, frame_1, array</column>
<column name="frame_1_Dout_A">in, 8, bram, frame_1, array</column>
<column name="frame_2_Addr_A">out, 32, bram, frame_2, array</column>
<column name="frame_2_EN_A">out, 1, bram, frame_2, array</column>
<column name="frame_2_WEN_A">out, 1, bram, frame_2, array</column>
<column name="frame_2_Din_A">out, 8, bram, frame_2, array</column>
<column name="frame_2_Dout_A">in, 8, bram, frame_2, array</column>
<column name="frame_3_Addr_A">out, 32, bram, frame_3, array</column>
<column name="frame_3_EN_A">out, 1, bram, frame_3, array</column>
<column name="frame_3_WEN_A">out, 1, bram, frame_3, array</column>
<column name="frame_3_Din_A">out, 8, bram, frame_3, array</column>
<column name="frame_3_Dout_A">in, 8, bram, frame_3, array</column>
<column name="frame_4_Addr_A">out, 32, bram, frame_4, array</column>
<column name="frame_4_EN_A">out, 1, bram, frame_4, array</column>
<column name="frame_4_WEN_A">out, 1, bram, frame_4, array</column>
<column name="frame_4_Din_A">out, 8, bram, frame_4, array</column>
<column name="frame_4_Dout_A">in, 8, bram, frame_4, array</column>
<column name="frame_5_Addr_A">out, 32, bram, frame_5, array</column>
<column name="frame_5_EN_A">out, 1, bram, frame_5, array</column>
<column name="frame_5_WEN_A">out, 1, bram, frame_5, array</column>
<column name="frame_5_Din_A">out, 8, bram, frame_5, array</column>
<column name="frame_5_Dout_A">in, 8, bram, frame_5, array</column>
<column name="frame_6_Addr_A">out, 32, bram, frame_6, array</column>
<column name="frame_6_EN_A">out, 1, bram, frame_6, array</column>
<column name="frame_6_WEN_A">out, 1, bram, frame_6, array</column>
<column name="frame_6_Din_A">out, 8, bram, frame_6, array</column>
<column name="frame_6_Dout_A">in, 8, bram, frame_6, array</column>
<column name="frame_7_Addr_A">out, 32, bram, frame_7, array</column>
<column name="frame_7_EN_A">out, 1, bram, frame_7, array</column>
<column name="frame_7_WEN_A">out, 1, bram, frame_7, array</column>
<column name="frame_7_Din_A">out, 8, bram, frame_7, array</column>
<column name="frame_7_Dout_A">in, 8, bram, frame_7, array</column>
<column name="x_out">out, 10, ap_vld, x_out, pointer</column>
<column name="x_out_ap_vld">out, 1, ap_vld, x_out, pointer</column>
</table>
</item>
</section>
</profile>
