// Seed: 4178692907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8, id_9;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
    , id_22,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wor id_5,
    input wor id_6
    , id_23,
    input tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wor id_14,
    output supply0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output supply1 id_19,
    input wire id_20
);
  always id_15.id_3 = id_6;
  module_0(
      id_22, id_23, id_23, id_22, id_22, id_23, id_22
  );
  assign id_23 = 1;
  wire id_24, id_25, id_26, id_27;
endmodule
