<profile>

<ReportVersion>
<Version>2022.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>solve_NTRU_all_1</TopModelName>
<TargetClockPeriod>100.00</TargetClockPeriod>
<ClockUncertainty>27.00</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>72.829</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_1487_1>
<TripCount>209</TripCount>
<Latency>418</Latency>
<AbsoluteTimeLatency>41800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1487_1>
<VITIS_LOOP_1487_1>
<TripCount>209</TripCount>
<Latency>418</Latency>
<AbsoluteTimeLatency>41800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1487_1>
<VITIS_LOOP_4631_1>
<TripCount>2</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_779_1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_779_1>
<VITIS_LOOP_4640_2>
<TripCount>256</TripCount>
<Latency>
<range>
<min>4096</min>
<max>217088</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>409600</min>
<max>21708800</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>16</min>
<max>848</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4640_2>
</VITIS_LOOP_4631_1>
<Loop4>
<TripCount>4096</TripCount>
<Latency>8193</Latency>
<AbsoluteTimeLatency>819300</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop4>
<Loop5>
<TripCount>4096</TripCount>
<Latency>8193</Latency>
<AbsoluteTimeLatency>819300</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop5>
<VITIS_LOOP_4664_3>
<TripCount>2</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_4694_4>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4694_4>
<VITIS_LOOP_1407_1>
<TripCount>512</TripCount>
<Latency>1536</Latency>
<AbsoluteTimeLatency>153600</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1407_1>
<VITIS_LOOP_1407_1>
<TripCount>512</TripCount>
<Latency>1536</Latency>
<AbsoluteTimeLatency>153600</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1407_1>
<VITIS_LOOP_4664_3.4>
<TripCount>2048</TripCount>
<Latency>4095</Latency>
<AbsoluteTimeLatency>409500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4664_3.4>
<VITIS_LOOP_4664_3.5>
<TripCount>2048</TripCount>
<Latency>4095</Latency>
<AbsoluteTimeLatency>409500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4664_3.5>
<VITIS_LOOP_4664_3.6>
<TripCount>2048</TripCount>
<Latency>4095</Latency>
<AbsoluteTimeLatency>409500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4664_3.6>
<VITIS_LOOP_4729_6>
<TripCount>256</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>102400</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4729_6>
<VITIS_LOOP_4775_7>
<TripCount>256</TripCount>
<Latency>1792</Latency>
<AbsoluteTimeLatency>179200</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4775_7>
<VITIS_LOOP_4801_8>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>102400</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4801_8>
</VITIS_LOOP_4664_3>
<Loop7>
<TripCount>4096</TripCount>
<Latency>8193</Latency>
<AbsoluteTimeLatency>819300</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop7>
<Loop8>
<TripCount>8192</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>1638500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop8>
<Loop9>
<TripCount>16384</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>3276900</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop9>
<VITIS_LOOP_480_1>
<TripCount>256</TripCount>
<Latency>3840</Latency>
<AbsoluteTimeLatency>384000</AbsoluteTimeLatency>
<IterationLatency>15</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_480_1>
<VITIS_LOOP_225_1>
<TripCount>256</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>409600</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_225_1>
<VITIS_LOOP_580_1>
<TripCount>256</TripCount>
<Latency>2560</Latency>
<AbsoluteTimeLatency>256000</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_580_1>
<VITIS_LOOP_4901_9>
<TripCount>
<range>
<min>1</min>
<max>512</max>
</range>
</TripCount>
<Latency>
<range>
<min>7</min>
<max>3585</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>700</min>
<max>358500</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4901_9>
<VITIS_LOOP_464_1>
<TripCount>512</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_464_1>
<VITIS_LOOP_464_1>
<TripCount>512</TripCount>
<Latency>2560</Latency>
<AbsoluteTimeLatency>256000</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_464_1>
<Loop16>
<TripCount>8192</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>1638500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop16>
<VITIS_LOOP_4932_10>
<TripCount>512</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>409600</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4932_10>
<VITIS_LOOP_4980_11>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>102400</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4980_11>
<VITIS_LOOP_4990_12>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_4990_12>
<VITIS_LOOP_5000_13>
<TripCount>512</TripCount>
<Latency>3072</Latency>
<AbsoluteTimeLatency>307200</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5000_13>
<Loop21>
<TripCount>8192</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>1638500</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop21>
<VITIS_LOOP_5052_14>
<TripCount>1023</TripCount>
<Latency>3069</Latency>
<AbsoluteTimeLatency>306900</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5052_14>
<VITIS_LOOP_5062_15>
<TripCount>1024</TripCount>
<Latency>3072</Latency>
<AbsoluteTimeLatency>307200</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5062_15>
<VITIS_LOOP_5075_16>
<TripCount>1023</TripCount>
<Latency>3069</Latency>
<AbsoluteTimeLatency>306900</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5075_16>
<VITIS_LOOP_5085_17>
<TripCount>1024</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>409600</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5085_17>
<VITIS_LOOP_5104_18>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5104_18>
<VITIS_LOOP_5128_19>
<TripCount>1024</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>512000</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5128_19>
<Loop28>
<TripCount>4096</TripCount>
<Latency>8193</Latency>
<AbsoluteTimeLatency>819300</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop28>
<VITIS_LOOP_5139_20>
<TripCount>1024</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>512000</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5139_20>
<VITIS_LOOP_248_1>
<TripCount>512</TripCount>
<Latency>7680</Latency>
<AbsoluteTimeLatency>768000</AbsoluteTimeLatency>
<IterationLatency>15</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_248_1>
<VITIS_LOOP_5150_21>
<TripCount>1024</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>409600</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5150_21>
<VITIS_LOOP_5168_22>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5168_22>
<VITIS_LOOP_5175_23>
<TripCount>1024</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>409600</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5175_23>
<VITIS_LOOP_5186_24>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>204800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5186_24>
<Loop35>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>3</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>300</min>
<max>-100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop35>
<Loop36>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>3</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>300</min>
<max>-100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop36>
<Loop37>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>3</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>300</min>
<max>-100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop37>
<Loop38>
<TripCount>undef</TripCount>
<Latency>
<range>
<min>3</min>
<max>-1</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>300</min>
<max>-100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop38>
<solve_NTRU_intermediate_loop1>
<TripCount>
<range>
<min>2</min>
<max>308</max>
</range>
</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_779_1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_779_1>
<solve_NTRU_intermediate_loop11>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>16</min>
<max>848</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop11>
</solve_NTRU_intermediate_loop1>
<solve_NTRU_intermediate_loop2>
<TripCount>
<range>
<min>2</min>
<max>308</max>
</range>
</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<solve_NTRU_intermediate_loop21>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop21>
<VITIS_LOOP_779_1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_779_1>
<solve_NTRU_intermediate_loop22>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>16</min>
<max>848</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop22>
<solve_NTRU_intermediate_loop23>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop23>
<solve_NTRU_intermediate_loop24>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop24>
</solve_NTRU_intermediate_loop2>
<VITIS_LOOP_225_1>
<TripCount>
<range>
<min>0</min>
<max>102</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>1530</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>153000</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>15</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_225_1>
<VITIS_LOOP_546_1>
<TripCount>
<range>
<min>0</min>
<max>186</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>372</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>37200</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_546_1>
<VITIS_LOOP_546_1>
<TripCount>
<range>
<min>0</min>
<max>186</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>372</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>37200</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_546_1>
<solve_NTRU_intermediate_loop3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_532_1>
<TripCount>
<range>
<min>0</min>
<max>186</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>744</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>74400</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_532_1>
<VITIS_LOOP_580_1>
<TripCount>
<range>
<min>0</min>
<max>102</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>816</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>81600</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_580_1>
<VITIS_LOOP_5623_25>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_5623_25>
<solve_NTRU_intermediate_loop31>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop31>
</solve_NTRU_intermediate_loop3>
<solve_NTRU_intermediate_loop4>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<InstanceList>
</InstanceList>
<solve_NTRU_intermediate_loop41>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop41>
<solve_NTRU_intermediate_loop42>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop42>
</solve_NTRU_intermediate_loop4>
<solve_NTRU_intermediate_loop5>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>9</min>
<max>1673</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<solve_NTRU_intermediate_loop5.1>
<TripCount>
<range>
<min>4</min>
<max>836</max>
</range>
</TripCount>
<Latency>
<range>
<min>7</min>
<max>1671</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>700</min>
<max>167100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop5.1>
<solve_NTRU_intermediate_loop5.2>
<TripCount>
<range>
<min>4</min>
<max>836</max>
</range>
</TripCount>
<Latency>
<range>
<min>7</min>
<max>1671</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>700</min>
<max>167100</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</solve_NTRU_intermediate_loop5.2>
</solve_NTRU_intermediate_loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>40</BRAM_18K>
<DSP>816</DSP>
<FF>47256</FF>
<LUT>109184</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>solve_NTRU_all.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>f_address0</name>
<Object>f</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>f_ce0</name>
<Object>f</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>f_q0</name>
<Object>f</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>g_address0</name>
<Object>g</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>g_ce0</name>
<Object>g</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>g_q0</name>
<Object>g</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>depth_offset</name>
<Object>depth_offset</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_address0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_ce0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_we0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_d0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_q0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_address1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_ce1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_we1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_d1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_q1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read</name>
<Object>p_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
