#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 18 21:59:35 2022
# Process ID: 20312
# Current directory: D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1062.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_fifo_mm_s_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_fifo_mm_s_0_0' (1#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_0' of module 'design_1_axi_fifo_mm_s_0_0' has 26 connections declared, but only 24 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_fifo_mm_s_1_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_fifo_mm_s_1_0' (2#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_1' of module 'design_1_axi_fifo_mm_s_1_0' has 32 connections declared, but only 29 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:260]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (3#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:522]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (4#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1211]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1343]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (5#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1343]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1475]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (6#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1475]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1607]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (8#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1607]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1170]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1170]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:1170]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (10#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:522]
INFO: [Synth 8-6157] synthesizing module 'design_1_myI2STx_v1_0_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myI2STx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myI2STx_v1_0_0_0' (11#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myI2STx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_myPrescaler_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myPrescaler_0_0' (12#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_myPrescaler_1_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myPrescaler_1_0' (13#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mySPIRxTx_v1_0_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_mySPIRxTx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mySPIRxTx_v1_0_0_0' (14#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_mySPIRxTx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (15#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:448]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:448]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:448]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:448]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (16#1) [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/.Xil/Vivado-20312-DESKTOP-D4Q528Q/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:456]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:456]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:456]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-7071] port 'RGBLED_tri_i' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:152]
WARNING: [Synth 8-7071] port 'RGBLED_tri_o' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:152]
WARNING: [Synth 8-7071] port 'RGBLED_tri_t' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:152]
WARNING: [Synth 8-7023] instance 'design_1_i' of module 'design_1' has 33 connections declared, but only 30 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:152]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TOP' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/HDMI_TOP.v:4]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/display_clocks.v:5]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (18#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (19#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (20#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/display_clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/display_timings.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
	Parameter H_STA bound to: 32'sb11111111111111111111111010001110 
	Parameter HS_STA bound to: 32'sb11111111111111111111111011111100 
	Parameter HS_END bound to: 32'sb11111111111111111111111100100100 
	Parameter HA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter HA_END bound to: 32'sb00000000000000000000010011111111 
	Parameter V_STA bound to: 32'sb11111111111111111111111111100010 
	Parameter VS_STA bound to: 32'sb11111111111111111111111111100111 
	Parameter VS_END bound to: 32'sb11111111111111111111111111101100 
	Parameter VA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter VA_END bound to: 32'sb00000000000000000000001011001111 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (21#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/display_timings.v:5]
INFO: [Synth 8-6157] synthesizing module 'gfx' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'numberdisplay' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/numberdisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'number1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number1.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000001000100010001000000000000000000000000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number1' (22#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number1.sv:5]
WARNING: [Synth 8-7071] port 'i_number' of module 'number1' is unconnected for instance 'num1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/numberdisplay.v:74]
WARNING: [Synth 8-7023] instance 'num1' of module 'number1' has 10 connections declared, but only 9 given [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/numberdisplay.v:74]
INFO: [Synth 8-6157] synthesizing module 'number2' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number2.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number2' (23#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number2.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number3' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number3.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number3' (24#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number3.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number4' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number4.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000100010001000100010001000100010001000100000000000000000000000000010001000100010001000100010001000100010000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number4' (25#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number4.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number5' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number5.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000000000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number5' (26#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number5.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number6' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number6.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number6' (27#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number6.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number7' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number7.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number7' (28#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number7.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number8' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number8.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number8' (29#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number9' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number9.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number9' (30#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/number9.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'numberdisplay' (31#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/numberdisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'sprite_compositor' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/sprite_compositor.v:5]
	Parameter palette_colors bound to: 168'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111111111110000000000000000000000001111111100000000000000000000000011111111 
	Parameter palette_colors_second bound to: 96'b000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000011001100110000000000000000000000000000000000000000000000000000001100110011000000000000000000000000000000000000000000010000000000110011001100000000000100000000000000000000000000000001000000000011001100110000000000010000000000000000000000000000001100000011001100110011001100000011000000000000000000010000000000110010001100110011001100110010001100000000000100000001000000000011001000110011001100110011001000110000000000010000001100000000001100110011000100110001001100110011000000000011000000110000000000110011001100010011000100110011001100000000001100000011000000110011001100110011001100110011001100110011000000110000001100110011001100110001001100110011000100110011001100110011000000110011001100000001000100110011001100010001000000110011001100000011001100000000000100010000001100000001000100000000001100110000001100000000000000000000000000110000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'sprite_compositor' (32#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/sprite_compositor.v:5]
INFO: [Synth 8-6157] synthesizing module 'projectile' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/projectile.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 196'b0000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 
INFO: [Synth 8-6155] done synthesizing module 'projectile' (33#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/projectile.sv:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_compositor_2' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/sprite_compositor_2.v:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111100000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000001000100010001000100010001000100010001000000000000000000000001000100010010001000010001000100010010001000010000000000000000000100010010001000100010000100010010001000100010000000000000000000010001001000100011001100010001001000100011001100000000000000010001000100100010001100110001000100100010001100110001000000000001000100010001001000100001000100010001001000100001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000100010001000100010001000100010001000100010001000000000001000100010001000100010001000100010001000100010001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000000010001000100000000000100010001000000010001000000000001000000000000000100010000000000010001000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'sprite_compositor_2' (34#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/sprite_compositor_2.v:5]
INFO: [Synth 8-6157] synthesizing module 'enemy_projectile' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/enemy_projectile.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110010000100000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 196'b0000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 
INFO: [Synth 8-6155] done synthesizing module 'enemy_projectile' (35#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/enemy_projectile.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (36#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'HDMI_generator' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_HDMI' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A1 [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:69]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A0 [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:74]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B1 [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:81]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B0 [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_HDMI' (37#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (38#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (39#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (39#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (40#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_generator' (41#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (42#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TOP' (43#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/HDMI_TOP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (44#1) [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.238 ; gain = 10.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.238 ; gain = 10.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.238 ; gain = 10.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1073.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0_in_context.xdc] for cell 'design_1_i/myPrescaler_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0_in_context.xdc] for cell 'design_1_i/myPrescaler_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_1'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_1'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0_in_context.xdc] for cell 'design_1_i/mySPIRxTx_v1_0_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0_in_context.xdc] for cell 'design_1_i/mySPIRxTx_v1_0_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0_in_context.xdc] for cell 'design_1_i/myI2STx_v1_0_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0_in_context.xdc] for cell 'design_1_i/myI2STx_v1_0_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0_in_context.xdc] for cell 'design_1_i/myPrescaler_1'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0_in_context.xdc] for cell 'design_1_i/myPrescaler_1'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/finalproject_2/finalproject_2.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Xilinx/finalproject_2/finalproject_2.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/finalproject_2/finalproject_2.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1192.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1192.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myPrescaler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_fifo_mm_s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mySPIRxTx_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myI2STx_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myPrescaler_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'enemy_2_enable_reg' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'enemy_3_enable_reg' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'enemy_1_enable_reg' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'player_attacked_reg' [D:/Xilinx/finalproject_2/finalproject_2.srcs/sources_1/new/gfx_inst.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 30    
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 7     
	   3 Input   16 Bit       Adders := 30    
	   8 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  10 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 12    
	  16 Input    2 Bit        Muxes := 31    
	   2 Input    2 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 61    
	   2 Input    1 Bit        Muxes := 30    
	   7 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1192.426 ; gain = 129.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.789 ; gain = 156.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1230.426 ; gain = 167.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:RGBLED_tri_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_axi_fifo_mm_s_0_0      |         1|
|4     |design_1_axi_fifo_mm_s_1_0      |         1|
|5     |design_1_axi_gpio_0_0           |         1|
|6     |design_1_myI2STx_v1_0_0_0       |         1|
|7     |design_1_myPrescaler_0_0        |         1|
|8     |design_1_myPrescaler_1_0        |         1|
|9     |design_1_mySPIRxTx_v1_0_0_0     |         1|
|10    |design_1_proc_sys_reset_0_0     |         1|
|11    |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     1|
|2     |design_1_axi_fifo_mm_s_0      |     1|
|3     |design_1_axi_fifo_mm_s_1      |     1|
|4     |design_1_axi_gpio_0           |     1|
|5     |design_1_myI2STx_v1_0_0       |     1|
|6     |design_1_myPrescaler_0        |     1|
|7     |design_1_myPrescaler_1        |     1|
|8     |design_1_mySPIRxTx_v1_0_0     |     1|
|9     |design_1_proc_sys_reset_0     |     1|
|10    |design_1_processing_system7_0 |     1|
|11    |design_1_xbar                 |     1|
|12    |BUFG                          |     3|
|13    |CARRY4                        |   280|
|14    |LUT1                          |   329|
|15    |LUT2                          |   662|
|16    |LUT3                          |    42|
|17    |LUT4                          |   366|
|18    |LUT5                          |    60|
|19    |LUT6                          |   193|
|20    |MMCME2_BASE                   |     1|
|21    |MUXF7                         |    15|
|22    |MUXF8                         |     1|
|23    |OSERDESE2                     |     8|
|25    |FDPE                          |     3|
|26    |FDRE                          |   253|
|27    |FDSE                          |    40|
|28    |LD                            |     4|
|29    |IBUF                          |     6|
|30    |OBUF                          |    16|
|31    |OBUFDS                        |     4|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.730 ; gain = 173.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1235.730 ; gain = 54.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.730 ; gain = 173.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1243.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1251.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.285 ; gain = 188.781
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/finalproject_2/finalproject_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 22:00:11 2022...
