
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Parsing Verilog input from `/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v' to AST representation.
verilog frontend filename /home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv
Parsing SystemVerilog input from `/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv' to AST representation.
verilog frontend filename /home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv
Storing AST representation for module `$abstract\accelerator'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

5.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

5.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\accelerator'.
Generating RTLIL representation for module `\accelerator'.
Warning: Replacing memory \B_v with list of registers. See /home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31
Warning: Replacing memory \A_v with list of registers. See /home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31

5.4.4. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:     \accelerator

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.

5.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \accelerator

5.4.8. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \accelerator
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\accelerator'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 10 unused modules.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3188'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3188'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
Found and cleaned up 6 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2616'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2616'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7382$2490'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7363$2489'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7348$2488'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7539$1548'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7521$1538'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1528'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1518'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1192'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5724$1191'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5708$1176'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1175'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5684$1160'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5676$1159'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1144'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5652$1143'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5314$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5306$1120'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5298$1119'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$895'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Cleaned up 71 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314 in module picorv32_pcpi_mul.
Marked 4 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233 in module picorv32_pcpi_div.
Removed 1 dead cases from process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217 in module accelerator.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217 in module accelerator.
Removed 1 dead cases from process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214 in module accelerator.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214 in module accelerator.
Marked 4 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193 in module accelerator.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191 in module accelerator.
Marked 41 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2954 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2919 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 48 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2649 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Removed 2 dead cases from process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462 in module colorlight_i5.
Marked 65 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303 in module colorlight_i5.
Removed a total of 4 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 107 redundant assignments.
Promoted 1044 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$2481'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$2480'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$2479'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$2478'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$2477'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$2476'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$2475'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$2474'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$2473'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$2472'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2252$2471'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$2470'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$2469'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$2468'.
  Set init value: \wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$2467'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$2466'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2465'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2464'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$2463'.
  Set init value: \wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2239$2462'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$2461'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2460'.
  Set init value: \wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2459'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2235$2458'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2234$2457'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2228$2455'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$2454'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$2453'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$2452'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$2451'.
  Set init value: \t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$2450'.
  Set init value: \t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$2449'.
  Set init value: \t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2448'.
  Set init value: \t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$2447'.
  Set init value: \t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$2446'.
  Set init value: \t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2445'.
  Set init value: \storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$2443'.
  Set init value: \start_csr_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$2442'.
  Set init value: \start_csr_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2441'.
  Set init value: \spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2440'.
  Set init value: \spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$2439'.
  Set init value: \spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2438'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$2437'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2436'.
  Set init value: \spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2191$2435'.
  Set init value: \spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$2434'.
  Set init value: \spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2189$2433'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2188$2432'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2187$2431'.
  Set init value: \spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2430'.
  Set init value: \spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2429'.
  Set init value: \spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2426'.
  Set init value: \spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2425'.
  Set init value: \spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2424'.
  Set init value: \spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2422'.
  Set init value: \spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2421'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2420'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2419'.
  Set init value: \spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2418'.
  Set init value: \spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2417'.
  Set init value: \spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2416'.
  Set init value: \spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2415'.
  Set init value: \spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2414'.
  Set init value: \spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2413'.
  Set init value: \spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2412'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2411'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2410'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2409'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2408'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$2407'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2406'.
  Set init value: \self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2405'.
  Set init value: \self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2404'.
  Set init value: \self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2403'.
  Set init value: \self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2402'.
  Set init value: \self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2401'.
  Set init value: \self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2400'.
  Set init value: \self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2399'.
  Set init value: \sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2398'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2397'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2396'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2395'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2104$2394'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2393'.
  Set init value: \sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2392'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2391'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2389'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2388'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2387'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2386'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2383'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2382'.
  Set init value: \sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2381'.
  Set init value: \sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2380'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2379'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2378'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2377'.
  Set init value: \sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2376'.
  Set init value: \sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2375'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2374'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2373'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2370'.
  Set init value: \sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2369'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2047$2368'.
  Set init value: \sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2046$2367'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2045$2366'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2365'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2364'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2363'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2039$2362'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2038$2361'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2360'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2359'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2358'.
  Set init value: \sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2357'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2356'.
  Set init value: \sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2355'.
  Set init value: \sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2348'.
  Set init value: \sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1993$2346'.
  Set init value: \sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2337'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1983$2336'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2335'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2334'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2333'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2332'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2331'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$2330'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1969$2329'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2328'.
  Set init value: \sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2326'.
  Set init value: \sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2325'.
  Set init value: \sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$2324'.
  Set init value: \sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2323'.
  Set init value: \sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$2322'.
  Set init value: \sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2321'.
  Set init value: \sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2319'.
  Set init value: \sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2318'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2317'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2315'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2314'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2313'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1934$2312'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2311'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2308'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2307'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1928$2306'.
  Set init value: \sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2305'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2304'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2303'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2302'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2301'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2300'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2299'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2298'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2297'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2296'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2291'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2290'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2288'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2287'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2286'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2285'.
  Set init value: \sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2284'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2283'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2282'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2281'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2280'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2279'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2276'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$2275'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$2274'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$2273'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2272'.
  Set init value: \sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2271'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2270'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2268'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2267'.
  Set init value: \sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2266'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2265'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2264'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2263'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2262'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2261'.
  Set init value: \sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2260'.
  Set init value: \sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2259'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2258'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2257'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2256'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2255'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2254'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2253'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1796$2252'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2251'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2250'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2249'.
  Set init value: \sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2248'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1786$2247'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1784$2246'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2245'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2244'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2243'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2240'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$2239'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2238'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2237'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2236'.
  Set init value: \sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2235'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2234'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1734$2232'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2231'.
  Set init value: \sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2230'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2229'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2228'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2227'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2226'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2225'.
  Set init value: \sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2224'.
  Set init value: \sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2223'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2222'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2221'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2220'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2219'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2218'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2217'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2216'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2215'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1697$2214'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2213'.
  Set init value: \sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2212'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2211'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2210'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2209'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2208'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2207'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2204'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2203'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2202'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2201'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2200'.
  Set init value: \sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2199'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2198'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1638$2196'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2195'.
  Set init value: \sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2194'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2193'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$2192'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2191'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2190'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2189'.
  Set init value: \sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2188'.
  Set init value: \sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2187'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2186'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2185'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2184'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2183'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2182'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2181'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1604$2180'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2179'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2178'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2177'.
  Set init value: \sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1595$2176'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2175'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2174'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2173'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2172'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2171'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2168'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2167'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$2166'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2165'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2164'.
  Set init value: \sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2163'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1547$2162'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2160'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2159'.
  Set init value: \sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2158'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2157'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2156'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2155'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2154'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2153'.
  Set init value: \sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2152'.
  Set init value: \sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2151'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2150'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2149'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2148'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2147'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2146'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2145'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2144'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2143'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2142'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2141'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2140'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2139'.
  Set init value: \sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2138'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2137'.
  Set init value: \run = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1497$2136'.
  Set init value: \rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2135'.
  Set init value: \rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2134'.
  Set init value: \rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2133'.
  Set init value: \rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2132'.
  Set init value: \rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2131'.
  Set init value: \rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2130'.
  Set init value: \rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2129'.
  Set init value: \rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2128'.
  Set init value: \rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2127'.
  Set init value: \rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2126'.
  Set init value: \rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2125'.
  Set init value: \rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2124'.
  Set init value: \rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1484$2123'.
  Set init value: \rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2122'.
  Set init value: \rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2121'.
  Set init value: \rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2120'.
  Set init value: \rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2119'.
  Set init value: \rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2118'.
  Set init value: \rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
  Set init value: \rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
  Set init value: \rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
  Set init value: \rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
  Set init value: \rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2113'.
  Set init value: \rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2112'.
  Set init value: \rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2111'.
  Set init value: \rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2110'.
  Set init value: \rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2109'.
  Set init value: \rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2108'.
  Set init value: \rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2107'.
  Set init value: \rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1467$2106'.
  Set init value: \rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1466$2105'.
  Set init value: \rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2104'.
  Set init value: \rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2103'.
  Set init value: \result_lo_csr_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2102'.
  Set init value: \result_hi_csr_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2101'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2100'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2099'.
  Set init value: \re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2098'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2095'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2094'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2093'.
  Set init value: \port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2092'.
  Set init value: \mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2091'.
  Set init value: \mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2090'.
  Set init value: \mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2089'.
  Set init value: \mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2088'.
  Set init value: \mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2087'.
  Set init value: \mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2086'.
  Set init value: \mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2085'.
  Set init value: \mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2082'.
  Set init value: \mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2081'.
  Set init value: \mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2080'.
  Set init value: \mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2078'.
  Set init value: \mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1362$2077'.
  Set init value: \mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2076'.
  Set init value: \mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2075'.
  Set init value: \mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2074'.
  Set init value: \mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1353$2072'.
  Set init value: \mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2071'.
  Set init value: \mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1348$2070'.
  Set init value: \mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1347$2069'.
  Set init value: \mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2068'.
  Set init value: \mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2067'.
  Set init value: \mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2066'.
  Set init value: \mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2065'.
  Set init value: \mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2064'.
  Set init value: \mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2061'.
  Set init value: \master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2060'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2059'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2058'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2057'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2056'.
  Set init value: \master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2055'.
  Set init value: \master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2054'.
  Set init value: \master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2053'.
  Set init value: \master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2052'.
  Set init value: \master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2051'.
  Set init value: \master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2050'.
  Set init value: \master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2049'.
  Set init value: \master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2048'.
  Set init value: \master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2047'.
  Set init value: \master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2046'.
  Set init value: \master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2045'.
  Set init value: \master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2044'.
  Set init value: \master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2043'.
  Set init value: \master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2042'.
  Set init value: \leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1161$2041'.
  Set init value: \interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$2040'.
  Set init value: \interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$2039'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$2038'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$2037'.
  Set init value: \interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$2036'.
  Set init value: \done_csr_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$2035'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$2034'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$2033'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$2032'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$2031'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$2030'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$2029'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1103$2028'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$2027'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$2026'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$2025'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$2024'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$2023'.
  Set init value: \csr_bankarray_csrbank6_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$2022'.
  Set init value: \csr_bankarray_csrbank6_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$2021'.
  Set init value: \csr_bankarray_csrbank6_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1074$2020'.
  Set init value: \csr_bankarray_csrbank6_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$2019'.
  Set init value: \csr_bankarray_csrbank6_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$2018'.
  Set init value: \csr_bankarray_csrbank6_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$2017'.
  Set init value: \csr_bankarray_csrbank6_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$2016'.
  Set init value: \csr_bankarray_csrbank6_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$2015'.
  Set init value: \csr_bankarray_csrbank6_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$2014'.
  Set init value: \csr_bankarray_csrbank6_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$2013'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$2012'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$2011'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$2010'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$2009'.
  Set init value: \csr_bankarray_csrbank5_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1049$2008'.
  Set init value: \csr_bankarray_csrbank5_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$2007'.
  Set init value: \csr_bankarray_csrbank5_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$2006'.
  Set init value: \csr_bankarray_csrbank5_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$2005'.
  Set init value: \csr_bankarray_csrbank5_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$2004'.
  Set init value: \csr_bankarray_csrbank5_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$2003'.
  Set init value: \csr_bankarray_csrbank5_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$2002'.
  Set init value: \csr_bankarray_csrbank5_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$2001'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$2000'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1999'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1998'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1997'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1996'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1995'.
  Set init value: \csr_bankarray_csrbank5_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1994'.
  Set init value: \csr_bankarray_csrbank5_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1993'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1992'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$1991'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$1990'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$1989'.
  Set init value: \csr_bankarray_csrbank4_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1988'.
  Set init value: \csr_bankarray_csrbank4_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1987'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1986'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1985'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1984'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1983'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1982'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1981'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1980'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1979'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1978'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1977'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1976'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$1975'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$1974'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1973'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:974$1972'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1971'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1970'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1969'.
  Set init value: \csr_bankarray_csrbank1_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1968'.
  Set init value: \csr_bankarray_csrbank1_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1967'.
  Set init value: \csr_bankarray_csrbank1_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1966'.
  Set init value: \csr_bankarray_csrbank1_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1965'.
  Set init value: \csr_bankarray_csrbank1_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1964'.
  Set init value: \csr_bankarray_csrbank1_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1963'.
  Set init value: \csr_bankarray_csrbank0_result_lo_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1962'.
  Set init value: \csr_bankarray_csrbank0_result_lo_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1961'.
  Set init value: \csr_bankarray_csrbank0_result_hi_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1960'.
  Set init value: \csr_bankarray_csrbank0_result_hi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1959'.
  Set init value: \csr_bankarray_csrbank0_done_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1958'.
  Set init value: \csr_bankarray_csrbank0_done_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1957'.
  Set init value: \csr_bankarray_csrbank0_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1956'.
  Set init value: \csr_bankarray_csrbank0_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1955'.
  Set init value: \csr_bankarray_csrbank0_b70_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1954'.
  Set init value: \csr_bankarray_csrbank0_b70_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1953'.
  Set init value: \csr_bankarray_csrbank0_b60_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1952'.
  Set init value: \csr_bankarray_csrbank0_b60_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1951'.
  Set init value: \csr_bankarray_csrbank0_b50_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1950'.
  Set init value: \csr_bankarray_csrbank0_b50_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1949'.
  Set init value: \csr_bankarray_csrbank0_b40_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1948'.
  Set init value: \csr_bankarray_csrbank0_b40_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1947'.
  Set init value: \csr_bankarray_csrbank0_b30_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1946'.
  Set init value: \csr_bankarray_csrbank0_b30_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$1945'.
  Set init value: \csr_bankarray_csrbank0_b20_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$1944'.
  Set init value: \csr_bankarray_csrbank0_b20_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$1943'.
  Set init value: \csr_bankarray_csrbank0_b10_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$1942'.
  Set init value: \csr_bankarray_csrbank0_b10_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1941'.
  Set init value: \csr_bankarray_csrbank0_b00_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1940'.
  Set init value: \csr_bankarray_csrbank0_b00_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1939'.
  Set init value: \csr_bankarray_csrbank0_a70_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1938'.
  Set init value: \csr_bankarray_csrbank0_a70_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1937'.
  Set init value: \csr_bankarray_csrbank0_a60_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1936'.
  Set init value: \csr_bankarray_csrbank0_a60_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$1935'.
  Set init value: \csr_bankarray_csrbank0_a50_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1934'.
  Set init value: \csr_bankarray_csrbank0_a50_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1933'.
  Set init value: \csr_bankarray_csrbank0_a40_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1932'.
  Set init value: \csr_bankarray_csrbank0_a40_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1931'.
  Set init value: \csr_bankarray_csrbank0_a30_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1930'.
  Set init value: \csr_bankarray_csrbank0_a30_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1929'.
  Set init value: \csr_bankarray_csrbank0_a20_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1928'.
  Set init value: \csr_bankarray_csrbank0_a20_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1927'.
  Set init value: \csr_bankarray_csrbank0_a10_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1926'.
  Set init value: \csr_bankarray_csrbank0_a10_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1925'.
  Set init value: \csr_bankarray_csrbank0_a00_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1924'.
  Set init value: \csr_bankarray_csrbank0_a00_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1923'.
  Set init value: \crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1922'.
  Set init value: \count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1921'.
  Set init value: \chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1920'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1919'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1918'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1917'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1916'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1912'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1911'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1910'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1909'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1908'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1907'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1906'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:788$1905'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1904'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:782$1903'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1902'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1901'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$1899'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1898'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$1897'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1896'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:738$1895'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1894'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1893'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$1892'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1891'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:728$1890'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:727$1889'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:725$1888'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$1887'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$1886'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1885'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1884'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1883'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:715$1882'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1881'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$1880'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1879'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1878'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1877'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$1876'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1875'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:692$1874'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1873'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1872'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1871'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$1870'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1869'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1868'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1867'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$1866'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1865'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1864'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1863'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1862'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1861'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1860'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1859'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1858'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1857'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1856'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1855'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1854'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1853'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1852'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1851'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1850'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1849'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1848'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1847'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1846'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$1845'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1844'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1841'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1840'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1839'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1838'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1837'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1836'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1835'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1834'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1833'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1832'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1831'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1830'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:627$1829'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:626$1828'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:625$1827'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:624$1826'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1825'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1824'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1823'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1822'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1821'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1820'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1819'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1818'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1817'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1815'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1813'.
  Set init value: \basesoc_picorv32_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1812'.
  Set init value: \basesoc_picorv32_idbus_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1811'.
  Set init value: \basesoc_picorv32_idbus_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1810'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1809'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1808'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1807'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1806'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1805'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1804'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1803'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1802'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1801'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1800'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1799'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1798'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1797'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:541$1796'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1791'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1790'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1789'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1788'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1787'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1786'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1785'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1784'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1783'.
  Set init value: \basesoc_interface1_we_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1782'.
  Set init value: \basesoc_interface1_we_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1781'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1780'.
  Set init value: \basesoc_interface1_re_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1779'.
  Set init value: \basesoc_interface1_re_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1778'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1777'.
  Set init value: \basesoc_interface1_dat_w_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1776'.
  Set init value: \basesoc_interface1_dat_w_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1775'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1774'.
  Set init value: \basesoc_interface1_adr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1773'.
  Set init value: \basesoc_interface1_adr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1772'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1770'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1769'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1768'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1767'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1766'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$1765'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1764'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1763'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1762'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1760'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1758'.
  Set init value: \b7_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1757'.
  Set init value: \b7_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1756'.
  Set init value: \b6_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1755'.
  Set init value: \b6_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1754'.
  Set init value: \b5_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1753'.
  Set init value: \b5_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1752'.
  Set init value: \b4_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1751'.
  Set init value: \b4_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1750'.
  Set init value: \b3_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1749'.
  Set init value: \b3_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1748'.
  Set init value: \b2_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1747'.
  Set init value: \b2_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1746'.
  Set init value: \b1_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1745'.
  Set init value: \b1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1744'.
  Set init value: \b0_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1743'.
  Set init value: \b0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1742'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1741'.
  Set init value: \a7_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1740'.
  Set init value: \a7_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
  Set init value: \a6_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1738'.
  Set init value: \a6_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1737'.
  Set init value: \a5_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1736'.
  Set init value: \a5_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:427$1735'.
  Set init value: \a4_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:426$1734'.
  Set init value: \a4_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1733'.
  Set init value: \a3_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1732'.
  Set init value: \a3_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1731'.
  Set init value: \a2_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1730'.
  Set init value: \a2_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1729'.
  Set init value: \a1_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:420$1728'.
  Set init value: \a1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1727'.
  Set init value: \a0_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:418$1726'.
  Set init value: \a0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$2487'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$2486'.
  Set init value: \word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2324$2485'.
  Set init value: \word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$2484'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.

5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~752 debug messages>

5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217'.
     1/1: $1$mem2reg_rd$\B_v$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3190_DATA[31:0]$3219
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214'.
     1/1: $1$mem2reg_rd$\A_v$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3189_DATA[31:0]$3216
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3213'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3212'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3211'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3210'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3209'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3208'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3207'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3206'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3205'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3204'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3203'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3202'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3201'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3200'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3199'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3198'.
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
     1/9: $4\state_next[1:0]
     2/9: $3\state_next[1:0]
     3/9: $2\acc_next[63:0]
     4/9: $2\index_next[7:0]
     5/9: $2\state_next[1:0]
     6/9: $1\state_next[1:0]
     7/9: $1\acc_next[63:0]
     8/9: $1\index_next[7:0]
     9/9: $1\done[0:0]
Creating decoders for process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.
     1/3: $0\acc[63:0]
     2/3: $0\index[7:0]
     3/3: $0\state[1:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\pcpi_valid[0:0]
    86/86: $0\eoi[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
     1/3: $1$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2979
     2/3: $1$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_DATA[31:0]$2978
     3/3: $1$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_ADDR[5:0]$2977
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2954'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2953'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2931'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2919'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
     1/77: $0\decoded_rs1[5:0] [5]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[5:0] [4:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[5:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2649'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_valid[0:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$2483'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$2482'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$2481'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$2480'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$2479'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$2478'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$2477'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$2476'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$2475'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$2474'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$2473'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$2472'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2252$2471'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$2470'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$2469'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$2468'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$2467'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$2466'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2465'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2464'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$2463'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2239$2462'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$2461'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2460'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2459'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2235$2458'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2234$2457'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2230$2456'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2228$2455'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$2454'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$2452'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$2451'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$2450'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$2449'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2448'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$2447'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$2446'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2445'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$2443'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$2442'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2441'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2440'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$2439'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2438'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$2437'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2436'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2191$2435'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$2434'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2189$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2188$2432'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2187$2431'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2430'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2429'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2428'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2427'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2426'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2104$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2047$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2046$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2045$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2039$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2038$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2000$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1997$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1993$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1983$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1969$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1967$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1934$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1928$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1796$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1786$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1784$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1734$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1697$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1638$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1604$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1595$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1547$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1497$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1484$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1467$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1466$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1362$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1353$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1348$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1347$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1161$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1103$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1074$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1049$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:974$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:788$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:782$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:738$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:728$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:727$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:725$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:715$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:692$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:627$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:626$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:625$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:624$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:541$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:540$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:427$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:426$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:420$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:418$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
     1/3: $1$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1686
     2/3: $1$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_DATA[7:0]$1685
     3/3: $1$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_ADDR[8:0]$1684
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
     1/3: $1$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1678
     2/3: $1$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_DATA[7:0]$1677
     3/3: $1$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_ADDR[8:0]$1676
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
     1/3: $1$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1670
     2/3: $1$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_DATA[7:0]$1669
     3/3: $1$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_ADDR[8:0]$1668
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
     1/3: $1$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1662
     2/3: $1$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_DATA[7:0]$1661
     3/3: $1$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_ADDR[8:0]$1660
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
     1/3: $1$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1654
     2/3: $1$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_DATA[7:0]$1653
     3/3: $1$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_ADDR[8:0]$1652
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
     1/3: $1$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1646
     2/3: $1$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_DATA[7:0]$1645
     3/3: $1$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_ADDR[8:0]$1644
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
     1/3: $1$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1638
     2/3: $1$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_DATA[7:0]$1637
     3/3: $1$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_ADDR[8:0]$1636
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
     1/3: $1$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1630
     2/3: $1$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_DATA[7:0]$1629
     3/3: $1$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_ADDR[8:0]$1628
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
     1/3: $1$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1622
     2/3: $1$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_DATA[7:0]$1621
     3/3: $1$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_ADDR[8:0]$1620
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
     1/3: $1$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1614
     2/3: $1$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_DATA[7:0]$1613
     3/3: $1$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_ADDR[8:0]$1612
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
     1/3: $1$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1606
     2/3: $1$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_DATA[7:0]$1605
     3/3: $1$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_ADDR[8:0]$1604
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
     1/3: $1$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1598
     2/3: $1$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_DATA[7:0]$1597
     3/3: $1$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_ADDR[8:0]$1596
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
     1/3: $1$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1590
     2/3: $1$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_DATA[7:0]$1589
     3/3: $1$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_ADDR[8:0]$1588
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
     1/3: $1$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1582
     2/3: $1$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_DATA[7:0]$1581
     3/3: $1$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_ADDR[8:0]$1580
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
     1/3: $1$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1574
     2/3: $1$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_DATA[7:0]$1573
     3/3: $1$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_ADDR[8:0]$1572
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
     1/3: $1$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1566
     2/3: $1$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_DATA[7:0]$1565
     3/3: $1$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_ADDR[8:0]$1564
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
     1/3: $1$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1556
     2/3: $1$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_DATA[21:0]$1555
     3/3: $1$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_ADDR[8:0]$1554
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$2487'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
     1/3: $1$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1546
     2/3: $1$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_DATA[21:0]$1545
     3/3: $1$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_ADDR[2:0]$1544
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$2486'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
     1/3: $1$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1536
     2/3: $1$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_DATA[21:0]$1535
     3/3: $1$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_ADDR[2:0]$1534
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2324$2485'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
     1/3: $1$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1526
     2/3: $1$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_DATA[21:0]$1525
     3/3: $1$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_ADDR[2:0]$1524
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$2484'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
     1/3: $1$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1516
     2/3: $1$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_DATA[21:0]$1515
     3/3: $1$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_ADDR[2:0]$1514
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7426$1508'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
     1/3: $1$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1506
     2/3: $1$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_DATA[9:0]$1505
     3/3: $1$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_ADDR[3:0]$1504
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1498'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
     1/3: $1$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1496
     2/3: $1$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_DATA[9:0]$1495
     3/3: $1$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_ADDR[3:0]$1494
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7386$1488'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
     1/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1486
     2/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_DATA[31:0]$1485
     3/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_ADDR[10:0]$1484
     4/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1483
     5/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_DATA[31:0]$1482
     6/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_ADDR[10:0]$1481
     7/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1480
     8/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_DATA[31:0]$1479
     9/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_ADDR[10:0]$1478
    10/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1477
    11/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_DATA[31:0]$1476
    12/12: $1$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_ADDR[10:0]$1475
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7352$1460'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
     1/285: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/285: $0\basesoc_rx_phase[31:0]
     3/285: $0\basesoc_tx_phase[31:0]
     4/285: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/285: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/285: $0\basesoc_rx_tick[0:0]
     7/285: $0\spiflash_phy_cnt[7:0]
     8/285: $0\basesoc_timer_value[31:0]
     9/285: $0\basesoc_uart_rxfull_re[0:0]
    10/285: $0\basesoc_uart_txempty_re[0:0]
    11/285: $0\basesoc_uart_enable_re[0:0]
    12/285: $0\basesoc_uart_pending_re[0:0]
    13/285: $0\basesoc_uart_status_re[0:0]
    14/285: $0\basesoc_uart_rxempty_re[0:0]
    15/285: $0\basesoc_uart_txfull_re[0:0]
    16/285: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    17/285: $0\basesoc_timer_enable_re[0:0]
    18/285: $0\basesoc_timer_pending_re[0:0]
    19/285: $0\basesoc_timer_status_re[0:0]
    20/285: $0\basesoc_timer_value_re[0:0]
    21/285: $0\basesoc_timer_update_value_re[0:0]
    22/285: $0\basesoc_timer_en_re[0:0]
    23/285: $0\basesoc_timer_reload_re[0:0]
    24/285: $0\basesoc_timer_load_re[0:0]
    25/285: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    26/285: $0\master_status_re[0:0]
    27/285: $0\master_phyconfig_re[0:0]
    28/285: $0\master_cs_re[0:0]
    29/285: $0\mmap_re[0:0]
    30/285: $0\spiflash_phy_re[0:0]
    31/285: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    32/285: $0\sdram_rddata_re[0:0]
    33/285: $0\sdram_wrdata_re[0:0]
    34/285: $0\sdram_baddress_re[0:0]
    35/285: $0\sdram_address_re[0:0]
    36/285: $0\sdram_command_re[0:0]
    37/285: $0\sdram_re[0:0]
    38/285: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    39/285: $0\re[0:0]
    40/285: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    41/285: $0\csr_bankarray_sel_r[0:0]
    42/285: $0\basesoc_bus_errors_re[0:0]
    43/285: $0\basesoc_scratch_re[0:0]
    44/285: $0\basesoc_reset_re[0:0]
    45/285: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    46/285: $0\result_lo_csr_re[0:0]
    47/285: $0\result_hi_csr_re[0:0]
    48/285: $0\done_csr_re[0:0]
    49/285: $0\b7_re[0:0]
    50/285: $0\b6_re[0:0]
    51/285: $0\b5_re[0:0]
    52/285: $0\b4_re[0:0]
    53/285: $0\b3_re[0:0]
    54/285: $0\b2_re[0:0]
    55/285: $0\b1_re[0:0]
    56/285: $0\b0_re[0:0]
    57/285: $0\a7_re[0:0]
    58/285: $0\a6_re[0:0]
    59/285: $0\a5_re[0:0]
    60/285: $0\a4_re[0:0]
    61/285: $0\a3_re[0:0]
    62/285: $0\a2_re[0:0]
    63/285: $0\a1_re[0:0]
    64/285: $0\a0_re[0:0]
    65/285: $0\start_csr_re[0:0]
    66/285: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    67/285: $0\basesoc_wishbone2csr_state[1:0]
    68/285: $0\basesoc_fsm_state[1:0]
    69/285: $0\basesoc_litedramnativeportconverter_state[0:0]
    70/285: $0\basesoc_fullmemorywe_state[1:0]
    71/285: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    72/285: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    73/285: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    74/285: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    75/285: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    76/285: $0\basesoc_litedramcore_multiplexer_state[2:0]
    77/285: $0\sdram_dfi_p0_wrdata_en[0:0]
    78/285: $0\sdram_dfi_p0_rddata_en[0:0]
    79/285: $0\sdram_dfi_p0_we_n[0:0]
    80/285: $0\sdram_dfi_p0_ras_n[0:0]
    81/285: $0\sdram_dfi_p0_cas_n[0:0]
    82/285: $0\sdram_dfi_p0_address[10:0]
    83/285: $0\sdram_dfi_p0_bank[1:0]
    84/285: $0\sdram_dfi_p0_cs_n[0:0]
    85/285: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    86/285: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    87/285: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    88/285: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    89/285: $0\basesoc_litedramcore_refresher_state[1:0]
    90/285: $0\sdram_sequencer_done1[0:0]
    91/285: $0\sdram_cmd_payload_we[0:0]
    92/285: $0\sdram_cmd_payload_ras[0:0]
    93/285: $0\sdram_cmd_payload_cas[0:0]
    94/285: $0\sdram_cmd_payload_ba[1:0]
    95/285: $0\sdram_cmd_payload_a[10:0]
    96/285: $0\sdram_postponer_req_o[0:0]
    97/285: $0\dfi_p0_rddata_valid[0:0]
    98/285: $0\rddata_en[2:0]
    99/285: $0\basesoc_litespiphy_state[1:0]
   100/285: $0\spiflash_phy_clk_reg[0:0]
   101/285: $0\spiflash_phy_posedge_reg[1:0]
   102/285: $0\basesoc_litespimmap_state[3:0]
   103/285: $0\basesoc_timer_zero_trigger_d[0:0]
   104/285: $0\basesoc_rs232phyrx_state[0:0]
   105/285: $0\basesoc_tx_tick[0:0]
   106/285: $0\basesoc_rx_rx_d[0:0]
   107/285: $0\basesoc_rs232phytx_state[0:0]
   108/285: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   109/285: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   110/285: $0\basesoc_basesoc_ram_bus_ack[0:0]
   111/285: $0\socbushandler_slaves[4:0]
   112/285: $0\wishbone_bridge_wdata_converter_converter_mux[1:0]
   113/285: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   114/285: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   115/285: $0\sdram_timer_count1[9:0]
   116/285: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
   117/285: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
   118/285: $0\wishbone_bridge_rdata_converter_converter_demux[1:0]
   119/285: $0\wishbone_bridge_cmd_we[0:0]
   120/285: $0\wishbone_bridge_cmd_count[1:0]
   121/285: $0\wishbone_bridge_cmd_addr[18:0]
   122/285: $0\wishbone_bridge_aborted[0:0]
   123/285: $0\storage[0:0]
   124/285: $0\start_csr_storage[0:0]
   125/285: $0\spiflash_phy_storage[7:0]
   126/285: $0\spiflash_phy_sr_out_cnt[5:0]
   127/285: $0\spiflash_phy_sr_out[31:0]
   128/285: $0\spiflash_phy_sr_in_cnt[5:0]
   129/285: $0\spiflash_phy_sr_in[31:0]
   130/285: $0\spiflash_phy_dq_oe[0:0]
   131/285: $0\spiflash_phy_div[7:0]
   132/285: $0\spiflash_phy_count[3:0]
   133/285: $0\spiflash_phy_clk[0:0]
   134/285: $0\socbushandler_count[19:0]
   135/285: $0\sdram_wrdata_storage[31:0]
   136/285: $0\sdram_twtrcon_ready[0:0]
   137/285: $0\sdram_twtrcon_count[2:0]
   138/285: $0\sdram_trrdcon_ready[0:0]
   139/285: $0\sdram_trrdcon_count[0:0]
   140/285: $0\sdram_time1[3:0]
   141/285: $0\sdram_time0[4:0]
   142/285: $0\sdram_tccdcon_ready[0:0]
   143/285: $0\sdram_tccdcon_count[0:0]
   144/285: $0\sdram_storage[3:0]
   145/285: $0\sdram_sequencer_trigger[2:0]
   146/285: $0\sdram_sequencer_count[0:0]
   147/285: $0\sdram_rddata_status[31:0]
   148/285: $0\sdram_postponer_count[0:0]
   149/285: $0\sdram_command_storage[7:0]
   150/285: $0\sdram_choose_req_grant[1:0]
   151/285: $0\sdram_choose_cmd_grant[1:0]
   152/285: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   153/285: $0\sdram_bankmachine3_twtpcon_count[1:0]
   154/285: $0\sdram_bankmachine3_trccon_ready[0:0]
   155/285: $0\sdram_bankmachine3_trccon_count[1:0]
   156/285: $0\sdram_bankmachine3_trascon_ready[0:0]
   157/285: $0\sdram_bankmachine3_trascon_count[1:0]
   158/285: $0\sdram_bankmachine3_row_opened[0:0]
   159/285: $0\sdram_bankmachine3_row[10:0]
   160/285: $0\sdram_bankmachine3_produce[2:0]
   161/285: $0\sdram_bankmachine3_pipe_valid_source_valid[0:0]
   162/285: $0\sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   163/285: $0\sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   164/285: $0\sdram_bankmachine3_pipe_valid_source_last[0:0]
   165/285: $0\sdram_bankmachine3_pipe_valid_source_first[0:0]
   166/285: $0\sdram_bankmachine3_level[3:0]
   167/285: $0\sdram_bankmachine3_consume[2:0]
   168/285: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   169/285: $0\sdram_bankmachine2_twtpcon_count[1:0]
   170/285: $0\sdram_bankmachine2_trccon_ready[0:0]
   171/285: $0\sdram_bankmachine2_trccon_count[1:0]
   172/285: $0\sdram_bankmachine2_trascon_ready[0:0]
   173/285: $0\sdram_bankmachine2_trascon_count[1:0]
   174/285: $0\sdram_bankmachine2_row_opened[0:0]
   175/285: $0\sdram_bankmachine2_row[10:0]
   176/285: $0\sdram_bankmachine2_produce[2:0]
   177/285: $0\sdram_bankmachine2_pipe_valid_source_valid[0:0]
   178/285: $0\sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   179/285: $0\sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   180/285: $0\sdram_bankmachine2_pipe_valid_source_last[0:0]
   181/285: $0\sdram_bankmachine2_pipe_valid_source_first[0:0]
   182/285: $0\sdram_bankmachine2_level[3:0]
   183/285: $0\sdram_bankmachine2_consume[2:0]
   184/285: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   185/285: $0\sdram_bankmachine1_twtpcon_count[1:0]
   186/285: $0\sdram_bankmachine1_trccon_ready[0:0]
   187/285: $0\sdram_bankmachine1_trccon_count[1:0]
   188/285: $0\sdram_bankmachine1_trascon_ready[0:0]
   189/285: $0\sdram_bankmachine1_trascon_count[1:0]
   190/285: $0\sdram_bankmachine1_row_opened[0:0]
   191/285: $0\sdram_bankmachine1_row[10:0]
   192/285: $0\sdram_bankmachine1_produce[2:0]
   193/285: $0\sdram_bankmachine1_pipe_valid_source_valid[0:0]
   194/285: $0\sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   195/285: $0\sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   196/285: $0\sdram_bankmachine1_pipe_valid_source_last[0:0]
   197/285: $0\sdram_bankmachine1_pipe_valid_source_first[0:0]
   198/285: $0\sdram_bankmachine1_level[3:0]
   199/285: $0\sdram_bankmachine1_consume[2:0]
   200/285: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   201/285: $0\sdram_bankmachine0_twtpcon_count[1:0]
   202/285: $0\sdram_bankmachine0_trccon_ready[0:0]
   203/285: $0\sdram_bankmachine0_trccon_count[1:0]
   204/285: $0\sdram_bankmachine0_trascon_ready[0:0]
   205/285: $0\sdram_bankmachine0_trascon_count[1:0]
   206/285: $0\sdram_bankmachine0_row_opened[0:0]
   207/285: $0\sdram_bankmachine0_row[10:0]
   208/285: $0\sdram_bankmachine0_produce[2:0]
   209/285: $0\sdram_bankmachine0_pipe_valid_source_valid[0:0]
   210/285: $0\sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   211/285: $0\sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   212/285: $0\sdram_bankmachine0_pipe_valid_source_last[0:0]
   213/285: $0\sdram_bankmachine0_pipe_valid_source_first[0:0]
   214/285: $0\sdram_bankmachine0_level[3:0]
   215/285: $0\sdram_bankmachine0_consume[2:0]
   216/285: $0\sdram_baddress_storage[1:0]
   217/285: $0\sdram_address_storage[10:0]
   218/285: $0\mode[0:0]
   219/285: $0\mmap_storage[7:0]
   220/285: $0\mmap_count[8:0]
   221/285: $0\mmap_byte_count[1:0]
   222/285: $0\mmap_burst_cs[0:0]
   223/285: $0\mmap_burst_adr[29:0]
   224/285: $0\master_tx_fifo_pipe_valid_source_valid[0:0]
   225/285: $0\master_tx_fifo_pipe_valid_source_payload_width[3:0]
   226/285: $0\master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   227/285: $0\master_tx_fifo_pipe_valid_source_payload_len[5:0]
   228/285: $0\master_tx_fifo_pipe_valid_source_payload_data[31:0]
   229/285: $0\master_tx_fifo_pipe_valid_source_last[0:0]
   230/285: $0\master_tx_fifo_pipe_valid_source_first[0:0]
   231/285: $0\master_rx_fifo_pipe_valid_source_valid[0:0]
   232/285: $0\master_rx_fifo_pipe_valid_source_payload_data[31:0]
   233/285: $0\master_rx_fifo_pipe_valid_source_last[0:0]
   234/285: $0\master_rx_fifo_pipe_valid_source_first[0:0]
   235/285: $0\master_phyconfig_storage[23:0]
   236/285: $0\master_cs_storage[0:0]
   237/285: $0\count[24:0]
   238/285: $0\chaser[0:0]
   239/285: $0\basesoc_uart_tx_fifo_readable[0:0]
   240/285: $0\basesoc_uart_tx_fifo_produce[3:0]
   241/285: $0\basesoc_uart_tx_fifo_level0[4:0]
   242/285: $0\basesoc_uart_tx_fifo_consume[3:0]
   243/285: $0\basesoc_uart_rx_fifo_readable[0:0]
   244/285: $0\basesoc_uart_rx_fifo_produce[3:0]
   245/285: $0\basesoc_uart_rx_fifo_level0[4:0]
   246/285: $0\basesoc_uart_rx_fifo_consume[3:0]
   247/285: $0\basesoc_uart_pending_r[1:0]
   248/285: $0\basesoc_uart_enable_storage[1:0]
   249/285: $0\basesoc_tx_data[7:0]
   250/285: $0\basesoc_tx_count[3:0]
   251/285: $0\basesoc_timer_zero_pending[0:0]
   252/285: $0\basesoc_timer_value_status[31:0]
   253/285: $0\basesoc_timer_update_value_storage[0:0]
   254/285: $0\basesoc_timer_reload_storage[31:0]
   255/285: $0\basesoc_timer_pending_r[0:0]
   256/285: $0\basesoc_timer_load_storage[31:0]
   257/285: $0\basesoc_timer_enable_storage[0:0]
   258/285: $0\basesoc_timer_en_storage[0:0]
   259/285: $0\basesoc_scratch_storage[31:0]
   260/285: $0\basesoc_rx_data[7:0]
   261/285: $0\basesoc_rx_count[3:0]
   262/285: $0\basesoc_reset_storage[1:0]
   263/285: $0\basesoc_interface1_we[0:0]
   264/285: $0\basesoc_interface1_re[0:0]
   265/285: $0\basesoc_interface1_dat_w[31:0]
   266/285: $0\basesoc_interface1_adr[13:0]
   267/285: $0\basesoc_grant[0:0]
   268/285: $0\basesoc_bus_errors[31:0]
   269/285: $0\b7_storage[31:0]
   270/285: $0\b6_storage[31:0]
   271/285: $0\b5_storage[31:0]
   272/285: $0\b4_storage[31:0]
   273/285: $0\b3_storage[31:0]
   274/285: $0\b2_storage[31:0]
   275/285: $0\b1_storage[31:0]
   276/285: $0\b0_storage[31:0]
   277/285: $0\a7_storage[31:0]
   278/285: $0\a6_storage[31:0]
   279/285: $0\a5_storage[31:0]
   280/285: $0\a4_storage[31:0]
   281/285: $0\a3_storage[31:0]
   282/285: $0\a2_storage[31:0]
   283/285: $0\a1_storage[31:0]
   284/285: $0\a0_storage[31:0]
   285/285: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236'.
     1/1: $0\self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229'.
     1/1: $0\self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222'.
     1/1: $0\self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215'.
     1/1: $0\self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208'.
     1/1: $0\self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207'.
     1/1: $0\self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206'.
     1/1: $0\self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1192'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5724$1191'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5708$1176'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1175'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5684$1160'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5676$1159'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1144'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5652$1143'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141'.
     1/1: $0\t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140'.
     1/1: $0\t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139'.
     1/1: $0\t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138'.
     1/1: $0\rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137'.
     1/1: $0\rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136'.
     1/1: $0\rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135'.
     1/1: $0\rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134'.
     1/1: $0\rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133'.
     1/1: $0\rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132'.
     1/1: $0\t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131'.
     1/1: $0\t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130'.
     1/1: $0\t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129'.
     1/1: $0\rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128'.
     1/1: $0\rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127'.
     1/1: $0\rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126'.
     1/1: $0\rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125'.
     1/1: $0\rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124'.
     1/1: $0\rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5314$1121'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5306$1120'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5298$1119'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1108'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1107'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104'.
     1/2: $0\csr_bankarray_csrbank6_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101'.
     1/2: $0\csr_bankarray_csrbank6_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098'.
     1/2: $0\csr_bankarray_csrbank6_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095'.
     1/2: $0\csr_bankarray_csrbank6_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092'.
     1/2: $0\csr_bankarray_csrbank6_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089'.
     1/2: $0\csr_bankarray_csrbank6_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086'.
     1/2: $0\csr_bankarray_csrbank6_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070'.
     1/2: $0\csr_bankarray_csrbank5_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067'.
     1/2: $0\csr_bankarray_csrbank5_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064'.
     1/2: $0\csr_bankarray_csrbank5_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061'.
     1/2: $0\csr_bankarray_csrbank5_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058'.
     1/2: $0\csr_bankarray_csrbank5_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5044$1056'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053'.
     1/2: $0\csr_bankarray_csrbank4_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050'.
     1/2: $0\master_rxtx_we[0:0]
     2/2: $0\master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047'.
     1/2: $0\csr_bankarray_csrbank4_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044'.
     1/2: $0\csr_bankarray_csrbank4_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041'.
     1/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038'.
     1/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016'.
     1/2: $0\csr_bankarray_csrbank3_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4869$1008'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005'.
     1/2: $0\csr_bankarray_csrbank1_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002'.
     1/2: $0\csr_bankarray_csrbank1_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999'.
     1/2: $0\csr_bankarray_csrbank1_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4812$997'.
     1/1: $0\run[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994'.
     1/2: $0\csr_bankarray_csrbank0_result_lo_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_result_lo_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991'.
     1/2: $0\csr_bankarray_csrbank0_result_hi_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_result_hi_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988'.
     1/2: $0\csr_bankarray_csrbank0_done_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_done_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985'.
     1/2: $0\csr_bankarray_csrbank0_b70_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b70_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982'.
     1/2: $0\csr_bankarray_csrbank0_b60_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b60_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979'.
     1/2: $0\csr_bankarray_csrbank0_b50_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b50_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976'.
     1/2: $0\csr_bankarray_csrbank0_b40_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b40_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973'.
     1/2: $0\csr_bankarray_csrbank0_b30_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b30_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970'.
     1/2: $0\csr_bankarray_csrbank0_b20_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b20_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967'.
     1/2: $0\csr_bankarray_csrbank0_b10_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b10_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964'.
     1/2: $0\csr_bankarray_csrbank0_b00_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_b00_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961'.
     1/2: $0\csr_bankarray_csrbank0_a70_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a70_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958'.
     1/2: $0\csr_bankarray_csrbank0_a60_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a60_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955'.
     1/2: $0\csr_bankarray_csrbank0_a50_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a50_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952'.
     1/2: $0\csr_bankarray_csrbank0_a40_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a40_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949'.
     1/2: $0\csr_bankarray_csrbank0_a30_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a30_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946'.
     1/2: $0\csr_bankarray_csrbank0_a20_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a20_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943'.
     1/2: $0\csr_bankarray_csrbank0_a10_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a10_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940'.
     1/2: $0\csr_bankarray_csrbank0_a00_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_a00_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937'.
     1/2: $0\csr_bankarray_csrbank0_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
     1/7: $0\wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\wishbone_bridge_is_ongoing[0:0]
     5/7: $0\wishbone_bridge_cmd_valid[0:0]
     6/7: $0\interface_dat_r[127:0]
     7/7: $0\interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\wishbone_bridge_cmd_ready[0:0]
     5/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\port_cmd_valid[0:0]
    10/11: $0\port_cmd_payload_we[0:0]
    11/11: $0\port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$895'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\wb_sdram_ack[0:0]
     6/10: $0\tag_port_we[0:0]
     7/10: $0\tag_di_dirty[0:0]
     8/10: $0\interface_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875'.
     1/2: $0\sdram_interface_wdata_we[3:0]
     2/2: $0\sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\sdram_steerer_sel[1:0]
     3/8: $0\sdram_en1[0:0]
     4/8: $0\sdram_en0[0:0]
     5/8: $0\sdram_cmd_ready[0:0]
     6/8: $0\sdram_choose_req_want_writes[0:0]
     7/8: $0\sdram_choose_req_want_reads[0:0]
     8/8: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4152$719'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4143$712'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4134$705'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4125$698'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4119$697'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4113$696'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4107$695'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4086$639'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4080$638'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4074$637'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_row_open[0:0]
     3/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine3_row_close[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532'.
     1/1: $0\sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$528'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_row_open[0:0]
     3/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine2_row_close[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502'.
     1/1: $0\sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3740$498'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_row_open[0:0]
     3/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine1_row_close[0:0]
     5/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472'.
     1/1: $0\sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3577$468'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_row_open[0:0]
     3/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine0_row_close[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442'.
     1/1: $0\sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3414$438'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_valid[0:0]
     4/4: $0\sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
     1/4: $0\sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
     1/20: $0\sdram_master_p0_rddata_en[0:0]
     2/20: $0\sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\sdram_master_p0_wrdata_en[0:0]
     4/20: $0\sdram_master_p0_wrdata[31:0]
     5/20: $0\sdram_master_p0_act_n[0:0]
     6/20: $0\sdram_master_p0_reset_n[0:0]
     7/20: $0\sdram_master_p0_odt[0:0]
     8/20: $0\sdram_master_p0_cke[0:0]
     9/20: $0\sdram_master_p0_we_n[0:0]
    10/20: $0\sdram_master_p0_ras_n[0:0]
    11/20: $0\sdram_master_p0_cs_n[0:0]
    12/20: $0\sdram_master_p0_cas_n[0:0]
    13/20: $0\sdram_master_p0_bank[1:0]
    14/20: $0\sdram_master_p0_address[10:0]
    15/20: $0\sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\sdram_slave_p0_rddata[31:0]
    17/20: $0\sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\spiflash_phy_sr_out_shift[0:0]
     3/13: $0\spiflash_phy_sr_out_load[0:0]
     4/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\spiflash_phy_sr_in_shift[0:0]
     7/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\spiflash_phy_source_valid[0:0]
    10/13: $0\spiflash_phy_sink_ready[0:0]
    11/13: $0\spiflash_phy_en[0:0]
    12/13: $0\spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3077$390'.
     1/1: $0\spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
     1/17: $0\mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\mmap_wait[0:0]
     4/17: $0\mmap_source_valid[0:0]
     5/17: $0\mmap_source_payload_width[3:0]
     6/17: $0\mmap_source_payload_mask[7:0]
     7/17: $0\mmap_source_payload_len[5:0]
     8/17: $0\mmap_source_payload_data[31:0]
     9/17: $0\mmap_sink_ready[0:0]
    10/17: $0\mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\mmap_bus_dat_r[31:0]
    13/17: $0\mmap_bus_ack[0:0]
    14/17: $0\mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$374'.
     1/1: $0\mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371'.
     1/1: $0\crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366'.
     1/1: $0\leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2674$362'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$334'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$332'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303'.
     1/2: $0\basesoc_picorv32_idbus_sel[3:0]
     2/2: $0\basesoc_picorv32_idbus_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259'.
Creating decoders for process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$258'.
     1/1: $0\rst[0:0]

5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
No latch inferred for signal `\accelerator.$mem2reg_rd$\B_v$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3190_DATA' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217'.
No latch inferred for signal `\accelerator.$mem2reg_rd$\A_v$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3189_DATA' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214'.
No latch inferred for signal `\accelerator.\B_v[7]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3213'.
No latch inferred for signal `\accelerator.\A_v[7]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3212'.
No latch inferred for signal `\accelerator.\B_v[6]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3211'.
No latch inferred for signal `\accelerator.\A_v[6]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3210'.
No latch inferred for signal `\accelerator.\B_v[5]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3209'.
No latch inferred for signal `\accelerator.\A_v[5]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3208'.
No latch inferred for signal `\accelerator.\B_v[4]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3207'.
No latch inferred for signal `\accelerator.\A_v[4]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3206'.
No latch inferred for signal `\accelerator.\B_v[3]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3205'.
No latch inferred for signal `\accelerator.\A_v[3]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3204'.
No latch inferred for signal `\accelerator.\B_v[2]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3203'.
No latch inferred for signal `\accelerator.\A_v[2]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3202'.
No latch inferred for signal `\accelerator.\B_v[1]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3201'.
No latch inferred for signal `\accelerator.\A_v[1]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3200'.
No latch inferred for signal `\accelerator.\B_v[0]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3199'.
No latch inferred for signal `\accelerator.\A_v[0]' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3198'.
No latch inferred for signal `\accelerator.\done' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
No latch inferred for signal `\accelerator.\index_next' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
No latch inferred for signal `\accelerator.\acc_next' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
No latch inferred for signal `\accelerator.\state_next' from process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_write' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_wrdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2954'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2931'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2931'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_state' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2919'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_opcode' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_imm' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\new_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2649'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_add_sub' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shl' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_eq' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_ltu' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_lts' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wstrb' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wait' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_ready' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$2483'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$2482'.
No latch inferred for signal `\colorlight_i5.\wb_sdram_err' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2230$2456'.
No latch inferred for signal `\colorlight_i5.\stdby' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2444'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2428'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2427'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2423'.
No latch inferred for signal `\colorlight_i5.\sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2390'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2385'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2384'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_ba' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2372'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_a' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2371'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$2354'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2000$2353'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$2352'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2351'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1997$2350'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2349'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2347'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2345'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2344'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2343'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2342'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2341'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2340'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2339'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2338'.
No latch inferred for signal `\colorlight_i5.\sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1967$2327'.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2320'.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2316'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2310'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2309'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2295'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2294'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2293'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2292'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2289'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2278'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$2277'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2269'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$2242'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2241'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2233'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2206'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$2205'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2197'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2170'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2169'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2161'.
No latch inferred for signal `\colorlight_i5.\port_rdata_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2097'.
No latch inferred for signal `\colorlight_i5.\port_rdata_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2096'.
No latch inferred for signal `\colorlight_i5.\mmap_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2084'.
No latch inferred for signal `\colorlight_i5.\mmap_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2083'.
No latch inferred for signal `\colorlight_i5.\mmap_dummy' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2079'.
No latch inferred for signal `\colorlight_i5.\mmap_bus_err' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$2073'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2063'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2062'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1915'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1914'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1913'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1900'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1843'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1842'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1816'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1814'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:540$1795'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1794'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1793'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$1792'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1771'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1761'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1759'.
No latch inferred for signal `\colorlight_i5.\self6' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self6` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236`.
No latch inferred for signal `\colorlight_i5.\self5' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self5` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229`.
No latch inferred for signal `\colorlight_i5.\self4' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self4` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222`.
No latch inferred for signal `\colorlight_i5.\self3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self3` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215`.
No latch inferred for signal `\colorlight_i5.\self2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208`.
No latch inferred for signal `\colorlight_i5.\self1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207`.
No latch inferred for signal `\colorlight_i5.\self0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206`.
No latch inferred for signal `\colorlight_i5.\rhs_self31' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1192'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self31` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1192`.
No latch inferred for signal `\colorlight_i5.\rhs_self30' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5724$1191'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self30` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5724$1191`.
No latch inferred for signal `\colorlight_i5.\rhs_self29' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190`.
No latch inferred for signal `\colorlight_i5.\rhs_self28' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5708$1176'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self28` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5708$1176`.
No latch inferred for signal `\colorlight_i5.\rhs_self27' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1175'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self27` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1175`.
No latch inferred for signal `\colorlight_i5.\rhs_self26' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174`.
No latch inferred for signal `\colorlight_i5.\rhs_self25' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5684$1160'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self25` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5684$1160`.
No latch inferred for signal `\colorlight_i5.\rhs_self24' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5676$1159'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self24` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5676$1159`.
No latch inferred for signal `\colorlight_i5.\rhs_self23' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158`.
No latch inferred for signal `\colorlight_i5.\rhs_self22' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1144'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self22` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1144`.
No latch inferred for signal `\colorlight_i5.\rhs_self21' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5652$1143'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self21` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5652$1143`.
No latch inferred for signal `\colorlight_i5.\rhs_self20' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142`.
No latch inferred for signal `\colorlight_i5.\t_self5' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self5` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141`.
No latch inferred for signal `\colorlight_i5.\t_self4' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self4` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140`.
No latch inferred for signal `\colorlight_i5.\t_self3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self3` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139`.
No latch inferred for signal `\colorlight_i5.\rhs_self19' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self19` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138`.
No latch inferred for signal `\colorlight_i5.\rhs_self18' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self18` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137`.
No latch inferred for signal `\colorlight_i5.\rhs_self17' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self17` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136`.
No latch inferred for signal `\colorlight_i5.\rhs_self16' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135`.
No latch inferred for signal `\colorlight_i5.\rhs_self15' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134`.
No latch inferred for signal `\colorlight_i5.\rhs_self14' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self14` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133`.
No latch inferred for signal `\colorlight_i5.\t_self2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132`.
No latch inferred for signal `\colorlight_i5.\t_self1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131`.
No latch inferred for signal `\colorlight_i5.\t_self0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130`.
No latch inferred for signal `\colorlight_i5.\rhs_self13' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self13` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129`.
No latch inferred for signal `\colorlight_i5.\rhs_self12' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self12` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128`.
No latch inferred for signal `\colorlight_i5.\rhs_self11' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self11` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127`.
No latch inferred for signal `\colorlight_i5.\rhs_self10' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126`.
No latch inferred for signal `\colorlight_i5.\rhs_self9' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125`.
No latch inferred for signal `\colorlight_i5.\rhs_self8' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self8` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124`.
No latch inferred for signal `\colorlight_i5.\rhs_self7' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123`.
No latch inferred for signal `\colorlight_i5.\rhs_self6' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122`.
No latch inferred for signal `\colorlight_i5.\rhs_self5' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5314$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self5` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5314$1121`.
No latch inferred for signal `\colorlight_i5.\rhs_self4' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5306$1120'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self4` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5306$1120`.
No latch inferred for signal `\colorlight_i5.\rhs_self3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5298$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self3` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5298$1119`.
No latch inferred for signal `\colorlight_i5.\rhs_self2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118`.
No latch inferred for signal `\colorlight_i5.\rhs_self1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117`.
No latch inferred for signal `\colorlight_i5.\rhs_self0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1108`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1107`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1107`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058`.
No latch inferred for signal `\colorlight_i5.\master_status_status' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5044$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5044$1056`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5044$1056`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4869$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4869$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_bus_errors_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_bus_errors_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_bus_errors_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_bus_errors_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_scratch0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_scratch0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_scratch0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_scratch0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_reset0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_reset0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_reset0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_reset0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999`.
No latch inferred for signal `\colorlight_i5.\run' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4812$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\run` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4812$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_result_lo_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_result_lo_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_result_lo_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_result_lo_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_result_hi_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_result_hi_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_result_hi_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_result_hi_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_done_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_done_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_done_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_done_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b70_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b70_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b70_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b70_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b60_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b60_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b60_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b60_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b50_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b50_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b50_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b50_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b40_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b40_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b40_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b40_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b30_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b30_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b30_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b30_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b20_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b20_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b20_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b20_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b10_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b10_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b10_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b10_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b00_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b00_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_b00_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_b00_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a70_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a70_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a70_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a70_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a60_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a60_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a60_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a60_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a50_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a50_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a50_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a50_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a40_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a40_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a40_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a40_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a30_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a30_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a30_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a30_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a20_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a20_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a20_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a20_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a10_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a10_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a10_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a10_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a00_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a00_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_a00_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_a00_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_control0_re' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_control0_re` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_control0_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_control0_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value3` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\interface_ack' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_ack` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\interface_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$895'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$895`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\interface_cyc' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_cyc` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\interface_stb' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_stb` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\interface_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\tag_di_dirty' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_di_dirty` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\tag_port_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_port_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_ack' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_ack` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\word_clr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_clr` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\word_inc' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_inc` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\write_from_slave' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\write_from_slave` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888`.
No latch inferred for signal `\colorlight_i5.\data_port_dat_w' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
No latch inferred for signal `\colorlight_i5.\data_port_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4152$719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4152$719`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4143$712'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4143$712`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4134$705'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4134$705`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4125$698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4125$698`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4119$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4119$697`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4113$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4113$696`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4107$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4107$695`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4086$639'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4086$639`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4080$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4080$638`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4074$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4074$637`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$528'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$528`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3740$498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3740$498`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3577$468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3577$468`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3414$438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3414$438`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_last` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425`.
No latch inferred for signal `\colorlight_i5.\sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_en` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3077$390'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3077$390`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_ack' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_ack` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_request' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_request` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_wait' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_wait` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376`.
No latch inferred for signal `\colorlight_i5.\mmap_cs' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$374'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_cs` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$374`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372`.
No latch inferred for signal `\colorlight_i5.\crossbar_cs' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crossbar_cs` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371`.
No latch inferred for signal `\colorlight_i5.\leds' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2674$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2674$362`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$334'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$334`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$332'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$332`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_sel' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_we' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_we` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_adr' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_interrupt' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [0]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [1]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [2]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [3]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [4]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [5]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [6]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [7]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [8]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [9]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [10]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [11]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [12]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [13]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [14]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [15]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [16]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [17]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [18]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [19]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [20]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [21]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [22]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [23]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [24]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [25]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [26]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [27]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [28]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [29]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [30]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [31]` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259`.
No latch inferred for signal `\colorlight_i5.\rst' from process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$258'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rst` in process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$258`.

5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\accelerator.\index' using process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.
  created $adff cell `$procdff$10278' with positive edge clock and positive level reset.
Creating register for signal `\accelerator.\acc' using process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.
  created $adff cell `$procdff$10281' with positive edge clock and positive level reset.
Creating register for signal `\accelerator.\state' using process `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.
  created $adff cell `$procdff$10284' with positive edge clock and positive level reset.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\eoi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trap' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_data' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_cycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_next_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_out' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_delay' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_active' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_mask' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wordsize' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_prefetch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpu_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_store' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_stalu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_branch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_compr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_trace' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\current_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout_counter' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\do_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait_2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_ADDR' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_DATA' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2953'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lui' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_auipc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jalr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_beq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bne' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_blt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bge' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lbu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_addi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slti' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltiu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10367' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10368' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10369' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10370' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_add' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10371' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sll' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xor' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srl' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_or' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_and' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycleh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstrh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ecall_ebreak' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_fence' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_getq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_setq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_retirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_maskirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm_j' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\compressed_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slli_srli_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sb_sh_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sll_srl_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slti_blt_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lbu_lhu_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_compare' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_next' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_valid_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wstrb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_secondword' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\prefetched_high_word' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_16bit_buffer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_firstword_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\last_mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7426$1508'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1498'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7386$1488'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_ADDR' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_DATA' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7352$1460'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10551' with positive edge clock.
Creating register for signal `\colorlight_i5.\a0_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `\colorlight_i5.\a0_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `\colorlight_i5.\a1_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `\colorlight_i5.\a1_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `\colorlight_i5.\a2_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `\colorlight_i5.\a2_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `\colorlight_i5.\a3_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `\colorlight_i5.\a3_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `\colorlight_i5.\a4_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `\colorlight_i5.\a4_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `\colorlight_i5.\a5_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `\colorlight_i5.\a5_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `\colorlight_i5.\a6_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `\colorlight_i5.\a6_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `\colorlight_i5.\a7_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `\colorlight_i5.\a7_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `\colorlight_i5.\adr_offset_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\colorlight_i5.\b0_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\colorlight_i5.\b0_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\colorlight_i5.\b1_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\colorlight_i5.\b1_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\colorlight_i5.\b2_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\colorlight_i5.\b2_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\colorlight_i5.\b3_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\colorlight_i5.\b3_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\colorlight_i5.\b4_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\colorlight_i5.\b4_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `\colorlight_i5.\b5_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `\colorlight_i5.\b5_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `\colorlight_i5.\b6_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `\colorlight_i5.\b6_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `\colorlight_i5.\b7_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `\colorlight_i5.\b7_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `\colorlight_i5.\chaser' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `\colorlight_i5.\count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\colorlight_i5.\done_csr_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_status_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_adr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_cs' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_byte_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\colorlight_i5.\mode' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10695' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10696' with positive edge clock.
Creating register for signal `\colorlight_i5.\re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10697' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10698' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10699' with positive edge clock.
Creating register for signal `\colorlight_i5.\result_hi_csr_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10700' with positive edge clock.
Creating register for signal `\colorlight_i5.\result_lo_csr_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10701' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10702' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10703' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10704' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10705' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10706' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10707' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10708' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10709' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10710' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10711' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10712' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10713' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10714' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10715' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10716' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10717' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10718' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10719' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10720' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10721' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10722' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10723' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10724' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10725' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10726' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10727' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10728' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10729' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10730' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10731' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10732' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10733' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10734' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10735' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10736' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10737' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10738' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10739' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10740' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10741' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10742' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10743' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10744' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10745' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10746' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10747' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10748' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10749' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10750' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_status' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time0' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_timer_count1' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_div' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_csr_re' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_csr_storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10823' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10824' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10825' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10826' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10827' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10828' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10829' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10830' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10831' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10832' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10833' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10834' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
  created $dff cell `$procdff$10835' with positive edge clock.

5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3319'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3314'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3276'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3270'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
Removing empty process `picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3233'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
Removing empty process `picorv32_pcpi_div.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3223'.
Found and cleaned up 1 empty switch in `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3217'.
Found and cleaned up 1 empty switch in `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3214'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3213'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:38$3212'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3211'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:37$3210'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3209'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:36$3208'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3207'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:35$3206'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3205'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:34$3204'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3203'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:33$3202'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3201'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:32$3200'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3199'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:31$3198'.
Found and cleaned up 4 empty switches in `\accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:68$3193'.
Removing empty process `accelerator.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:52$3191'.
Found and cleaned up 61 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2996'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2980'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2971'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2959'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2954'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2954'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2953'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2931'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2931'.
Found and cleaned up 8 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2919'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2919'.
Found and cleaned up 22 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2656'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2654'.
Found and cleaned up 5 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2650'.
Found and cleaned up 48 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2649'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2649'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2625'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3177'.
Found and cleaned up 19 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2587'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2584'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2579'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2505'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$2483'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$2482'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$2481'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$2480'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$2479'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$2478'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$2477'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$2476'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$2475'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$2474'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$2473'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$2472'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2252$2471'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$2470'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$2469'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$2468'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$2467'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$2466'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2465'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2464'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$2463'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2239$2462'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$2461'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2460'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2459'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2235$2458'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2234$2457'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2230$2456'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2228$2455'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$2454'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$2453'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$2452'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$2451'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$2450'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$2449'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2448'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$2447'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$2446'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2445'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2444'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$2443'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$2442'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2441'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2440'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$2439'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2438'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$2437'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2436'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2191$2435'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$2434'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2189$2433'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2188$2432'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2187$2431'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2430'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2429'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2428'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2427'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2426'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2425'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2424'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2423'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2422'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2421'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2420'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2419'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2418'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2417'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2416'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2415'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2414'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2413'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2412'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2411'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2410'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2409'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2408'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$2407'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2406'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2119$2405'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2404'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2403'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2402'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2401'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2400'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2399'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2398'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2397'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2396'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2395'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2104$2394'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$2393'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2098$2392'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2097$2391'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2390'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2093$2389'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2388'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$2387'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2386'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$2385'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$2384'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2383'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$2382'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2381'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2380'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2379'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$2378'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2377'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2376'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2375'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2374'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2373'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2372'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2371'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2370'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2369'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2047$2368'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2046$2367'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2045$2366'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2365'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2364'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2363'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2039$2362'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2038$2361'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2360'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2359'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2358'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2357'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2356'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2355'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$2354'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2000$2353'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$2352'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2351'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1997$2350'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2349'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2348'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2347'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1993$2346'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2345'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2344'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2343'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2342'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2341'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2340'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2339'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2338'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2337'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1983$2336'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2335'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2334'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2333'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2332'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2331'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$2330'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1969$2329'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2328'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1967$2327'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2326'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2325'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$2324'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2323'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$2322'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2321'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2320'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2319'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2318'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2317'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2316'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1938$2315'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2314'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2313'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1934$2312'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2311'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2310'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2309'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2308'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2307'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1928$2306'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2305'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2304'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2303'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2302'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2301'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2300'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2299'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2298'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2297'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1911$2296'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2295'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2294'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2293'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2292'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$2291'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1901$2290'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$2289'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2288'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$2287'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2286'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2285'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2284'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2283'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2282'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2281'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2280'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2279'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2278'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$2277'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2276'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$2275'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$2274'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$2273'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2272'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2271'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2270'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2269'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2268'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2267'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2266'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2265'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2264'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2263'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2262'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2261'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2260'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2259'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2258'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2257'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2256'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2255'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2254'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2253'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1796$2252'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2251'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2250'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2249'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2248'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1786$2247'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1784$2246'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2245'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2244'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2243'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$2242'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2241'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2240'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$2239'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2238'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2237'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2236'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2235'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2234'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2233'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1734$2232'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2231'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2230'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2229'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2228'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2227'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2226'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2225'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2224'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2223'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2222'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2221'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2220'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1703$2219'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2218'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2217'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2216'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2215'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1697$2214'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1693$2213'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1691$2212'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1690$2211'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2210'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2209'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2208'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2207'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2206'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$2205'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2204'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2203'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$2202'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2201'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2200'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2199'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2198'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1640$2197'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1638$2196'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2195'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2194'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2193'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$2192'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2191'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2190'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2189'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2188'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2187'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2186'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2185'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2184'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1607$2183'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2182'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2181'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1604$2180'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2179'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2178'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1597$2177'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1595$2176'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2175'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2174'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2173'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2172'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2171'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2170'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$2169'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2168'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2167'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$2166'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2165'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2164'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2163'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1547$2162'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1544$2161'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2160'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2159'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2158'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2157'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2156'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2155'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2154'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2153'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2152'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2151'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2150'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2149'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2148'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2147'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2146'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2145'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2144'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2143'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2142'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$2141'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1503$2140'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1502$2139'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1501$2138'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1500$2137'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1497$2136'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2135'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2134'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2133'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2132'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2131'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2130'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2129'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2128'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2127'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2126'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2125'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2124'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1484$2123'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2122'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1482$2121'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2120'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2119'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2118'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2117'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2116'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2115'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2114'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2113'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2112'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2111'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2110'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2109'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1469$2108'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2107'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1467$2106'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1466$2105'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2104'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2103'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1458$2102'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2101'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2100'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2099'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2098'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2097'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2096'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2095'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2094'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2093'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2092'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2091'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2090'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2089'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2088'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2087'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2086'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2085'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2084'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2083'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2082'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2081'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2080'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2079'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2078'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1362$2077'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2076'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2075'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2074'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$2073'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1353$2072'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1349$2071'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1348$2070'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1347$2069'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1346$2068'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1345$2067'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1344$2066'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1343$2065'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1342$2064'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2063'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2062'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2061'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2060'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2059'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2058'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2057'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2056'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2055'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2054'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2053'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2052'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2051'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2050'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2049'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2048'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2047'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2046'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2045'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2044'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2043'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2042'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1161$2041'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$2040'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$2039'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$2038'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$2037'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$2036'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1143$2035'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$2034'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$2033'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$2032'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1118$2031'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$2030'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$2029'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1103$2028'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1098$2027'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1093$2026'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$2025'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$2024'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$2023'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$2022'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$2021'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1074$2020'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$2019'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$2018'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$2017'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$2016'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$2015'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$2014'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$2013'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$2012'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$2011'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$2010'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$2009'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1049$2008'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1047$2007'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1045$2006'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$2005'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$2004'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$2003'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$2002'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$2001'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$2000'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1999'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$1998'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1997'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1996'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1995'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1994'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1993'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$1992'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$1991'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$1990'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$1989'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1988'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$1987'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$1986'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$1985'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$1984'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1983'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$1982'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1981'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$1980'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1979'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1978'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$1977'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1976'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$1975'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$1974'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1973'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:974$1972'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1971'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1970'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1969'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1968'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1967'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1966'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1965'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1964'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1963'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$1962'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:949$1961'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:947$1960'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1959'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1958'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1957'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1956'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1955'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1954'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1953'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1952'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1951'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1950'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1949'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1948'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1947'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1946'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$1945'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$1944'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$1943'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$1942'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$1941'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$1940'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$1939'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$1938'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$1937'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$1936'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$1935'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1934'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1933'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1932'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1931'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1930'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1929'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1928'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1927'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1926'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1925'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1924'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1923'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1922'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1921'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:853$1920'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1919'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1918'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1917'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1916'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1915'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1914'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1913'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1912'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1911'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1910'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1909'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1908'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:790$1907'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:789$1906'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:788$1905'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:786$1904'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:782$1903'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:779$1902'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:772$1901'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1900'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$1899'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$1898'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$1897'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1896'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:738$1895'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1894'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1893'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$1892'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:729$1891'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:728$1890'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:727$1889'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:725$1888'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$1887'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$1886'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1885'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1884'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1883'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:715$1882'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1881'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$1880'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1879'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1878'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1877'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$1876'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1875'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:692$1874'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1873'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1872'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1871'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$1870'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1869'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1868'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1867'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$1866'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1865'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1864'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1863'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1862'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1861'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1860'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1859'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1858'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1857'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1856'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1855'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1854'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1853'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1852'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1851'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1850'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1849'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1848'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1847'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1846'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$1845'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$1844'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1843'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1842'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1841'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1840'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1839'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1838'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1837'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1836'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1835'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1834'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1833'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1832'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1831'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1830'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:627$1829'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:626$1828'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:625$1827'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:624$1826'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1825'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1824'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1823'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1822'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1821'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1820'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1819'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1818'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1817'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1816'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1815'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1814'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1813'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1812'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1811'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1810'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1809'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1808'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1807'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1806'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1805'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1804'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1803'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1802'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1801'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1800'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1799'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1798'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1797'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:541$1796'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:540$1795'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1794'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1793'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$1792'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1791'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1790'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1789'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1788'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1787'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1786'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1785'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1784'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1783'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1782'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:526$1781'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1780'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1779'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1778'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:522$1777'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:521$1776'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:520$1775'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$1774'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1773'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1772'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1771'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:510$1770'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1769'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1768'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$1767'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$1766'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$1765'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1764'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1763'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1762'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1761'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1760'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1759'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1758'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1757'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1756'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1755'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1754'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1753'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1752'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1751'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1750'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1749'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1748'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1747'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1746'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1745'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1744'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1743'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1742'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1741'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1740'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1739'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1738'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1737'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1736'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:427$1735'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:426$1734'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:425$1733'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:424$1732'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1731'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1730'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1729'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:420$1728'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:419$1727'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:418$1726'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7868$1680'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1672'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7840$1664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7826$1656'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7812$1648'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1640'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7784$1632'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7770$1624'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7756$1616'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7742$1608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1600'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7714$1592'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7700$1584'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7686$1576'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7672$1568'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7658$1560'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7551$1550'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$2487'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7534$1540'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$2486'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7516$1530'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2324$2485'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7498$1520'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$2484'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7426$1508'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7426$1508'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$1500'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1498'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7400$1490'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7386$1488'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7367$1462'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7352$1460'.
Found and cleaned up 253 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5866$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5842$1236'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5825$1229'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5808$1222'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5791$1215'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5774$1208'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5757$1207'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1206'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1192'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5724$1191'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5716$1190'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5708$1176'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5700$1175'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5692$1174'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5684$1160'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5676$1159'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1158'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5660$1144'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5652$1143'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5644$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5627$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5593$1139'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1138'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5559$1137'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1136'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5525$1135'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5508$1134'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5491$1133'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5474$1132'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5457$1131'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$1130'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5423$1129'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5406$1128'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5389$1127'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5372$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5355$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5338$1124'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5330$1123'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5322$1122'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5314$1121'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5306$1120'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5298$1119'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5290$1118'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5282$1117'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5274$1116'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$1108'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5203$1104'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5194$1101'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5185$1098'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5176$1095'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5158$1089'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5149$1086'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1083'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1079'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5107$1076'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5098$1073'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5089$1070'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5080$1067'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5071$1064'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5062$1061'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5053$1058'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5044$1056'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1053'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1050'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1047'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1044'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1041'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1038'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4955$1034'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4946$1031'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4937$1028'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4928$1025'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4919$1022'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4910$1019'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1016'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4890$1012'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4881$1010'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4869$1008'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4869$1008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4861$1005'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4852$1002'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4843$999'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4812$997'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4812$997'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4804$994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4795$991'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4786$988'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$985'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$982'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$979'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$976'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$973'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$970'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4723$967'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4714$964'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4705$961'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4687$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4678$952'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4669$949'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4660$946'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4651$943'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4642$940'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4633$937'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4588$929'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4547$913'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$909'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4483$908'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4456$902'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$897'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$895'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4330$889'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4308$888'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4293$876'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$875'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4165$728'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4152$719'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4152$719'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4143$712'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4143$712'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4134$705'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4134$705'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4125$698'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4125$698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4119$697'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4119$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4113$696'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4113$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4107$695'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4107$695'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4093$642'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4086$639'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4086$639'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4080$638'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4080$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4074$637'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4074$637'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4060$584'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3953$541'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$532'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$528'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$528'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3892$519'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$511'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3762$502'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3740$498'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3740$498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3729$489'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$481'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3599$472'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3577$468'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3577$468'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3566$459'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$451'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3436$442'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3414$438'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3414$438'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3403$429'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3358$425'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3291$412'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3209$411'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3103$402'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3077$390'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3077$390'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2901$376'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$374'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$374'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2866$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2833$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2822$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2683$366'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2674$362'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2674$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2655$354'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2625$343'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$334'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2600$334'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$332'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$332'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2526$321'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$318'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2474$305'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2455$303'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2439$288'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2389$270'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2371$264'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$259'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$258'.
Removing empty process `colorlight_i5.$proc$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$258'.
Cleaned up 752 empty switches.

5.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module accelerator.
<suppressed ~12 debug messages>
Optimizing module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~648 debug messages>
Optimizing module colorlight_i5.
<suppressed ~467 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module accelerator.
Deleting now unused module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~4 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~128 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1200 unused cells and 6416 unused wires.
<suppressed ~1388 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~2580 debug messages>
Removed a total of 860 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3337: \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting -> 1'0
      Replacing known input bits on port A of cell $procmux$8467: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8465: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8462: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10134: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10132: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10129: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10180: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10178: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10175: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$7172: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7170: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7188: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7186: \sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7218: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7216: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7246: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7353: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7351: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7369: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7367: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7385: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7383: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7448: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7446: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7464: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7462: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7480: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7478: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7543: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7541: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7559: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7557: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7575: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7573: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7638: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7636: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7654: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7652: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7670: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7668: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7935: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7933: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7931: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7939: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7937: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3587.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3597.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3599.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3605.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3612.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3614.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3620.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3629.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3649.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3655.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3658.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3671.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3678.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3681.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3694.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3706.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3709.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3718.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3721.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3729.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3731.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3734.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3748.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3750.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3752.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3755.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3768.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3770.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3773.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3785.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3788.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3795.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3797.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3800.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3823.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3825.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3827.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3830.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3852.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3854.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3857.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3876.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3878.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3881.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3900.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3902.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3905.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3926.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3929.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3943.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3946.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3948.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3950.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3953.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3963.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3968.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3971.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3994.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3997.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3999.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4001.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4004.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4016.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4019.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4062.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4075.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4088.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5245.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5254.
    dead port 1/8 on $pmux $flatten\picorv32.$procmux$5269.
    dead port 2/8 on $pmux $flatten\picorv32.$procmux$5269.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6398.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6405.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$6431.
    dead port 2/2 on $mux $flatten\accelerator.$procmux$3532.
    dead port 2/2 on $mux $flatten\accelerator.$procmux$3539.
    dead port 2/2 on $mux $flatten\accelerator.$procmux$3547.
    dead port 2/2 on $mux $flatten\accelerator.$procmux$3555.
    dead port 2/2 on $mux $flatten\accelerator.$procmux$3563.
    dead port 1/2 on $mux $procmux$7803.
Removed 80 multiplexer ports.
<suppressed ~3033 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:329$2513: { \picorv32.genblk2.pcpi_div.pcpi_ready \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:328$2509: { \picorv32.genblk2.pcpi_div.pcpi_wait \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3639: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $auto$opt_reduce.cc:137:opt_pmux$10869 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3661: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$procmux$3645_CMP $flatten\picorv32.$procmux$3644_CMP $auto$opt_reduce.cc:137:opt_pmux$10871 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3684: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $auto$opt_reduce.cc:137:opt_pmux$10873 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4052: { $flatten\picorv32.$procmux$3641_CMP $auto$opt_reduce.cc:137:opt_pmux$10875 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4065: { $auto$opt_reduce.cc:137:opt_pmux$10877 $flatten\picorv32.$procmux$3640_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4078: { $flatten\picorv32.$procmux$3643_CMP $auto$opt_reduce.cc:137:opt_pmux$10879 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4319: { \picorv32.instr_trap \picorv32.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:137:opt_pmux$10881 \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4363: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10883 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4547: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$procmux$3645_CMP $flatten\picorv32.$procmux$3644_CMP $flatten\picorv32.$procmux$3643_CMP $auto$opt_reduce.cc:137:opt_pmux$10885 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4570: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10887 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4657: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10891 $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10889 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4831: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$procmux$3645_CMP $flatten\picorv32.$procmux$3644_CMP $flatten\picorv32.$procmux$3642_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4857: { \picorv32.instr_trap $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y $auto$opt_reduce.cc:137:opt_pmux$10895 $auto$opt_reduce.cc:137:opt_pmux$10893 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5043: { $auto$opt_reduce.cc:137:opt_pmux$10899 $auto$opt_reduce.cc:137:opt_pmux$10897 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5095: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:137:opt_pmux$10901 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5230:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0]
      New connections: $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [31:1] = { $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2504_EN[31:0]$2974 [0] }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5240: $auto$opt_reduce.cc:137:opt_pmux$10903
    New ctrl vector for $pmux cell $procmux$10000: $auto$opt_reduce.cc:137:opt_pmux$10905
    New ctrl vector for $pmux cell $procmux$10028: $auto$opt_reduce.cc:137:opt_pmux$10907
    New ctrl vector for $pmux cell $procmux$10037: { $procmux$10006_CMP $auto$opt_reduce.cc:137:opt_pmux$10909 }
    New ctrl vector for $pmux cell $procmux$10049: { $auto$opt_reduce.cc:137:opt_pmux$10911 $procmux$10001_CMP }
    New ctrl vector for $pmux cell $procmux$10056: { $auto$opt_reduce.cc:137:opt_pmux$10913 $procmux$10001_CMP }
    Consolidated identical input bits for $mux cell $procmux$6440:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [7:1] = { $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] $0$memwr$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7870$256_EN[7:0]$1683 [0] }
    Consolidated identical input bits for $mux cell $procmux$6449:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [7:1] = { $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] $0$memwr$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7856$255_EN[7:0]$1675 [0] }
    Consolidated identical input bits for $mux cell $procmux$6458:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [7:1] = { $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] $0$memwr$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7842$254_EN[7:0]$1667 [0] }
    Consolidated identical input bits for $mux cell $procmux$6467:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [7:1] = { $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] $0$memwr$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7828$253_EN[7:0]$1659 [0] }
    Consolidated identical input bits for $mux cell $procmux$6476:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [7:1] = { $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] $0$memwr$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$252_EN[7:0]$1651 [0] }
    Consolidated identical input bits for $mux cell $procmux$6485:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [7:1] = { $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] $0$memwr$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$251_EN[7:0]$1643 [0] }
    Consolidated identical input bits for $mux cell $procmux$6494:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [7:1] = { $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] $0$memwr$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7786$250_EN[7:0]$1635 [0] }
    Consolidated identical input bits for $mux cell $procmux$6503:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [7:1] = { $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] $0$memwr$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7772$249_EN[7:0]$1627 [0] }
    Consolidated identical input bits for $mux cell $procmux$6512:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [7:1] = { $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] $0$memwr$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7758$248_EN[7:0]$1619 [0] }
    Consolidated identical input bits for $mux cell $procmux$6521:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [7:1] = { $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] $0$memwr$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7744$247_EN[7:0]$1611 [0] }
    Consolidated identical input bits for $mux cell $procmux$6530:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [7:1] = { $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] $0$memwr$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7730$246_EN[7:0]$1603 [0] }
    Consolidated identical input bits for $mux cell $procmux$6539:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [7:1] = { $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] $0$memwr$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7716$245_EN[7:0]$1595 [0] }
    Consolidated identical input bits for $mux cell $procmux$6548:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [7:1] = { $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] $0$memwr$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7702$244_EN[7:0]$1587 [0] }
    Consolidated identical input bits for $mux cell $procmux$6557:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [7:1] = { $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] $0$memwr$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7688$243_EN[7:0]$1579 [0] }
    Consolidated identical input bits for $mux cell $procmux$6566:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [7:1] = { $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] $0$memwr$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7674$242_EN[7:0]$1571 [0] }
    Consolidated identical input bits for $mux cell $procmux$6575:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [7:1] = { $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] $0$memwr$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$241_EN[7:0]$1563 [0] }
    Consolidated identical input bits for $mux cell $procmux$6584:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0]
      New connections: $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [21:1] = { $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] $0$memwr$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7553$240_EN[21:0]$1553 [0] }
    Consolidated identical input bits for $mux cell $procmux$6593:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0]
      New connections: $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [21:1] = { $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] $0$memwr$\storage_6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$239_EN[21:0]$1543 [0] }
    Consolidated identical input bits for $mux cell $procmux$6602:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0]
      New connections: $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [21:1] = { $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] $0$memwr$\storage_5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7518$238_EN[21:0]$1533 [0] }
    Consolidated identical input bits for $mux cell $procmux$6611:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0]
      New connections: $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [21:1] = { $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] $0$memwr$\storage_4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7500$237_EN[21:0]$1523 [0] }
    Consolidated identical input bits for $mux cell $procmux$6620:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0]
      New connections: $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [21:1] = { $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] $0$memwr$\storage_3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7482$236_EN[21:0]$1513 [0] }
    Consolidated identical input bits for $mux cell $procmux$6631:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0]
      New connections: $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [9:1] = { $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] $0$memwr$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7423$235_EN[9:0]$1503 [0] }
    Consolidated identical input bits for $mux cell $procmux$6642:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0]
      New connections: $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [9:1] = { $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] $0$memwr$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7402$234_EN[9:0]$1493 [0] }
    Consolidated identical input bits for $mux cell $procmux$6651:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24]
      New connections: { $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [31:25] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [23:0] } = { $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$233_EN[31:0]$1474 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6660:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16]
      New connections: { $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [31:17] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6669:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8]
      New connections: { $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [31:9] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6678:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0]
      New connections: $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] $0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465 [0] }
    New ctrl vector for $pmux cell $procmux$6747: { $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4636$938_Y $procmux$6754_CMP $procmux$6753_CMP $auto$opt_reduce.cc:137:opt_pmux$10915 $procmux$6750_CMP $procmux$6749_CMP $procmux$6748_CMP }
    New ctrl vector for $pmux cell $procmux$6816: { $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4636$938_Y $procmux$6754_CMP $procmux$6752_CMP $procmux$6751_CMP $procmux$6750_CMP $procmux$6749_CMP }
    New ctrl vector for $pmux cell $procmux$7129: { $procmux$7133_CMP $auto$opt_reduce.cc:137:opt_pmux$10917 }
    New ctrl vector for $pmux cell $procmux$8019: $auto$opt_reduce.cc:137:opt_pmux$10919
    New ctrl vector for $pmux cell $procmux$8024: $auto$opt_reduce.cc:137:opt_pmux$10921
    New ctrl vector for $pmux cell $procmux$8029: { $procmux$8022_CMP $auto$opt_reduce.cc:137:opt_pmux$10923 }
    New ctrl vector for $pmux cell $procmux$8034: { $procmux$8022_CMP $auto$opt_reduce.cc:137:opt_pmux$10925 }
    New ctrl vector for $pmux cell $procmux$8039: { $procmux$8022_CMP $auto$opt_reduce.cc:137:opt_pmux$10927 }
    New ctrl vector for $pmux cell $procmux$8044: { $procmux$8022_CMP $auto$opt_reduce.cc:137:opt_pmux$10929 }
    New ctrl vector for $pmux cell $procmux$8049: { $procmux$8022_CMP $auto$opt_reduce.cc:137:opt_pmux$10931 }
    New ctrl vector for $pmux cell $procmux$8376: $auto$opt_reduce.cc:137:opt_pmux$10933
    New ctrl vector for $pmux cell $procmux$8388: $auto$opt_reduce.cc:137:opt_pmux$10935
    New ctrl vector for $pmux cell $procmux$8392: $auto$opt_reduce.cc:137:opt_pmux$10937
    New ctrl vector for $pmux cell $procmux$8396: $auto$opt_reduce.cc:137:opt_pmux$10939
    New ctrl vector for $pmux cell $procmux$8408: $auto$opt_reduce.cc:137:opt_pmux$10941
    New ctrl vector for $pmux cell $procmux$8421: $auto$opt_reduce.cc:137:opt_pmux$10943
    New ctrl vector for $pmux cell $procmux$8441: $auto$opt_reduce.cc:137:opt_pmux$10945
    New ctrl vector for $pmux cell $procmux$8595: $auto$opt_reduce.cc:137:opt_pmux$10947
    New ctrl vector for $pmux cell $procmux$8599: $auto$opt_reduce.cc:137:opt_pmux$10949
    New ctrl vector for $pmux cell $procmux$8645: { $procmux$8636_CMP $auto$opt_reduce.cc:137:opt_pmux$10951 }
    New ctrl vector for $pmux cell $procmux$8658: $auto$opt_reduce.cc:137:opt_pmux$10953
    New ctrl vector for $pmux cell $procmux$8678: $auto$opt_reduce.cc:137:opt_pmux$10955
    New ctrl vector for $pmux cell $procmux$8685: $auto$opt_reduce.cc:137:opt_pmux$10957
    New ctrl vector for $pmux cell $procmux$8763: $auto$opt_reduce.cc:137:opt_pmux$10959
    New ctrl vector for $pmux cell $procmux$8782: $auto$opt_reduce.cc:137:opt_pmux$10961
    New ctrl vector for $pmux cell $procmux$8802: $auto$opt_reduce.cc:137:opt_pmux$10963
    New ctrl vector for $pmux cell $procmux$8824: { $procmux$8749_CMP $procmux$8741_CMP $auto$opt_reduce.cc:137:opt_pmux$10965 }
    New ctrl vector for $pmux cell $procmux$8848: { $procmux$8749_CMP $auto$opt_reduce.cc:137:opt_pmux$10967 }
    New ctrl vector for $pmux cell $procmux$8879: $auto$opt_reduce.cc:137:opt_pmux$10969
    New ctrl vector for $pmux cell $procmux$8899: $auto$opt_reduce.cc:137:opt_pmux$10971
    New ctrl vector for $pmux cell $procmux$8925: $auto$opt_reduce.cc:137:opt_pmux$10973
    New ctrl vector for $pmux cell $procmux$8984: $auto$opt_reduce.cc:137:opt_pmux$10975
    New ctrl vector for $pmux cell $procmux$9003: $auto$opt_reduce.cc:137:opt_pmux$10977
    New ctrl vector for $pmux cell $procmux$9023: $auto$opt_reduce.cc:137:opt_pmux$10979
    New ctrl vector for $pmux cell $procmux$9045: { $procmux$8970_CMP $procmux$8962_CMP $auto$opt_reduce.cc:137:opt_pmux$10981 }
    New ctrl vector for $pmux cell $procmux$9069: { $procmux$8970_CMP $auto$opt_reduce.cc:137:opt_pmux$10983 }
    New ctrl vector for $pmux cell $procmux$9100: $auto$opt_reduce.cc:137:opt_pmux$10985
    New ctrl vector for $pmux cell $procmux$9120: $auto$opt_reduce.cc:137:opt_pmux$10987
    New ctrl vector for $pmux cell $procmux$9146: $auto$opt_reduce.cc:137:opt_pmux$10989
    New ctrl vector for $pmux cell $procmux$9205: $auto$opt_reduce.cc:137:opt_pmux$10991
    New ctrl vector for $pmux cell $procmux$9224: $auto$opt_reduce.cc:137:opt_pmux$10993
    New ctrl vector for $pmux cell $procmux$9244: $auto$opt_reduce.cc:137:opt_pmux$10995
    New ctrl vector for $pmux cell $procmux$9266: { $procmux$9191_CMP $procmux$9183_CMP $auto$opt_reduce.cc:137:opt_pmux$10997 }
    New ctrl vector for $pmux cell $procmux$9290: { $procmux$9191_CMP $auto$opt_reduce.cc:137:opt_pmux$10999 }
    New ctrl vector for $pmux cell $procmux$9321: $auto$opt_reduce.cc:137:opt_pmux$11001
    New ctrl vector for $pmux cell $procmux$9341: $auto$opt_reduce.cc:137:opt_pmux$11003
    New ctrl vector for $pmux cell $procmux$9367: $auto$opt_reduce.cc:137:opt_pmux$11005
    New ctrl vector for $pmux cell $procmux$9426: $auto$opt_reduce.cc:137:opt_pmux$11007
    New ctrl vector for $pmux cell $procmux$9445: $auto$opt_reduce.cc:137:opt_pmux$11009
    New ctrl vector for $pmux cell $procmux$9465: $auto$opt_reduce.cc:137:opt_pmux$11011
    New ctrl vector for $pmux cell $procmux$9487: { $procmux$9412_CMP $procmux$9404_CMP $auto$opt_reduce.cc:137:opt_pmux$11013 }
    New ctrl vector for $pmux cell $procmux$9511: { $procmux$9412_CMP $auto$opt_reduce.cc:137:opt_pmux$11015 }
    New ctrl vector for $pmux cell $procmux$9542: $auto$opt_reduce.cc:137:opt_pmux$11017
    New ctrl vector for $pmux cell $procmux$9562: $auto$opt_reduce.cc:137:opt_pmux$11019
    New ctrl vector for $pmux cell $procmux$9588: $auto$opt_reduce.cc:137:opt_pmux$11021
    New ctrl vector for $pmux cell $procmux$9792: $auto$opt_reduce.cc:137:opt_pmux$11023
    New ctrl vector for $pmux cell $procmux$9799: { $procmux$9781_CMP $auto$opt_reduce.cc:137:opt_pmux$11025 }
    New ctrl vector for $pmux cell $procmux$9808: { $procmux$9781_CMP $auto$opt_reduce.cc:137:opt_pmux$11027 }
    New ctrl vector for $pmux cell $procmux$9898: $auto$opt_reduce.cc:137:opt_pmux$11029
    New ctrl vector for $pmux cell $procmux$9944: $auto$opt_reduce.cc:137:opt_pmux$11031
    New ctrl vector for $pmux cell $procmux$9955: $auto$opt_reduce.cc:137:opt_pmux$11033
    New ctrl vector for $pmux cell $procmux$9962: $auto$opt_reduce.cc:137:opt_pmux$11035
    New ctrl vector for $pmux cell $procmux$9992: $auto$opt_reduce.cc:137:opt_pmux$11037
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10882: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_lui_auipc_jal \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10886: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10890: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10894: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10898: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10900: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
  Optimizing cells in module \colorlight_i5.
Performed a total of 120 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~495 debug messages>
Removed a total of 165 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10773 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10773 ($dff) from module colorlight_i5.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 1209 unused wires.
<suppressed ~142 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\picorv32.$procmux$6436: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready } -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10028.
    dead port 2/2 on $mux $procmux$10028.
    dead port 1/3 on $pmux $procmux$10037.
    dead port 1/2 on $mux $procmux$8392.
    dead port 2/2 on $mux $procmux$8392.
    dead port 1/2 on $mux $procmux$8396.
    dead port 1/2 on $mux $procmux$9944.
    dead port 2/2 on $mux $procmux$9944.
Removed 8 multiplexer ports.
<suppressed ~2912 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3661: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $auto$opt_reduce.cc:137:opt_pmux$11039 $auto$opt_reduce.cc:137:opt_pmux$10871 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4169: $auto$opt_reduce.cc:137:opt_pmux$11041
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4186: { $flatten\picorv32.$procmux$3643_CMP $auto$opt_reduce.cc:137:opt_pmux$11043 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4616: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$procmux$3645_CMP $flatten\picorv32.$procmux$3644_CMP $flatten\picorv32.$procmux$3643_CMP $flatten\picorv32.$procmux$3642_CMP $auto$opt_reduce.cc:137:opt_pmux$11045 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5181: $auto$opt_reduce.cc:137:opt_pmux$11047
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6140: { $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:380$2554_Y $auto$opt_reduce.cc:137:opt_pmux$11049 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6436: $auto$opt_reduce.cc:137:opt_pmux$11051
    New ctrl vector for $pmux cell $procmux$8049: $auto$opt_reduce.cc:137:opt_pmux$10919
  Optimizing cells in module \colorlight_i5.
Performed a total of 8 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6436.
Removed 1 multiplexer ports.
<suppressed ~2863 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.23. Rerunning OPT passes. (Maybe there is more to do..)

5.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2860 debug messages>

5.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.27. Executing OPT_DFF pass (perform DFF optimizations).

5.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.30. Finished fast OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.accelerator.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register colorlight_i5.picorv32.cpu_state.
Not marking colorlight_i5.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register colorlight_i5.picorv32.mem_wordsize.
Not marking colorlight_i5.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\picorv32.cpu_state' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10316
  root of input selection tree: $flatten\picorv32.$0\cpu_state[7:0]
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3165_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3147_Y
  found ctrl input: $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$11041
  found ctrl input: $flatten\picorv32.$procmux$3642_CMP
  found ctrl input: $flatten\picorv32.$procmux$3643_CMP
  found ctrl input: $flatten\picorv32.$procmux$3644_CMP
  found ctrl input: $flatten\picorv32.$procmux$3645_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3132_Y
  found state code: 8'01000000
  found ctrl input: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3110_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \picorv32.pcpi_int_ready
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3064_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3068_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10889
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10887
  found state code: 8'00000001
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3043_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3051_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3157_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3150_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3154_Y
  found ctrl output: $flatten\picorv32.$procmux$3647_CMP
  found ctrl output: $flatten\picorv32.$procmux$3645_CMP
  found ctrl output: $flatten\picorv32.$procmux$3644_CMP
  found ctrl output: $flatten\picorv32.$procmux$3643_CMP
  found ctrl output: $flatten\picorv32.$procmux$3642_CMP
  found ctrl output: $flatten\picorv32.$procmux$3641_CMP
  found ctrl output: $flatten\picorv32.$procmux$3640_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$10889 $auto$opt_reduce.cc:137:opt_pmux$10887 \picorv32.pcpi_int_ready \picorv32.mem_done \picorv32.instr_jal \picorv32.instr_trap \picorv32.decoder_trigger \picorv32.is_slli_srli_srai \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_beq_bne_blt_bge_bltu_bgeu $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3043_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3051_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3064_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3068_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3110_Y $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3132_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3147_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3150_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3154_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3157_Y $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3165_Y $auto$opt_reduce.cc:137:opt_pmux$11041 }
  ctrl outputs: { $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$0\cpu_state[7:0] $flatten\picorv32.$procmux$3640_CMP $flatten\picorv32.$procmux$3641_CMP $flatten\picorv32.$procmux$3642_CMP $flatten\picorv32.$procmux$3643_CMP $flatten\picorv32.$procmux$3644_CMP $flatten\picorv32.$procmux$3645_CMP $flatten\picorv32.$procmux$3647_CMP }
  transition: 8'10000000 26'-----------0--------0---0- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10-00- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------11000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------11100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11100- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------1-010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------10110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'----------------------0-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------0-1-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10111- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11111- -> 8'01000000 16'0010000000000001
  transition: 8'01000000 26'------0----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0---0- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10-00- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------11000- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------1-010- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----------------------0-1- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0-1-1- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11111- -> 8'01000000 16'1010000000000000
  transition: 8'00100000 26'00---0-000-0----0---0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0---0- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0---0- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0---0- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0---0- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10-00- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10-00- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10-00- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10-00- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------11000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------1-010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'----------------------0-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0-1-1- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0-1-1- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0-1-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0-1-1- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 26'----------00--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0---0- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10-00- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------11000- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------1-010- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------------------0-1- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0-1-1- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00000100 26'-----------0-----0--0---0- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10-00- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------11000- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--11100- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------1-010- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--10110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'----------------------0-1- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--0-1-1- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000010 26'-----------0------0-0---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------11000- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-11100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------1-010- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-10110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'----------------------0-1- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-0-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11111- -> 8'01000000 16'0010000000100000
  transition: 8'00000001 26'-----------0------0-0---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------11000- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-11100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------1-010- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-10110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'----------------------0-1- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-0-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11111- -> 8'01000000 16'0010000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10303
  root of input selection tree: $flatten\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y
  found ctrl input: $flatten\picorv32.$procmux$3640_CMP
  found ctrl input: $flatten\picorv32.$procmux$3641_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3137_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3136_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $flatten\picorv32.$procmux$6399_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3155_Y
  found ctrl output: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3148_Y
  ctrl inputs: { \picorv32.mem_do_rdata \picorv32.mem_do_wdata \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3136_Y $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3137_Y $flatten\picorv32.$procmux$3640_CMP $flatten\picorv32.$procmux$3641_CMP }
  ctrl outputs: { $flatten\picorv32.$0\mem_wordsize[1:0] $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3148_Y $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3155_Y $flatten\picorv32.$procmux$6399_CMP }
  transition:       2'00 13'------00---00 ->       2'00 5'00100
  transition:       2'00 13'------01----- ->       2'00 5'00100
  transition:       2'00 13'------0-0---1 ->       2'00 5'00100
  transition:       2'00 13'-0-0000-1---1 ->       2'00 5'00100
  transition:       2'00 13'-0-1--0-1---1 ->       2'10 5'10100
  transition:       2'00 13'-0--1-0-1---1 ->       2'01 5'01100
  transition:       2'00 13'-0---10-1---1 ->       2'00 5'00100
  transition:       2'00 13'-1----0-1---1 ->       2'00 5'00100
  transition:       2'00 13'------0-0--1- ->       2'00 5'00100
  transition:       2'00 13'0-0---0-1001- ->       2'00 5'00100
  transition:       2'00 13'0-----0-11-1- ->       2'10 5'10100
  transition:       2'00 13'0-----0-1-11- ->       2'01 5'01100
  transition:       2'00 13'0-1---0-1--1- ->       2'00 5'00100
  transition:       2'00 13'1-----0-1--1- ->       2'00 5'00100
  transition:       2'00 13'------1------ ->       2'00 5'00100
  transition:       2'10 13'------00---00 ->       2'10 5'10001
  transition:       2'10 13'------01----- ->       2'00 5'00001
  transition:       2'10 13'------0-0---1 ->       2'10 5'10001
  transition:       2'10 13'-0-0000-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0-1--0-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0--1-0-1---1 ->       2'01 5'01001
  transition:       2'10 13'-0---10-1---1 ->       2'00 5'00001
  transition:       2'10 13'-1----0-1---1 ->       2'10 5'10001
  transition:       2'10 13'------0-0--1- ->       2'10 5'10001
  transition:       2'10 13'0-0---0-1001- ->       2'10 5'10001
  transition:       2'10 13'0-----0-11-1- ->       2'10 5'10001
  transition:       2'10 13'0-----0-1-11- ->       2'01 5'01001
  transition:       2'10 13'0-1---0-1--1- ->       2'00 5'00001
  transition:       2'10 13'1-----0-1--1- ->       2'10 5'10001
  transition:       2'10 13'------1------ ->       2'10 5'10001
  transition:       2'01 13'------00---00 ->       2'01 5'01010
  transition:       2'01 13'------01----- ->       2'00 5'00010
  transition:       2'01 13'------0-0---1 ->       2'01 5'01010
  transition:       2'01 13'-0-0000-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0-1--0-1---1 ->       2'10 5'10010
  transition:       2'01 13'-0--1-0-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0---10-1---1 ->       2'00 5'00010
  transition:       2'01 13'-1----0-1---1 ->       2'01 5'01010
  transition:       2'01 13'------0-0--1- ->       2'01 5'01010
  transition:       2'01 13'0-0---0-1001- ->       2'01 5'01010
  transition:       2'01 13'0-----0-11-1- ->       2'10 5'10010
  transition:       2'01 13'0-----0-1-11- ->       2'01 5'01010
  transition:       2'01 13'0-1---0-1--1- ->       2'00 5'00010
  transition:       2'01 13'1-----0-1--1- ->       2'01 5'01010
  transition:       2'01 13'------1------ ->       2'01 5'01010

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$11062' from module `\colorlight_i5'.
Optimizing FSM `$fsm$\picorv32.cpu_state$11052' from module `\colorlight_i5'.
  Merging pattern 26'-----------0--------11100- and 26'-----------0--------11101- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10110- and 26'-----------0--------10111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11110- and 26'-----------0--------11111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11101- and 26'-----------0--------11100- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10111- and 26'-----------0--------10110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11111- and 26'-----------0--------11110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1110-- and 26'-----------0--------1111-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1111-- and 26'-----------0--------1110-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (0 1 16'0010000000000001).
  Merging pattern 26'------0----000------11100- and 26'------0----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11100- and 26'----1-1----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11100- and 26'-----------001------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11100- and 26'-----------01-------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10110- and 26'------0----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10110- and 26'----1-1----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10110- and 26'-----------001------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10110- and 26'-----------01-------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11110- and 26'------0----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11110- and 26'----1-1----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11110- and 26'-----------001------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11110- and 26'-----------01-------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11101- and 26'------0----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11101- and 26'----1-1----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11101- and 26'-----------001------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11101- and 26'-----------01-------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10111- and 26'------0----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10111- and 26'----1-1----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10111- and 26'-----------001------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10111- and 26'-----------01-------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11111- and 26'------0----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11111- and 26'----1-1----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11111- and 26'-----------001------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11111- and 26'-----------01-------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1110-- and 26'------0----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1110-- and 26'----1-1----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1110-- and 26'-----------001------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1110-- and 26'-----------01-------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1111-- and 26'------0----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1111-- and 26'----1-1----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1111-- and 26'-----------001------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1111-- and 26'-----------01-------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----0-1----000------11100- and 26'----0-1----000------11101- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10110- and 26'----0-1----000------10111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11110- and 26'----0-1----000------11111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11101- and 26'----0-1----000------11100- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10111- and 26'----0-1----000------10110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11111- and 26'----0-1----000------11110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1110-- and 26'----0-1----000------1111-- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1111-- and 26'----0-1----000------1110-- from group (1 2 16'1001000000000000).
  Merging pattern 26'--0--1-----0--10----11100- and 26'--0--1-----0--10----11101- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10110- and 26'--0--1-----0--10----10111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11110- and 26'--0--1-----0--10----11111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11101- and 26'--0--1-----0--10----11100- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10111- and 26'--0--1-----0--10----10110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11111- and 26'--0--1-----0--10----11110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1110-- and 26'--0--1-----0--10----1111-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1111-- and 26'--0--1-----0--10----1110-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--11----11100- and 26'--0--1-----0--11----11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11100- and 26'--1--1-----0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11100- and 26'-1---------0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10110- and 26'--0--1-----0--11----10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10110- and 26'--1--1-----0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10110- and 26'-1---------0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11110- and 26'--0--1-----0--11----11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11110- and 26'--1--1-----0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11110- and 26'-1---------0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11101- and 26'--0--1-----0--11----11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11101- and 26'--1--1-----0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11101- and 26'-1---------0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10111- and 26'--0--1-----0--11----10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10111- and 26'--1--1-----0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10111- and 26'-1---------0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11111- and 26'--0--1-----0--11----11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11111- and 26'--1--1-----0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11111- and 26'-1---------0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1110-- and 26'--0--1-----0--11----1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1110-- and 26'--1--1-----0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1110-- and 26'-1---------0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1111-- and 26'--0--1-----0--11----1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1111-- and 26'--1--1-----0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1111-- and 26'-1---------0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--0-----11100- and 26'--0--1-----0--0-----11101- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10110- and 26'--0--1-----0--0-----10111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11110- and 26'--0--1-----0--0-----11111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11101- and 26'--0--1-----0--0-----11100- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10111- and 26'--0--1-----0--0-----10110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11111- and 26'--0--1-----0--0-----11110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1110-- and 26'--0--1-----0--0-----1111-- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1111-- and 26'--0--1-----0--0-----1110-- from group (2 2 16'0001000000000010).
  Merging pattern 26'00---0-000-0----0---11100- and 26'00---0-000-0----0---11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11100- and 26'1----------0--------11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10110- and 26'00---0-000-0----0---10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10110- and 26'1----------0--------10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11110- and 26'00---0-000-0----0---11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11110- and 26'1----------0--------11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11101- and 26'00---0-000-0----0---11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11101- and 26'1----------0--------11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10111- and 26'00---0-000-0----0---10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10111- and 26'1----------0--------10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11111- and 26'00---0-000-0----0---11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11111- and 26'1----------0--------11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1110-- and 26'00---0-000-0----0---1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1110-- and 26'1----------0--------1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1111-- and 26'00---0-000-0----0---1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1111-- and 26'1----------0--------1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00-----0-1-0----0---11100- and 26'00-----0-1-0----0---11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11100- and 26'-------1---0--------11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10110- and 26'00-----0-1-0----0---10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10110- and 26'-------1---0--------10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11110- and 26'00-----0-1-0----0---11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11110- and 26'-------1---0--------11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11101- and 26'00-----0-1-0----0---11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11101- and 26'-------1---0--------11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10111- and 26'00-----0-1-0----0---10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10111- and 26'-------1---0--------10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11111- and 26'00-----0-1-0----0---11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11111- and 26'-------1---0--------11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1110-- and 26'00-----0-1-0----0---1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1110-- and 26'-------1---0--------1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1111-- and 26'00-----0-1-0----0---1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1111-- and 26'-------1---0--------1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----01--0----0---11100- and 26'00-----01--0----0---11101- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10110- and 26'00-----01--0----0---10111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11110- and 26'00-----01--0----0---11111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11101- and 26'00-----01--0----0---11100- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10111- and 26'00-----01--0----0---10110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11111- and 26'00-----01--0----0---11110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1110-- and 26'00-----01--0----0---1111-- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1111-- and 26'00-----01--0----0---1110-- from group (2 5 16'0000000100000010).
  Merging pattern 26'-----------0----1---11100- and 26'-----------0----1---11101- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10110- and 26'-----------0----1---10111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11110- and 26'-----------0----1---11111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11101- and 26'-----------0----1---11100- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10111- and 26'-----------0----1---10110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11111- and 26'-----------0----1---11110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1110-- and 26'-----------0----1---1111-- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1111-- and 26'-----------0----1---1110-- from group (2 6 16'0000000010000010).
  Merging pattern 26'----------00--------11100- and 26'----------00--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11100- and 26'---1------10--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10110- and 26'----------00--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10110- and 26'---1------10--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11110- and 26'----------00--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11110- and 26'---1------10--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11101- and 26'----------00--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11101- and 26'---1------10--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10111- and 26'----------00--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10111- and 26'---1------10--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11111- and 26'----------00--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11111- and 26'---1------10--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1110-- and 26'----------00--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1110-- and 26'---1------10--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1111-- and 26'----------00--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1111-- and 26'---1------10--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---0------10--------11100- and 26'---0------10--------11101- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10110- and 26'---0------10--------10111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11110- and 26'---0------10--------11111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11101- and 26'---0------10--------11100- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10111- and 26'---0------10--------10110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11111- and 26'---0------10--------11110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1110-- and 26'---0------10--------1111-- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1111-- and 26'---0------10--------1110-- from group (3 3 16'0000010000001000).
  Merging pattern 26'-----------0-----1--11100- and 26'-----------0-----1--11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10110- and 26'-----------0-----1--10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11110- and 26'-----------0-----1--11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11101- and 26'-----------0-----1--11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10111- and 26'-----------0-----1--10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11111- and 26'-----------0-----1--11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1110-- and 26'-----------0-----1--1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1111-- and 26'-----------0-----1--1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----0--11100- and 26'-----------0-----0--11101- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10110- and 26'-----------0-----0--10111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11110- and 26'-----------0-----0--11111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11101- and 26'-----------0-----0--11100- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10111- and 26'-----------0-----0--10110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11111- and 26'-----------0-----0--11110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1110-- and 26'-----------0-----0--1111-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1111-- and 26'-----------0-----0--1110-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (6 6 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$11041.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.cpu_state$11052' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$11062' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [1].

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\picorv32.cpu_state$11052' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$11062' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\picorv32.cpu_state$11052' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$11052 (\picorv32.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3165_Y
    1: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3157_Y
    2: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3154_Y
    3: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3150_Y
    4: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3147_Y
    5: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3132_Y
    6: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y
    7: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3110_Y
    8: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3082_Y
    9: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3068_Y
   10: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3064_Y
   11: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$3051_Y
   12: $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$3043_Y
   13: $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y
   14: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
   15: \picorv32.is_sll_srl_sra
   16: \picorv32.is_sb_sh_sw
   17: \picorv32.is_slli_srli_srai
   18: \picorv32.decoder_trigger
   19: \picorv32.instr_trap
   20: \picorv32.instr_jal
   21: \picorv32.mem_done
   22: \picorv32.pcpi_int_ready
   23: $auto$opt_reduce.cc:137:opt_pmux$10887
   24: $auto$opt_reduce.cc:137:opt_pmux$10889

  Output signals:
    0: $flatten\picorv32.$procmux$3647_CMP
    1: $flatten\picorv32.$procmux$3645_CMP
    2: $flatten\picorv32.$procmux$3644_CMP
    3: $flatten\picorv32.$procmux$3643_CMP
    4: $flatten\picorv32.$procmux$3642_CMP
    5: $flatten\picorv32.$procmux$3641_CMP
    6: $flatten\picorv32.$procmux$3640_CMP
    7: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'--------------------11000   ->     0 8'00000001
      1:     0 25'-----------0--------10-00   ->     0 8'00000001
      2:     0 25'--------------------1-010   ->     0 8'00000001
      3:     0 25'-----------0--------0---0   ->     0 8'00000001
      4:     0 25'-----------0--------10101   ->     0 8'00000001
      5:     0 25'----------------------0-1   ->     0 8'00000001
      6:     0 25'-----------0--------0-1-1   ->     0 8'00000001
      7:     0 25'-----------0--------1011-   ->     0 8'00000001
      8:     0 25'-----------0--------111--   ->     0 8'00000001
      9:     0 25'-----------1--------10-00   ->     1 8'00000001
     10:     0 25'-----------1--------0---0   ->     1 8'00000001
     11:     0 25'-----------1--------10101   ->     1 8'00000001
     12:     0 25'-----------1--------0-1-1   ->     1 8'00000001
     13:     0 25'-----------1--------1011-   ->     1 8'00000001
     14:     0 25'-----------1--------111--   ->     1 8'00000001
     15:     1 25'--------------------11000   ->     0 8'10000000
     16:     1 25'--------------------1-010   ->     0 8'10000000
     17:     1 25'----------------------0-1   ->     0 8'10000000
     18:     1 25'------0----000------10-00   ->     1 8'10000000
     19:     1 25'----1-1----000------10-00   ->     1 8'10000000
     20:     1 25'-----------001------10-00   ->     1 8'10000000
     21:     1 25'-----------01-------10-00   ->     1 8'10000000
     22:     1 25'-----------1--------10-00   ->     1 8'10000000
     23:     1 25'------0----000------0---0   ->     1 8'10000000
     24:     1 25'----1-1----000------0---0   ->     1 8'10000000
     25:     1 25'-----------001------0---0   ->     1 8'10000000
     26:     1 25'-----------01-------0---0   ->     1 8'10000000
     27:     1 25'-----------1--------0---0   ->     1 8'10000000
     28:     1 25'------0----000------10101   ->     1 8'10000000
     29:     1 25'----1-1----000------10101   ->     1 8'10000000
     30:     1 25'-----------001------10101   ->     1 8'10000000
     31:     1 25'-----------01-------10101   ->     1 8'10000000
     32:     1 25'-----------1--------10101   ->     1 8'10000000
     33:     1 25'------0----000------0-1-1   ->     1 8'10000000
     34:     1 25'----1-1----000------0-1-1   ->     1 8'10000000
     35:     1 25'-----------001------0-1-1   ->     1 8'10000000
     36:     1 25'-----------01-------0-1-1   ->     1 8'10000000
     37:     1 25'-----------1--------0-1-1   ->     1 8'10000000
     38:     1 25'------0----000------1011-   ->     1 8'10000000
     39:     1 25'----1-1----000------1011-   ->     1 8'10000000
     40:     1 25'-----------001------1011-   ->     1 8'10000000
     41:     1 25'-----------01-------1011-   ->     1 8'10000000
     42:     1 25'-----------1--------1011-   ->     1 8'10000000
     43:     1 25'------0----000------111--   ->     1 8'10000000
     44:     1 25'----1-1----000------111--   ->     1 8'10000000
     45:     1 25'-----------001------111--   ->     1 8'10000000
     46:     1 25'-----------01-------111--   ->     1 8'10000000
     47:     1 25'-----------1--------111--   ->     1 8'10000000
     48:     1 25'----0-1----000------10-00   ->     2 8'10000000
     49:     1 25'----0-1----000------0---0   ->     2 8'10000000
     50:     1 25'----0-1----000------10101   ->     2 8'10000000
     51:     1 25'----0-1----000------0-1-1   ->     2 8'10000000
     52:     1 25'----0-1----000------1011-   ->     2 8'10000000
     53:     1 25'----0-1----000------111--   ->     2 8'10000000
     54:     2 25'--------------------11000   ->     0 8'00000010
     55:     2 25'--0--1-----0--10----10-00   ->     0 8'00000010
     56:     2 25'--------------------1-010   ->     0 8'00000010
     57:     2 25'--0--1-----0--10----0---0   ->     0 8'00000010
     58:     2 25'--0--1-----0--10----10101   ->     0 8'00000010
     59:     2 25'----------------------0-1   ->     0 8'00000010
     60:     2 25'--0--1-----0--10----0-1-1   ->     0 8'00000010
     61:     2 25'--0--1-----0--10----1011-   ->     0 8'00000010
     62:     2 25'--0--1-----0--10----111--   ->     0 8'00000010
     63:     2 25'--0--1-----0--11----10-00   ->     1 8'00000010
     64:     2 25'--1--1-----0--------10-00   ->     1 8'00000010
     65:     2 25'-1---------0--------10-00   ->     1 8'00000010
     66:     2 25'-----------1--------10-00   ->     1 8'00000010
     67:     2 25'--0--1-----0--11----0---0   ->     1 8'00000010
     68:     2 25'--1--1-----0--------0---0   ->     1 8'00000010
     69:     2 25'-1---------0--------0---0   ->     1 8'00000010
     70:     2 25'-----------1--------0---0   ->     1 8'00000010
     71:     2 25'--0--1-----0--11----10101   ->     1 8'00000010
     72:     2 25'--1--1-----0--------10101   ->     1 8'00000010
     73:     2 25'-1---------0--------10101   ->     1 8'00000010
     74:     2 25'-----------1--------10101   ->     1 8'00000010
     75:     2 25'--0--1-----0--11----0-1-1   ->     1 8'00000010
     76:     2 25'--1--1-----0--------0-1-1   ->     1 8'00000010
     77:     2 25'-1---------0--------0-1-1   ->     1 8'00000010
     78:     2 25'-----------1--------0-1-1   ->     1 8'00000010
     79:     2 25'--0--1-----0--11----1011-   ->     1 8'00000010
     80:     2 25'--1--1-----0--------1011-   ->     1 8'00000010
     81:     2 25'-1---------0--------1011-   ->     1 8'00000010
     82:     2 25'-----------1--------1011-   ->     1 8'00000010
     83:     2 25'--0--1-----0--11----111--   ->     1 8'00000010
     84:     2 25'--1--1-----0--------111--   ->     1 8'00000010
     85:     2 25'-1---------0--------111--   ->     1 8'00000010
     86:     2 25'-----------1--------111--   ->     1 8'00000010
     87:     2 25'--0--1-----0--0-----10-00   ->     2 8'00000010
     88:     2 25'--0--1-----0--0-----0---0   ->     2 8'00000010
     89:     2 25'--0--1-----0--0-----10101   ->     2 8'00000010
     90:     2 25'--0--1-----0--0-----0-1-1   ->     2 8'00000010
     91:     2 25'--0--1-----0--0-----1011-   ->     2 8'00000010
     92:     2 25'--0--1-----0--0-----111--   ->     2 8'00000010
     93:     2 25'00---0-000-0----0---10-00   ->     3 8'00000010
     94:     2 25'1----------0--------10-00   ->     3 8'00000010
     95:     2 25'00---0-000-0----0---0---0   ->     3 8'00000010
     96:     2 25'1----------0--------0---0   ->     3 8'00000010
     97:     2 25'00---0-000-0----0---10101   ->     3 8'00000010
     98:     2 25'1----------0--------10101   ->     3 8'00000010
     99:     2 25'00---0-000-0----0---0-1-1   ->     3 8'00000010
    100:     2 25'1----------0--------0-1-1   ->     3 8'00000010
    101:     2 25'00---0-000-0----0---1011-   ->     3 8'00000010
    102:     2 25'1----------0--------1011-   ->     3 8'00000010
    103:     2 25'00---0-000-0----0---111--   ->     3 8'00000010
    104:     2 25'1----------0--------111--   ->     3 8'00000010
    105:     2 25'00-----0-1-0----0---10-00   ->     4 8'00000010
    106:     2 25'-------1---0--------10-00   ->     4 8'00000010
    107:     2 25'00-----0-1-0----0---0---0   ->     4 8'00000010
    108:     2 25'-------1---0--------0---0   ->     4 8'00000010
    109:     2 25'00-----0-1-0----0---10101   ->     4 8'00000010
    110:     2 25'-------1---0--------10101   ->     4 8'00000010
    111:     2 25'00-----0-1-0----0---0-1-1   ->     4 8'00000010
    112:     2 25'-------1---0--------0-1-1   ->     4 8'00000010
    113:     2 25'00-----0-1-0----0---1011-   ->     4 8'00000010
    114:     2 25'-------1---0--------1011-   ->     4 8'00000010
    115:     2 25'00-----0-1-0----0---111--   ->     4 8'00000010
    116:     2 25'-------1---0--------111--   ->     4 8'00000010
    117:     2 25'00-----01--0----0---10-00   ->     5 8'00000010
    118:     2 25'00-----01--0----0---0---0   ->     5 8'00000010
    119:     2 25'00-----01--0----0---10101   ->     5 8'00000010
    120:     2 25'00-----01--0----0---0-1-1   ->     5 8'00000010
    121:     2 25'00-----01--0----0---1011-   ->     5 8'00000010
    122:     2 25'00-----01--0----0---111--   ->     5 8'00000010
    123:     2 25'-----------0----1---10-00   ->     6 8'00000010
    124:     2 25'-----------0----1---0---0   ->     6 8'00000010
    125:     2 25'-----------0----1---10101   ->     6 8'00000010
    126:     2 25'-----------0----1---0-1-1   ->     6 8'00000010
    127:     2 25'-----------0----1---1011-   ->     6 8'00000010
    128:     2 25'-----------0----1---111--   ->     6 8'00000010
    129:     3 25'--------------------11000   ->     0 8'00001000
    130:     3 25'--------------------1-010   ->     0 8'00001000
    131:     3 25'----------------------0-1   ->     0 8'00001000
    132:     3 25'----------00--------10-00   ->     1 8'00001000
    133:     3 25'---1------10--------10-00   ->     1 8'00001000
    134:     3 25'-----------1--------10-00   ->     1 8'00001000
    135:     3 25'----------00--------0---0   ->     1 8'00001000
    136:     3 25'---1------10--------0---0   ->     1 8'00001000
    137:     3 25'-----------1--------0---0   ->     1 8'00001000
    138:     3 25'----------00--------10101   ->     1 8'00001000
    139:     3 25'---1------10--------10101   ->     1 8'00001000
    140:     3 25'-----------1--------10101   ->     1 8'00001000
    141:     3 25'----------00--------0-1-1   ->     1 8'00001000
    142:     3 25'---1------10--------0-1-1   ->     1 8'00001000
    143:     3 25'-----------1--------0-1-1   ->     1 8'00001000
    144:     3 25'----------00--------1011-   ->     1 8'00001000
    145:     3 25'---1------10--------1011-   ->     1 8'00001000
    146:     3 25'-----------1--------1011-   ->     1 8'00001000
    147:     3 25'----------00--------111--   ->     1 8'00001000
    148:     3 25'---1------10--------111--   ->     1 8'00001000
    149:     3 25'-----------1--------111--   ->     1 8'00001000
    150:     3 25'---0------10--------10-00   ->     3 8'00001000
    151:     3 25'---0------10--------0---0   ->     3 8'00001000
    152:     3 25'---0------10--------10101   ->     3 8'00001000
    153:     3 25'---0------10--------0-1-1   ->     3 8'00001000
    154:     3 25'---0------10--------1011-   ->     3 8'00001000
    155:     3 25'---0------10--------111--   ->     3 8'00001000
    156:     4 25'--------------------11000   ->     0 8'00010000
    157:     4 25'--------------------1-010   ->     0 8'00010000
    158:     4 25'----------------------0-1   ->     0 8'00010000
    159:     4 25'-----------0-----1--10-00   ->     1 8'00010000
    160:     4 25'-----------1--------10-00   ->     1 8'00010000
    161:     4 25'-----------0-----1--0---0   ->     1 8'00010000
    162:     4 25'-----------1--------0---0   ->     1 8'00010000
    163:     4 25'-----------0-----1--10101   ->     1 8'00010000
    164:     4 25'-----------1--------10101   ->     1 8'00010000
    165:     4 25'-----------0-----1--0-1-1   ->     1 8'00010000
    166:     4 25'-----------1--------0-1-1   ->     1 8'00010000
    167:     4 25'-----------0-----1--1011-   ->     1 8'00010000
    168:     4 25'-----------1--------1011-   ->     1 8'00010000
    169:     4 25'-----------0-----1--111--   ->     1 8'00010000
    170:     4 25'-----------1--------111--   ->     1 8'00010000
    171:     4 25'-----------0-----0--10-00   ->     4 8'00010000
    172:     4 25'-----------0-----0--0---0   ->     4 8'00010000
    173:     4 25'-----------0-----0--10101   ->     4 8'00010000
    174:     4 25'-----------0-----0--0-1-1   ->     4 8'00010000
    175:     4 25'-----------0-----0--1011-   ->     4 8'00010000
    176:     4 25'-----------0-----0--111--   ->     4 8'00010000
    177:     5 25'--------------------11000   ->     0 8'00100000
    178:     5 25'--------------------1-010   ->     0 8'00100000
    179:     5 25'----------------------0-1   ->     0 8'00100000
    180:     5 25'-----------0------1110-00   ->     1 8'00100000
    181:     5 25'-----------1--------10-00   ->     1 8'00100000
    182:     5 25'-----------0------110---0   ->     1 8'00100000
    183:     5 25'-----------1--------0---0   ->     1 8'00100000
    184:     5 25'-----------0------1110101   ->     1 8'00100000
    185:     5 25'-----------1--------10101   ->     1 8'00100000
    186:     5 25'-----------0------110-1-1   ->     1 8'00100000
    187:     5 25'-----------1--------0-1-1   ->     1 8'00100000
    188:     5 25'-----------0------111011-   ->     1 8'00100000
    189:     5 25'-----------1--------1011-   ->     1 8'00100000
    190:     5 25'-----------0------11111--   ->     1 8'00100000
    191:     5 25'-----------1--------111--   ->     1 8'00100000
    192:     5 25'-----------0------1010-00   ->     5 8'00100000
    193:     5 25'-----------0------0-10-00   ->     5 8'00100000
    194:     5 25'-----------0------100---0   ->     5 8'00100000
    195:     5 25'-----------0------0-0---0   ->     5 8'00100000
    196:     5 25'-----------0------1010101   ->     5 8'00100000
    197:     5 25'-----------0------0-10101   ->     5 8'00100000
    198:     5 25'-----------0------100-1-1   ->     5 8'00100000
    199:     5 25'-----------0------0-0-1-1   ->     5 8'00100000
    200:     5 25'-----------0------101011-   ->     5 8'00100000
    201:     5 25'-----------0------0-1011-   ->     5 8'00100000
    202:     5 25'-----------0------10111--   ->     5 8'00100000
    203:     5 25'-----------0------0-111--   ->     5 8'00100000
    204:     6 25'--------------------11000   ->     0 8'01000000
    205:     6 25'--------------------1-010   ->     0 8'01000000
    206:     6 25'----------------------0-1   ->     0 8'01000000
    207:     6 25'-----------0------1110-00   ->     1 8'01000000
    208:     6 25'-----------1--------10-00   ->     1 8'01000000
    209:     6 25'-----------0------110---0   ->     1 8'01000000
    210:     6 25'-----------1--------0---0   ->     1 8'01000000
    211:     6 25'-----------0------1110101   ->     1 8'01000000
    212:     6 25'-----------1--------10101   ->     1 8'01000000
    213:     6 25'-----------0------110-1-1   ->     1 8'01000000
    214:     6 25'-----------1--------0-1-1   ->     1 8'01000000
    215:     6 25'-----------0------111011-   ->     1 8'01000000
    216:     6 25'-----------1--------1011-   ->     1 8'01000000
    217:     6 25'-----------0------11111--   ->     1 8'01000000
    218:     6 25'-----------1--------111--   ->     1 8'01000000
    219:     6 25'-----------0------1010-00   ->     6 8'01000000
    220:     6 25'-----------0------0-10-00   ->     6 8'01000000
    221:     6 25'-----------0------100---0   ->     6 8'01000000
    222:     6 25'-----------0------0-0---0   ->     6 8'01000000
    223:     6 25'-----------0------1010101   ->     6 8'01000000
    224:     6 25'-----------0------0-10101   ->     6 8'01000000
    225:     6 25'-----------0------100-1-1   ->     6 8'01000000
    226:     6 25'-----------0------0-0-1-1   ->     6 8'01000000
    227:     6 25'-----------0------101011-   ->     6 8'01000000
    228:     6 25'-----------0------0-1011-   ->     6 8'01000000
    229:     6 25'-----------0------10111--   ->     6 8'01000000
    230:     6 25'-----------0------0-111--   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$11062' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$11062 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\picorv32.$procmux$3641_CMP
    1: $flatten\picorv32.$procmux$3640_CMP
    2: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3137_Y
    3: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3136_Y
    4: $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3128_Y
    5: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2960_Y
    6: $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2918_Y
    7: \picorv32.instr_sw
    8: \picorv32.instr_sh
    9: \picorv32.instr_sb
   10: \picorv32.instr_lw
   11: \picorv32.mem_do_wdata
   12: \picorv32.mem_do_rdata

  Output signals:
    0: $flatten\picorv32.$procmux$6399_CMP
    1: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3155_Y
    2: $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3148_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------00---00   ->     0 3'100
      1:     0 13'------0-0---1   ->     0 3'100
      2:     0 13'-0-0000-1---1   ->     0 3'100
      3:     0 13'-0---10-1---1   ->     0 3'100
      4:     0 13'-1----0-1---1   ->     0 3'100
      5:     0 13'0-0---0-1001-   ->     0 3'100
      6:     0 13'------0-0--1-   ->     0 3'100
      7:     0 13'0-1---0-1--1-   ->     0 3'100
      8:     0 13'1-----0-1--1-   ->     0 3'100
      9:     0 13'------01-----   ->     0 3'100
     10:     0 13'------1------   ->     0 3'100
     11:     0 13'-0-1--0-1---1   ->     1 3'100
     12:     0 13'0-----0-11-1-   ->     1 3'100
     13:     0 13'-0--1-0-1---1   ->     2 3'100
     14:     0 13'0-----0-1-11-   ->     2 3'100
     15:     1 13'-0---10-1---1   ->     0 3'001
     16:     1 13'0-1---0-1--1-   ->     0 3'001
     17:     1 13'------01-----   ->     0 3'001
     18:     1 13'------00---00   ->     1 3'001
     19:     1 13'------0-0---1   ->     1 3'001
     20:     1 13'-0-0000-1---1   ->     1 3'001
     21:     1 13'-0-1--0-1---1   ->     1 3'001
     22:     1 13'-1----0-1---1   ->     1 3'001
     23:     1 13'0-0---0-1001-   ->     1 3'001
     24:     1 13'0-----0-11-1-   ->     1 3'001
     25:     1 13'------0-0--1-   ->     1 3'001
     26:     1 13'1-----0-1--1-   ->     1 3'001
     27:     1 13'------1------   ->     1 3'001
     28:     1 13'-0--1-0-1---1   ->     2 3'001
     29:     1 13'0-----0-1-11-   ->     2 3'001
     30:     2 13'-0---10-1---1   ->     0 3'010
     31:     2 13'0-1---0-1--1-   ->     0 3'010
     32:     2 13'------01-----   ->     0 3'010
     33:     2 13'-0-1--0-1---1   ->     1 3'010
     34:     2 13'0-----0-11-1-   ->     1 3'010
     35:     2 13'------00---00   ->     2 3'010
     36:     2 13'------0-0---1   ->     2 3'010
     37:     2 13'-0-0000-1---1   ->     2 3'010
     38:     2 13'-0--1-0-1---1   ->     2 3'010
     39:     2 13'-1----0-1---1   ->     2 3'010
     40:     2 13'0-0---0-1001-   ->     2 3'010
     41:     2 13'0-----0-1-11-   ->     2 3'010
     42:     2 13'------0-0--1-   ->     2 3'010
     43:     2 13'1-----0-1--1-   ->     2 3'010
     44:     2 13'------1------   ->     2 3'010

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\picorv32.cpu_state$11052' from module `\colorlight_i5'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$11062' from module `\colorlight_i5'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\picorv32.$procmux$4299.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4312.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4312.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4359.
    dead port 3/6 on $pmux $flatten\picorv32.$procmux$4547.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4563.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4563.
    dead port 2/5 on $pmux $flatten\picorv32.$procmux$4831.
    dead port 1/4 on $pmux $flatten\picorv32.$procmux$4841.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4841.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$4841.
    dead port 4/4 on $pmux $flatten\picorv32.$procmux$4841.
    dead port 1/3 on $pmux $flatten\picorv32.$procmux$5040.
Removed 13 multiplexer ports.
<suppressed ~2504 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10878: { \picorv32.cpu_state [6:4] \picorv32.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10876: \picorv32.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10874: { \picorv32.cpu_state [6] \picorv32.cpu_state [4:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10872: { \picorv32.cpu_state [6:2] \picorv32.cpu_state [0] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 4 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10835 ($dff) from module colorlight_i5 (D = $procmux$7044_Y, Q = \wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11873 ($sdff) from module colorlight_i5 (D = $procmux$7042_Y, Q = \wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10834 ($dff) from module colorlight_i5 (D = $procmux$7051_Y, Q = \wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10832 ($dff) from module colorlight_i5 (D = { $procmux$6688_Y $procmux$7027_Y $procmux$6700_Y $procmux$6709_Y }, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11880 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$11880 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$11880 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$11880 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10829 ($dff) from module colorlight_i5 (D = $procmux$7085_Y, Q = \wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11893 ($sdff) from module colorlight_i5 (D = $procmux$7083_Y, Q = \wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10828 ($dff) from module colorlight_i5 (D = $procmux$7089_Y, Q = \wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11895 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10827 ($dff) from module colorlight_i5 (D = $procmux$7093_Y, Q = \wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11897 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10826 ($dff) from module colorlight_i5 (D = $procmux$7097_Y, Q = \wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11899 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10825 ($dff) from module colorlight_i5 (D = $or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4559$915_Y, Q = \wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10824 ($dff) from module colorlight_i5 (D = $procmux$7105_Y, Q = \storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11906 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \storage).
Adding SRST signal on $procdff$10823 ($dff) from module colorlight_i5 (D = $procmux$7109_Y, Q = \start_csr_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11908 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \start_csr_storage).
Adding SRST signal on $procdff$10822 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_control0_re, Q = \start_csr_re, rval = 1'0).
Adding SRST signal on $procdff$10821 ($dff) from module colorlight_i5 (D = $procmux$7113_Y, Q = \spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$11911 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spiflash_phy_storage).
Adding EN signal on $procdff$10820 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10819 ($dff) from module colorlight_i5 (D = $procmux$7121_Y, Q = \spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11914 ($sdff) from module colorlight_i5 (D = $procmux$7121_Y, Q = \spiflash_phy_sr_out).
Adding EN signal on $procdff$10818 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10817 ($dff) from module colorlight_i5 (D = $procmux$7134_Y, Q = \spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10815 ($dff) from module colorlight_i5 (D = { \spiflash_phy_posedge \spiflash_phy_posedge_reg [1] }, Q = \spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10813 ($dff) from module colorlight_i5 (D = $procmux$7142_Y, Q = \spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11921 ($sdff) from module colorlight_i5 (D = \spiflash_phy_storage, Q = \spiflash_phy_div).
Adding SRST signal on $procdff$10812 ($dff) from module colorlight_i5 (D = $procmux$7147_Y, Q = \spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$11923 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1304_Y, Q = \spiflash_phy_count).
Adding SRST signal on $procdff$10811 ($dff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6067$1301_Y, Q = \spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10810 ($dff) from module colorlight_i5 (D = \spiflash_phy_clk, Q = \spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10809 ($dff) from module colorlight_i5 (D = $procmux$7155_Y, Q = \spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11937 ($sdff) from module colorlight_i5 (D = $not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3096$391_Y, Q = \spiflash_phy_clk).
Adding SRST signal on $procdff$10808 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10807 ($dff) from module colorlight_i5 (D = $procmux$7162_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$11944 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1245_Y, Q = \socbushandler_count).
Adding EN signal on $procdff$10806 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \sdram_wrdata_storage).
Adding SRST signal on $procdff$10804 ($dff) from module colorlight_i5 (D = $procmux$7172_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10803 ($dff) from module colorlight_i5 (D = $procmux$7179_Y [1:0], Q = \sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10803 ($dff) from module colorlight_i5 (D = $procmux$7182_Y [2], Q = \sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11957 ($sdff) from module colorlight_i5 (D = $procmux$7182_Y [2], Q = \sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$11954 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6638$1423_Y [1:0], Q = \sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10802 ($dff) from module colorlight_i5 (D = $procmux$7191_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10801 ($dff) from module colorlight_i5 (D = $procmux$7195_Y, Q = \sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11963 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6608$1417_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$10800 ($dff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6100$1307_Y, Q = \sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10799 ($dff) from module colorlight_i5 (D = $procmux$7205_Y, Q = \sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11970 ($sdff) from module colorlight_i5 (D = $procmux$7205_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$10798 ($dff) from module colorlight_i5 (D = $procmux$7212_Y, Q = \sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11974 ($sdff) from module colorlight_i5 (D = $procmux$7212_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$10797 ($dff) from module colorlight_i5 (D = $procmux$7221_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10796 ($dff) from module colorlight_i5 (D = $procmux$7225_Y, Q = \sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11979 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6623$1420_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$10795 ($dff) from module colorlight_i5 (D = $procmux$7232_Y, Q = \sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$11983 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$10794 ($dff) from module colorlight_i5 (D = $procmux$7239_Y, Q = \sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11985 ($sdff) from module colorlight_i5 (D = $procmux$7239_Y, Q = \sdram_sequencer_trigger).
Adding SRST signal on $procdff$10793 ($dff) from module colorlight_i5 (D = $procmux$6955_Y, Q = \sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10792 ($dff) from module colorlight_i5 (D = $procmux$7248_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11992 ($sdff) from module colorlight_i5 (D = $procmux$7246_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$10790 ($dff) from module colorlight_i5 (D = $procmux$7255_Y, Q = \sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11996 ($sdff) from module colorlight_i5 (D = \sdram_csr_dfi_p0_rddata, Q = \sdram_rddata_status).
Adding SRST signal on $procdff$10788 ($dff) from module colorlight_i5 (D = $procmux$6994_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10787 ($dff) from module colorlight_i5 (D = $procmux$7261_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12003 ($sdff) from module colorlight_i5 (D = $procmux$7259_Y, Q = \sdram_postponer_count).
Adding SRST signal on $procdff$10786 ($dff) from module colorlight_i5 (D = \sdram_twtrcon_valid, Q = \sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10785 ($dff) from module colorlight_i5 (D = $not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6596$1415_Y, Q = \sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10784 ($dff) from module colorlight_i5 (D = $and$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5832$1231_Y, Q = \sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10783 ($dff) from module colorlight_i5 (D = $not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6595$1414_Y, Q = \sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10781 ($dff) from module colorlight_i5 (D = $not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6594$1413_Y, Q = \sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10780 ($dff) from module colorlight_i5 (D = \rhs_self16, Q = \sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10779 ($dff) from module colorlight_i5 (D = \self1, Q = \sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10778 ($dff) from module colorlight_i5 (D = $procmux$7265_Y, Q = \sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12024 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \sdram_command_storage).
Adding SRST signal on $procdff$10776 ($dff) from module colorlight_i5 (D = $procmux$6959_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10775 ($dff) from module colorlight_i5 (D = $procmux$6969_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10774 ($dff) from module colorlight_i5 (D = $procmux$6976_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10772 ($dff) from module colorlight_i5 (D = $procmux$6986_Y [9:0], Q = \sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10772 ($dff) from module colorlight_i5 (D = $procmux$6988_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10771 ($dff) from module colorlight_i5 (D = $procmux$7306_Y, Q = \sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12041 ($sdff) from module colorlight_i5 (D = $procmux$7277_Y, Q = \sdram_choose_req_grant).
Adding SRST signal on $procdff$10769 ($dff) from module colorlight_i5 (D = $procmux$7353_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10768 ($dff) from module colorlight_i5 (D = $procmux$7363_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12058 ($sdff) from module colorlight_i5 (D = $procmux$7363_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10767 ($dff) from module colorlight_i5 (D = $procmux$7369_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10766 ($dff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12065 ($sdff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10765 ($dff) from module colorlight_i5 (D = $procmux$7385_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10764 ($dff) from module colorlight_i5 (D = $procmux$7392_Y [0], Q = \sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10764 ($dff) from module colorlight_i5 (D = $procmux$7395_Y [1], Q = \sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12075 ($sdff) from module colorlight_i5 (D = $procmux$7395_Y [1], Q = \sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12072 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6458$1405_Y [0], Q = \sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10763 ($dff) from module colorlight_i5 (D = $procmux$7399_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12080 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10762 ($dff) from module colorlight_i5 (D = $procmux$7409_Y, Q = \sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12084 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine3_row).
Adding SRST signal on $procdff$10761 ($dff) from module colorlight_i5 (D = $procmux$7413_Y, Q = \sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12090 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6398$1388_Y, Q = \sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10760 ($dff) from module colorlight_i5 (D = $procmux$7417_Y, Q = \sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12092 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_source_valid, Q = \sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10759 ($dff) from module colorlight_i5 (D = $procmux$7421_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12094 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [0], Q = \sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10758 ($dff) from module colorlight_i5 (D = $procmux$7425_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12096 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [19:1], Q = \sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10755 ($dff) from module colorlight_i5 (D = $procmux$7438_Y, Q = \sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12098 ($sdff) from module colorlight_i5 (D = $procmux$7438_Y, Q = \sdram_bankmachine3_level).
Adding SRST signal on $procdff$10754 ($dff) from module colorlight_i5 (D = $procmux$7442_Y, Q = \sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12106 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6401$1389_Y, Q = \sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10753 ($dff) from module colorlight_i5 (D = $procmux$7448_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10752 ($dff) from module colorlight_i5 (D = $procmux$7458_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12111 ($sdff) from module colorlight_i5 (D = $procmux$7458_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10751 ($dff) from module colorlight_i5 (D = $procmux$7464_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10750 ($dff) from module colorlight_i5 (D = $procmux$7474_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12118 ($sdff) from module colorlight_i5 (D = $procmux$7474_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10749 ($dff) from module colorlight_i5 (D = $procmux$7480_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10748 ($dff) from module colorlight_i5 (D = $procmux$7487_Y [0], Q = \sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10748 ($dff) from module colorlight_i5 (D = $procmux$7490_Y [1], Q = \sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12128 ($sdff) from module colorlight_i5 (D = $procmux$7490_Y [1], Q = \sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12125 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6382$1383_Y [0], Q = \sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10747 ($dff) from module colorlight_i5 (D = $procmux$7494_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12133 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10746 ($dff) from module colorlight_i5 (D = $procmux$7504_Y, Q = \sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12137 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine2_row).
Adding SRST signal on $procdff$10745 ($dff) from module colorlight_i5 (D = $procmux$7508_Y, Q = \sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12143 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6322$1366_Y, Q = \sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10744 ($dff) from module colorlight_i5 (D = $procmux$7512_Y, Q = \sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12145 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_source_valid, Q = \sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10743 ($dff) from module colorlight_i5 (D = $procmux$7516_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12147 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [0], Q = \sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10742 ($dff) from module colorlight_i5 (D = $procmux$7520_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12149 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [19:1], Q = \sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10739 ($dff) from module colorlight_i5 (D = $procmux$7533_Y, Q = \sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12151 ($sdff) from module colorlight_i5 (D = $procmux$7533_Y, Q = \sdram_bankmachine2_level).
Adding SRST signal on $procdff$10738 ($dff) from module colorlight_i5 (D = $procmux$7537_Y, Q = \sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12159 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6325$1367_Y, Q = \sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10737 ($dff) from module colorlight_i5 (D = $procmux$7543_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10736 ($dff) from module colorlight_i5 (D = $procmux$7553_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12164 ($sdff) from module colorlight_i5 (D = $procmux$7553_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10735 ($dff) from module colorlight_i5 (D = $procmux$7559_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10734 ($dff) from module colorlight_i5 (D = $procmux$7569_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12171 ($sdff) from module colorlight_i5 (D = $procmux$7569_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10733 ($dff) from module colorlight_i5 (D = $procmux$7575_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10732 ($dff) from module colorlight_i5 (D = $procmux$7582_Y [0], Q = \sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10732 ($dff) from module colorlight_i5 (D = $procmux$7585_Y [1], Q = \sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12181 ($sdff) from module colorlight_i5 (D = $procmux$7585_Y [1], Q = \sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12178 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6306$1361_Y [0], Q = \sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10731 ($dff) from module colorlight_i5 (D = $procmux$7589_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12186 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10730 ($dff) from module colorlight_i5 (D = $procmux$7599_Y, Q = \sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12190 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine1_row).
Adding SRST signal on $procdff$10729 ($dff) from module colorlight_i5 (D = $procmux$7603_Y, Q = \sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12196 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6246$1344_Y, Q = \sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10728 ($dff) from module colorlight_i5 (D = $procmux$7607_Y, Q = \sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12198 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_source_valid, Q = \sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10727 ($dff) from module colorlight_i5 (D = $procmux$7611_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12200 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [0], Q = \sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10726 ($dff) from module colorlight_i5 (D = $procmux$7615_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12202 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [19:1], Q = \sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10723 ($dff) from module colorlight_i5 (D = $procmux$7628_Y, Q = \sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12204 ($sdff) from module colorlight_i5 (D = $procmux$7628_Y, Q = \sdram_bankmachine1_level).
Adding SRST signal on $procdff$10722 ($dff) from module colorlight_i5 (D = $procmux$7632_Y, Q = \sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12212 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6249$1345_Y, Q = \sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10721 ($dff) from module colorlight_i5 (D = $procmux$7638_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10720 ($dff) from module colorlight_i5 (D = $procmux$7648_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12217 ($sdff) from module colorlight_i5 (D = $procmux$7648_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10719 ($dff) from module colorlight_i5 (D = $procmux$7654_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10718 ($dff) from module colorlight_i5 (D = $procmux$7664_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12224 ($sdff) from module colorlight_i5 (D = $procmux$7664_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10717 ($dff) from module colorlight_i5 (D = $procmux$7670_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10716 ($dff) from module colorlight_i5 (D = $procmux$7677_Y [0], Q = \sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10716 ($dff) from module colorlight_i5 (D = $procmux$7680_Y [1], Q = \sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12234 ($sdff) from module colorlight_i5 (D = $procmux$7680_Y [1], Q = \sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12231 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1339_Y [0], Q = \sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10715 ($dff) from module colorlight_i5 (D = $procmux$7684_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12239 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10714 ($dff) from module colorlight_i5 (D = $procmux$7694_Y, Q = \sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12243 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine0_row).
Adding SRST signal on $procdff$10713 ($dff) from module colorlight_i5 (D = $procmux$7698_Y, Q = \sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12249 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1322_Y, Q = \sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10712 ($dff) from module colorlight_i5 (D = $procmux$7702_Y, Q = \sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12251 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_source_valid, Q = \sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10711 ($dff) from module colorlight_i5 (D = $procmux$7706_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12253 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [0], Q = \sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10710 ($dff) from module colorlight_i5 (D = $procmux$7710_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12255 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [19:1], Q = \sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10707 ($dff) from module colorlight_i5 (D = $procmux$7723_Y, Q = \sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12257 ($sdff) from module colorlight_i5 (D = $procmux$7723_Y, Q = \sdram_bankmachine0_level).
Adding SRST signal on $procdff$10706 ($dff) from module colorlight_i5 (D = $procmux$7727_Y, Q = \sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12265 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6173$1323_Y, Q = \sdram_bankmachine0_consume).
Adding EN signal on $procdff$10705 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \sdram_baddress_storage).
Adding EN signal on $procdff$10703 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \sdram_address_storage).
Adding SRST signal on $procdff$10697 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank2_out0_re, Q = \re, rval = 1'0).
Adding SRST signal on $procdff$10696 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10695 ($dff) from module colorlight_i5 (D = $procmux$7735_Y, Q = \mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12271 ($sdff) from module colorlight_i5 (D = 1'1, Q = \mode).
Adding SRST signal on $procdff$10694 ($dff) from module colorlight_i5 (D = $procmux$7739_Y, Q = \mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12273 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \mmap_storage).
Adding SRST signal on $procdff$10692 ($dff) from module colorlight_i5 (D = $procmux$7744_Y, Q = \mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$12275 ($sdff) from module colorlight_i5 (D = $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1290_Y, Q = \mmap_count).
Adding EN signal on $procdff$10691 ($dff) from module colorlight_i5 (D = 2'00, Q = \mmap_byte_count).
Adding SRST signal on $procdff$10690 ($dff) from module colorlight_i5 (D = $procmux$7752_Y, Q = \mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12280 ($sdff) from module colorlight_i5 (D = \mmap_burst_cs_litespimmap_next_value0, Q = \mmap_burst_cs).
Adding EN signal on $procdff$10689 ($dff) from module colorlight_i5 (D = \mmap_burst_adr_litespimmap_next_value2, Q = \mmap_burst_adr).
Adding SRST signal on $procdff$10688 ($dff) from module colorlight_i5 (D = $procmux$7758_Y, Q = \master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12283 ($sdff) from module colorlight_i5 (D = \master_rxtx_re, Q = \master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10687 ($dff) from module colorlight_i5 (D = $procmux$7762_Y, Q = \master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12285 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [11:8], Q = \master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10685 ($dff) from module colorlight_i5 (D = $procmux$7770_Y, Q = \master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$12287 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [5:0], Q = \master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10684 ($dff) from module colorlight_i5 (D = $procmux$7774_Y, Q = \master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12289 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10680 ($dff) from module colorlight_i5 (D = $procmux$7782_Y, Q = \master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12291 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10679 ($dff) from module colorlight_i5 (D = $procmux$7786_Y, Q = \master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12293 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10676 ($dff) from module colorlight_i5 (D = $procmux$7794_Y, Q = \master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12295 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \master_phyconfig_storage).
Adding SRST signal on $procdff$10674 ($dff) from module colorlight_i5 (D = $procmux$7798_Y, Q = \master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12297 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \master_cs_storage).
Adding SRST signal on $procdff$10671 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10670 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10669 ($dff) from module colorlight_i5 (D = $procmux$6747_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10668 ($dff) from module colorlight_i5 (D = $procmux$6774_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10667 ($dff) from module colorlight_i5 (D = $procmux$6795_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10666 ($dff) from module colorlight_i5 (D = $procmux$6816_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10665 ($dff) from module colorlight_i5 (D = $procmux$6828_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10665 ($dff) from module colorlight_i5 (D = \storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10664 ($dff) from module colorlight_i5 (D = $procmux$6840_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10663 ($dff) from module colorlight_i5 (D = $procmux$6886_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10662 ($dff) from module colorlight_i5 (D = $procmux$7803_Y, Q = \count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10661 ($dff) from module colorlight_i5 (D = $procmux$7809_Y, Q = \chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12314 ($sdff) from module colorlight_i5 (D = $not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5978$1284_Y, Q = \chaser).
Adding SRST signal on $procdff$10660 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12316 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10657 ($dff) from module colorlight_i5 (D = $procmux$7816_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12320 ($sdff) from module colorlight_i5 (D = $procmux$7816_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10656 ($dff) from module colorlight_i5 (D = $procmux$7820_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12324 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1261_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10655 ($dff) from module colorlight_i5 (D = $procmux$7829_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12326 ($sdff) from module colorlight_i5 (D = $procmux$7829_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10654 ($dff) from module colorlight_i5 (D = $procmux$7833_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12334 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5925$1262_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10650 ($dff) from module colorlight_i5 (D = $procmux$7840_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12336 ($sdff) from module colorlight_i5 (D = $procmux$7840_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10649 ($dff) from module colorlight_i5 (D = $procmux$7844_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12340 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1272_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10648 ($dff) from module colorlight_i5 (D = $procmux$7853_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12342 ($sdff) from module colorlight_i5 (D = $procmux$7853_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10647 ($dff) from module colorlight_i5 (D = $procmux$7857_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12350 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1273_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10646 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank6_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10645 ($dff) from module colorlight_i5 (D = $procmux$7861_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12353 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10644 ($dff) from module colorlight_i5 (D = $procmux$7865_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12355 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10642 ($dff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5890$1256_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10641 ($dff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5890$1256_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10640 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10639 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12364 ($dffe) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2501$319_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10638 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10637 ($dff) from module colorlight_i5 (D = $procmux$7875_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12369 ($sdff) from module colorlight_i5 (D = $procmux$7875_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10636 ($dff) from module colorlight_i5 (D = $procmux$7879_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12373 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10634 ($dff) from module colorlight_i5 (D = $procmux$6729_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10633 ($dff) from module colorlight_i5 (D = $procmux$7883_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12376 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10632 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10630 ($dff) from module colorlight_i5 (D = $procmux$7887_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12379 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10628 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10627 ($dff) from module colorlight_i5 (D = $procmux$7891_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12382 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10626 ($dff) from module colorlight_i5 (D = $procmux$7895_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12384 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10624 ($dff) from module colorlight_i5 (D = $procmux$7899_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12386 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10622 ($dff) from module colorlight_i5 (D = $procmux$7903_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12388 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10620 ($dff) from module colorlight_i5 (D = $procmux$7907_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$12390 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10618 ($dff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5905$1257_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10617 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10616 ($dff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5905$1257_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10615 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$12399 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10614 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12403 ($dffe) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2540$322_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10613 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10612 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10611 ($dff) from module colorlight_i5 (D = $procmux$7915_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12409 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10610 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank1_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10609 ($dff) from module colorlight_i5 (D = $procmux$7031_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10608 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12413 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10607 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12429 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10606 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10605 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12454 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10604 ($dff) from module colorlight_i5 (D = $or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1436_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10603 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10602 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10601 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10600 ($dff) from module colorlight_i5 (D = $or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6646$1448_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10599 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12469 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10598 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12485 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10597 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12505 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10596 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12525 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10595 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12545 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10594 ($dff) from module colorlight_i5 (D = $procmux$7919_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12565 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10593 ($dff) from module colorlight_i5 (D = $procmux$7923_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12567 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10592 ($dff) from module colorlight_i5 (D = \picorv32.mem_wdata, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10591 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$12570 ($dffe) from module colorlight_i5 (D = \picorv32.mem_addr [15:2], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10590 ($dff) from module colorlight_i5 (D = $procmux$7935_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10589 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12577 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10588 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12587 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10586 ($dff) from module colorlight_i5 (D = $procmux$7946_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12597 ($sdff) from module colorlight_i5 (D = $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5877$1247_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10585 ($dff) from module colorlight_i5 (D = $procmux$7035_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10584 ($dff) from module colorlight_i5 (D = $procmux$7950_Y, Q = \b7_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12602 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b7_storage).
Adding SRST signal on $procdff$10582 ($dff) from module colorlight_i5 (D = $procmux$7954_Y, Q = \b6_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12604 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b6_storage).
Adding SRST signal on $procdff$10580 ($dff) from module colorlight_i5 (D = $procmux$7958_Y, Q = \b5_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12606 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b5_storage).
Adding SRST signal on $procdff$10578 ($dff) from module colorlight_i5 (D = $procmux$7962_Y, Q = \b4_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12608 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b4_storage).
Adding SRST signal on $procdff$10576 ($dff) from module colorlight_i5 (D = $procmux$7966_Y, Q = \b3_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12610 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b3_storage).
Adding SRST signal on $procdff$10574 ($dff) from module colorlight_i5 (D = $procmux$7970_Y, Q = \b2_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12612 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b2_storage).
Adding SRST signal on $procdff$10572 ($dff) from module colorlight_i5 (D = $procmux$7974_Y, Q = \b1_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12614 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b1_storage).
Adding SRST signal on $procdff$10570 ($dff) from module colorlight_i5 (D = $procmux$7978_Y, Q = \b0_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12616 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \b0_storage).
Adding SRST signal on $procdff$10567 ($dff) from module colorlight_i5 (D = $procmux$7982_Y, Q = \a7_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12618 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a7_storage).
Adding SRST signal on $procdff$10565 ($dff) from module colorlight_i5 (D = $procmux$7986_Y, Q = \a6_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12620 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a6_storage).
Adding SRST signal on $procdff$10563 ($dff) from module colorlight_i5 (D = $procmux$7990_Y, Q = \a5_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12622 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a5_storage).
Adding SRST signal on $procdff$10561 ($dff) from module colorlight_i5 (D = $procmux$7994_Y, Q = \a4_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12624 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a4_storage).
Adding SRST signal on $procdff$10559 ($dff) from module colorlight_i5 (D = $procmux$7998_Y, Q = \a3_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12626 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a3_storage).
Adding SRST signal on $procdff$10557 ($dff) from module colorlight_i5 (D = $procmux$8002_Y, Q = \a2_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12628 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a2_storage).
Adding SRST signal on $procdff$10555 ($dff) from module colorlight_i5 (D = $procmux$8006_Y, Q = \a1_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12630 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a1_storage).
Adding SRST signal on $procdff$10553 ($dff) from module colorlight_i5 (D = $procmux$8010_Y, Q = \a0_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12632 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \a0_storage).
Adding SRST signal on $procdff$10551 ($dff) from module colorlight_i5 (D = $procmux$8014_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12634 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10530 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$1499_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$10525 ($dff) from module colorlight_i5 (D = $memrd$\storage_2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1509_DATA, Q = \storage_2_dat1).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10274 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3488_Y, Q = \picorv32.genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10273 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3493_Y, Q = \picorv32.genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10272 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3499_Y, Q = \picorv32.genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10271 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3506_Y, Q = \picorv32.genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10269 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2476$3251_Y, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10268 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3443_Y, Q = \picorv32.genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12647 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3443_Y, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10267 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3452_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$12651 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3449_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10266 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3463_Y, Q = \picorv32.genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:266:slice$12659 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3460_Y, Q = \picorv32.genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10265 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3472_Y, Q = \picorv32.genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:266:slice$12669 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3469_Y [30:0], Q = \picorv32.genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10264 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3483_Y, Q = \picorv32.genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10262 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3416_Y, Q = \picorv32.genblk2.pcpi_div.pcpi_ready, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10260 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3381_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10259 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3386_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10258 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3392_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10257 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3399_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10254 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3329_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10253 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3340_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting, rval = 1'1).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10252 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3346_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10251 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3352_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx).
Adding SRST signal on $auto$ff.cc:266:slice$12699 ($dffe) from module colorlight_i5 (D = { \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [4] }, Q = { \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10250 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3358_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd).
Adding SRST signal on $auto$ff.cc:266:slice$12702 ($dffe) from module colorlight_i5 (D = \picorv32.genblk1.genblk1.pcpi_mul.next_rd, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10249 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3367_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$12704 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [0], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10248 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3376_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12707 ($dffe) from module colorlight_i5 (D = \picorv32.reg_op1 [31], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10245 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3322_Y [31:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd).
Adding EN signal on $flatten\picorv32.$procdff$10438 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata, Q = \picorv32.mem_rdata_q).
Adding EN signal on $flatten\picorv32.$procdff$10433 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_state[1:0], Q = \picorv32.mem_state).
Adding EN signal on $flatten\picorv32.$procdff$10432 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6127_Y, Q = \picorv32.mem_wstrb).
Adding EN signal on $flatten\picorv32.$procdff$10431 ($dff) from module colorlight_i5 (D = \picorv32.mem_la_wdata, Q = \picorv32.mem_wdata).
Adding EN signal on $flatten\picorv32.$procdff$10430 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_valid[0:0], Q = \picorv32.mem_valid).
Adding EN signal on $flatten\picorv32.$procdff$10428 ($dff) from module colorlight_i5 (D = \basesoc_picorv322, Q = \picorv32.mem_addr).
Adding SRST signal on $flatten\picorv32.$procdff$10412 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:864$2662_Y, Q = \picorv32.is_compare, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10411 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2682_Y, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $flatten\picorv32.$procdff$10410 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2681_Y, Q = \picorv32.is_alu_reg_imm).
Adding SRST signal on $flatten\picorv32.$procdff$10408 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5501_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12756 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:874$2678_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10405 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:860$2658_Y, Q = \picorv32.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10404 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1110$2914_Y, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $flatten\picorv32.$procdff$10403 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2680_Y, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $flatten\picorv32.$procdff$10402 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1101$2903_Y, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\picorv32.$procdff$10401 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1095$2894_Y, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $flatten\picorv32.$procdff$10400 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2679_Y, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10398 ($dff) from module colorlight_i5 (D = 1'0, Q = \picorv32.compressed_instr).
Adding EN signal on $flatten\picorv32.$procdff$10397 ($dff) from module colorlight_i5 (D = { \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [19:12] \picorv32.mem_rdata_latched [20] \picorv32.mem_rdata_latched [30:21] 1'0 }, Q = \picorv32.decoded_imm_j).
Adding EN signal on $flatten\picorv32.$procdff$10396 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547_Y, Q = \picorv32.decoded_imm).
Adding EN signal on $flatten\picorv32.$procdff$10395 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_latched [24:20], Q = \picorv32.decoded_rs2).
Adding EN signal on $flatten\picorv32.$procdff$10394 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5311_Y $flatten\picorv32.$procmux$5386_Y }, Q = \picorv32.decoded_rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12768 ($dffe) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5309_Y \picorv32.mem_rdata_latched [19:15] }, Q = \picorv32.decoded_rs1, rval = 6'100000).
Adding EN signal on $flatten\picorv32.$procdff$10393 ($dff) from module colorlight_i5 (D = { 1'0 \picorv32.mem_rdata_latched [11:7] }, Q = \picorv32.decoded_rd).
Adding EN signal on $flatten\picorv32.$procdff$10392 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2881_Y, Q = \picorv32.instr_timer).
Adding EN signal on $flatten\picorv32.$procdff$10391 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2676_Y, Q = \picorv32.instr_waitirq).
Adding EN signal on $flatten\picorv32.$procdff$10390 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2877_Y, Q = \picorv32.instr_maskirq).
Adding EN signal on $flatten\picorv32.$procdff$10389 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2672_Y, Q = \picorv32.instr_retirq).
Adding EN signal on $flatten\picorv32.$procdff$10388 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2872_Y, Q = \picorv32.instr_setq).
Adding EN signal on $flatten\picorv32.$procdff$10387 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2867_Y, Q = \picorv32.instr_getq).
Adding SRST signal on $flatten\picorv32.$procdff$10386 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5647_Y, Q = \picorv32.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12777 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2864_Y, Q = \picorv32.instr_fence).
Adding EN signal on $flatten\picorv32.$procdff$10385 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1086$2858_Y, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $flatten\picorv32.$procdff$10384 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1084$2851_Y, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $flatten\picorv32.$procdff$10383 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1083$2847_Y, Q = \picorv32.instr_rdinstr).
Adding EN signal on $flatten\picorv32.$procdff$10382 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1081$2843_Y, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $flatten\picorv32.$procdff$10381 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1079$2835_Y, Q = \picorv32.instr_rdcycle).
Adding SRST signal on $flatten\picorv32.$procdff$10380 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5661_Y, Q = \picorv32.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12784 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1077$2827_Y, Q = \picorv32.instr_and).
Adding SRST signal on $flatten\picorv32.$procdff$10379 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5665_Y, Q = \picorv32.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12786 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1076$2823_Y, Q = \picorv32.instr_or).
Adding SRST signal on $flatten\picorv32.$procdff$10378 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5669_Y, Q = \picorv32.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12788 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1075$2819_Y, Q = \picorv32.instr_sra).
Adding SRST signal on $flatten\picorv32.$procdff$10377 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5673_Y, Q = \picorv32.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12790 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1074$2815_Y, Q = \picorv32.instr_srl).
Adding SRST signal on $flatten\picorv32.$procdff$10376 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5677_Y, Q = \picorv32.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12792 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1073$2811_Y, Q = \picorv32.instr_xor).
Adding SRST signal on $flatten\picorv32.$procdff$10375 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5681_Y, Q = \picorv32.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12794 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1072$2807_Y, Q = \picorv32.instr_sltu).
Adding SRST signal on $flatten\picorv32.$procdff$10374 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5685_Y, Q = \picorv32.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12796 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1071$2803_Y, Q = \picorv32.instr_slt).
Adding SRST signal on $flatten\picorv32.$procdff$10373 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5689_Y, Q = \picorv32.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12798 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1070$2799_Y, Q = \picorv32.instr_sll).
Adding SRST signal on $flatten\picorv32.$procdff$10372 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5693_Y, Q = \picorv32.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12800 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1069$2795_Y, Q = \picorv32.instr_sub).
Adding SRST signal on $flatten\picorv32.$procdff$10371 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5697_Y, Q = \picorv32.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12802 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1068$2791_Y, Q = \picorv32.instr_add).
Adding EN signal on $flatten\picorv32.$procdff$10370 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2787_Y, Q = \picorv32.instr_srai).
Adding EN signal on $flatten\picorv32.$procdff$10369 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2783_Y, Q = \picorv32.instr_srli).
Adding EN signal on $flatten\picorv32.$procdff$10368 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2779_Y, Q = \picorv32.instr_slli).
Adding SRST signal on $flatten\picorv32.$procdff$10367 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5707_Y, Q = \picorv32.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12807 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1062$2775_Y, Q = \picorv32.instr_andi).
Adding SRST signal on $flatten\picorv32.$procdff$10366 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5711_Y, Q = \picorv32.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12809 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1061$2773_Y, Q = \picorv32.instr_ori).
Adding SRST signal on $flatten\picorv32.$procdff$10365 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5715_Y, Q = \picorv32.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12811 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1060$2771_Y, Q = \picorv32.instr_xori).
Adding SRST signal on $flatten\picorv32.$procdff$10364 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5719_Y, Q = \picorv32.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12813 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2769_Y, Q = \picorv32.instr_sltiu).
Adding SRST signal on $flatten\picorv32.$procdff$10363 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5723_Y, Q = \picorv32.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12815 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1058$2767_Y, Q = \picorv32.instr_slti).
Adding SRST signal on $flatten\picorv32.$procdff$10362 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5727_Y, Q = \picorv32.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12817 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1057$2765_Y, Q = \picorv32.instr_addi).
Adding EN signal on $flatten\picorv32.$procdff$10361 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1055$2763_Y, Q = \picorv32.instr_sw).
Adding EN signal on $flatten\picorv32.$procdff$10360 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1054$2761_Y, Q = \picorv32.instr_sh).
Adding EN signal on $flatten\picorv32.$procdff$10359 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1053$2759_Y, Q = \picorv32.instr_sb).
Adding EN signal on $flatten\picorv32.$procdff$10358 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1051$2757_Y, Q = \picorv32.instr_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10357 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1050$2755_Y, Q = \picorv32.instr_lbu).
Adding EN signal on $flatten\picorv32.$procdff$10356 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2753_Y, Q = \picorv32.instr_lw).
Adding EN signal on $flatten\picorv32.$procdff$10355 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1048$2751_Y, Q = \picorv32.instr_lh).
Adding EN signal on $flatten\picorv32.$procdff$10354 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1047$2749_Y, Q = \picorv32.instr_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10353 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5747_Y, Q = \picorv32.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12827 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1045$2747_Y, Q = \picorv32.instr_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10352 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5751_Y, Q = \picorv32.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12829 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1044$2745_Y, Q = \picorv32.instr_bltu).
Adding SRST signal on $flatten\picorv32.$procdff$10351 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5755_Y, Q = \picorv32.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12831 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1043$2743_Y, Q = \picorv32.instr_bge).
Adding SRST signal on $flatten\picorv32.$procdff$10350 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5759_Y, Q = \picorv32.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12833 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1042$2741_Y, Q = \picorv32.instr_blt).
Adding SRST signal on $flatten\picorv32.$procdff$10349 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5763_Y, Q = \picorv32.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12835 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2739_Y, Q = \picorv32.instr_bne).
Adding SRST signal on $flatten\picorv32.$procdff$10348 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5767_Y, Q = \picorv32.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12837 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1040$2737_Y, Q = \picorv32.instr_beq).
Adding EN signal on $flatten\picorv32.$procdff$10347 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2669_Y, Q = \picorv32.instr_jalr).
Adding EN signal on $flatten\picorv32.$procdff$10346 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:869$2666_Y, Q = \picorv32.instr_jal).
Adding EN signal on $flatten\picorv32.$procdff$10345 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2665_Y, Q = \picorv32.instr_auipc).
Adding EN signal on $flatten\picorv32.$procdff$10344 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2664_Y, Q = \picorv32.instr_lui).
Adding EN signal on $flatten\picorv32.$procdff$10343 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_q, Q = \picorv32.pcpi_insn).
Adding SRST signal on $flatten\picorv32.$procdff$10334 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4151_Y, Q = \picorv32.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10332 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_not$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1429$3002_Y, Q = \picorv32.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10331 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4392_Y, Q = \picorv32.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$12852 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001_Y [3:0], Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $flatten\picorv32.$procdff$10329 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4407_Y [5], Q = \picorv32.latched_rd [5]).
Adding EN signal on $flatten\picorv32.$procdff$10329 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4407_Y [4:0], Q = \picorv32.latched_rd [4:0]).
Adding SRST signal on $flatten\picorv32.$procdff$10328 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4433_Y, Q = \picorv32.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12876 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4433_Y, Q = \picorv32.latched_is_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10327 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4446_Y, Q = \picorv32.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12886 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4446_Y, Q = \picorv32.latched_is_lh).
Adding SRST signal on $flatten\picorv32.$procdff$10326 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4459_Y, Q = \picorv32.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12896 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4459_Y, Q = \picorv32.latched_is_lu).
Adding EN signal on $flatten\picorv32.$procdff$10324 ($dff) from module colorlight_i5 (D = \picorv32.compressed_instr, Q = \picorv32.latched_compr).
Adding SRST signal on $flatten\picorv32.$procdff$10323 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4504_Y, Q = \picorv32.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12913 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4504_Y, Q = \picorv32.latched_branch).
Adding SRST signal on $flatten\picorv32.$procdff$10322 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4540_Y, Q = \picorv32.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12921 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4540_Y, Q = \picorv32.latched_stalu).
Adding SRST signal on $flatten\picorv32.$procdff$10321 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4547_Y, Q = \picorv32.latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12929 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4547_Y, Q = \picorv32.latched_store).
Adding SRST signal on $flatten\picorv32.$procdff$10317 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4605_Y, Q = \picorv32.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12939 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1540$3047_Y, Q = \picorv32.irq_state).
Adding SRST signal on $flatten\picorv32.$procdff$10310 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4165_Y, Q = \picorv32.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10307 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4817_Y, Q = \picorv32.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12950 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_wdata).
Adding SRST signal on $flatten\picorv32.$procdff$10306 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4821_Y, Q = \picorv32.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12952 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_rdata).
Adding SRST signal on $flatten\picorv32.$procdff$10305 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4895_Y, Q = \picorv32.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12954 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4895_Y, Q = \picorv32.mem_do_rinst).
Adding SRST signal on $flatten\picorv32.$procdff$10304 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4920_Y, Q = \picorv32.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12970 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1573$3061_Y, Q = \picorv32.mem_do_prefetch).
Adding SRST signal on $flatten\picorv32.$procdff$10302 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4968_Y, Q = \picorv32.timer, rval = 0).
Adding SRST signal on $flatten\picorv32.$procdff$10300 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4986_Y, Q = \picorv32.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$12983 ($sdff) from module colorlight_i5 (D = \picorv32.cpuregs_rs1, Q = \picorv32.irq_mask).
Adding SRST signal on $flatten\picorv32.$procdff$10299 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5005_Y, Q = \picorv32.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12987 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5005_Y, Q = \picorv32.irq_active).
Adding SRST signal on $flatten\picorv32.$procdff$10298 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5030_Y, Q = \picorv32.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12997 ($sdff) from module colorlight_i5 (D = \picorv32.irq_active, Q = \picorv32.irq_delay).
Adding EN signal on $flatten\picorv32.$procdff$10295 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5043_Y, Q = \picorv32.reg_op2).
Adding EN signal on $flatten\picorv32.$procdff$10294 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5065_Y [30:0], Q = \picorv32.reg_op1 [30:0]).
Adding EN signal on $flatten\picorv32.$procdff$10294 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5065_Y [31], Q = \picorv32.reg_op1 [31]).
Adding SRST signal on $flatten\picorv32.$procdff$10293 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5128_Y, Q = \picorv32.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13050 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5126_Y, Q = \picorv32.reg_next_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10292 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5140_Y, Q = \picorv32.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13052 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$3\current_pc[31:0], Q = \picorv32.reg_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10291 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5160_Y, Q = \picorv32.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13054 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3057_Y, Q = \picorv32.count_instr).
Adding SRST signal on $flatten\picorv32.$procdff$10290 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3003_Y, Q = \picorv32.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\picorv32.$procdff$10287 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4386_Y, Q = \picorv32.trap, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10286 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5181_Y, Q = \picorv32.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13064 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5177_Y, Q = \picorv32.pcpi_valid).
Adding EN signal on $flatten\accelerator.$procdff$10284 ($adff) from module colorlight_i5 (D = \accelerator.state_next, Q = \accelerator.state).
Adding EN signal on $flatten\accelerator.$procdff$10281 ($adff) from module colorlight_i5 (D = \accelerator.acc_next, Q = \accelerator.acc).
Adding EN signal on $flatten\accelerator.$procdff$10278 ($adff) from module colorlight_i5 (D = \accelerator.index_next, Q = \accelerator.index).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12770 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12765 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12764 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12279 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12279 ($dffe) from module colorlight_i5.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 592 unused cells and 627 unused wires.
<suppressed ~602 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~45 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1638 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12575: { $auto$rtlil.cc:3135:Not$12573 $procmux$8366_CMP $procmux$8365_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12277: { $procmux$10008_CMP $procmux$10007_CMP $procmux$10006_CMP $procmux$10005_CMP $procmux$10004_CMP $procmux$10003_CMP $procmux$10002_CMP $procmux$10001_CMP \sys_rst }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12906 ($dffe) from module colorlight_i5.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 80 unused wires.
<suppressed ~2 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1640 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1640 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.30. Finished fast OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7383$1725 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7349$1724 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7353$1461 (rom).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12739 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12858 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11157 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12860 ($ne).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11175 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11110 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11181 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11185 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12881 ($ne).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11197 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11201 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11223 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11271 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\accelerator.$procmux$3540_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3408$431 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3571$461 ($or).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11277 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3734$491 ($or).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11281 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\accelerator.$procmux$3517_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\accelerator.$procmux$3516_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$521 ($or).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\accelerator.$procmux$3515_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11285 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\accelerator.$eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:87$3196 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11752 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11293 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11249 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11297 ($eq).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4396$892 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4396$892 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4396$892 ($sub).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11074 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11744 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11341 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11345 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11349 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11748 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11301 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11812 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11319 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11325 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11329 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11333 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11773 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11787 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11793 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11740 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11732 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11728 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11724 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11720 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11716 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11367 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11373 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11377 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11381 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6699_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6748_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6747 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6749_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6750_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6751_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6752_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6753_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6754_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11855 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11859 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11861 ($eq).
Removed cell colorlight_i5.$procmux$6828 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11960 ($ne).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6887_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6888_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6889_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$6890_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6891_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6892_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6893_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6894_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6895_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6896_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6897_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$6898_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11977 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$7131_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$7132_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$7133_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7296_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8021_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$8263 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8366_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12061 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12078 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13018 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8423_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$8458 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8460_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13014 ($ne).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8527 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8532_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12114 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12131 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8605_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8633_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8636_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8643_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12167 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8741_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8744_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8749_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12184 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12220 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12237 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12992 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8962_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8965_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8970_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12432 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12965 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9183_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9186_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9191_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12961 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12959 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12494 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9404_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9407_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9412_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12936 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12514 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12534 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12934 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12554 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12918 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9612_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9781_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11229 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12653 ($ne).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11233 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11237 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9908 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9929 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9962 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12718 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12720 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12722 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12726 ($ne).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11245 ($eq).
Removed top 11 bits (of 31) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13092 ($dffe).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10002_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10003_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10004_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10005_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10006_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10007_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10008_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11822 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11841 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11845 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11849 ($eq).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12637 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12636 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$12305 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12301 ($sdff).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11712 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11708 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11704 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11696 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11692 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11106 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11688 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11684 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11102 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11100 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11096 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11092 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11679 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11084 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11667 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11655 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11643 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11631 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11619 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11602 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11598 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11590 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11586 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11578 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11574 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11566 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11562 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11554 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11542 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11538 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11529 ($eq).
Removed top 8 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11525 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11517 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11513 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11505 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11736 ($eq).
Removed top 8 bits (of 13) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11489 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11493 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11389 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11393 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11397 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11469 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11456 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11460 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11452 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11444 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11448 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11440 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11436 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11432 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11428 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11424 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11420 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11416 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11465 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11481 ($eq).
Removed top 9 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11501 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11078 ($eq).
Removed top 31 bits (of 63) from port A of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242 ($neg).
Removed top 31 bits (of 63) from mux cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3244 ($mux).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260 ($sub).
Removed top 31 bits (of 63) from port B of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260 ($sub).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3272 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3274 ($eq).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3310 ($add).
Removed top 1 bits (of 5) from port A of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3310 ($add).
Removed top 26 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3316 ($mux).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318 ($sub).
Removed top 25 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318 ($sub).
Removed top 32 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3322 ($mux).
Removed cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3352 ($mux).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3376 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3382_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3387_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3393_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6109_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11153 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11149 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11141 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11137 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11133 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11127 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6396_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11122 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13074 ($ne).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11118 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11253 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11114 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$or$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1916$3141 ($or).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$ge$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3111 ($ge).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3057 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$13035 ($ne).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3045 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3008 ($sub).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3003 ($add).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001 ($sub).
Removed top 28 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2962 ($add).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2880 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2876 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2871 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2865 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2862 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2786 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2768 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2752 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2738 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2682 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2681 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2680 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2679 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2675 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2671 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2670 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2665 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2664 ($eq).
Removed top 30 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2645 ($mux).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$flatten\picorv32.$shl$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:419$2586 ($shl).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5273$1114 ($or).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242 ($neg).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3309 ($add).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3374 ($mux).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$230_EN[31:0]$1465.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$231_EN[31:0]$1468.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$232_EN[31:0]$1471.
Removed top 28 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126_Y.
Removed top 1 bits (of 5) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3309_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3374_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3376_Y.
Removed top 25 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318_Y.
Removed top 26 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3316_Y.
Removed top 32 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3322_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3244_Y.
Removed top 9 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3258_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6747_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8527_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9908_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9929_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.basesoc_picorv32_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_tx_mux_endpoint0_sink_payload_width.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.
Removed top 3 bits (of 4) from wire colorlight_i5.mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.wishbone_bridge_wdata_converter_converter_sink_payload_data.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 51 unused wires.
<suppressed ~13 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 24 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6046$1298 ($sshl):
    Found 1 activation_patterns using ctrl signal \spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1297
    Analyzing resource sharing with $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1297 ($sshl):
      Found 1 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6046$1298: \spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1297: { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6046$1298: \spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1297: \spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6046$1298: $auto$share.cc:1068:make_cell_activation_logic$13127
      New cell: $auto$share.cc:669:make_supercell$13134 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$13134 ($sshl):
    Found 2 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7556$1557 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8532_CMP $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4345$890_Y \write_from_slave \wishbone_bridge_cmd_valid \tag_port_we \socbushandler_done \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7374$1487 ($memrd):
    Found 1 activation_patterns using ctrl signal \socbushandler_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7389$1489 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$8365_CMP \socbushandler_done \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7789$1639 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8604_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7775$1631 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8604_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7761$1623 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8605_CMP $procmux$8460_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7747$1615 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8605_CMP $procmux$8460_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7733$1607 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8605_CMP $procmux$8460_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7719$1599 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8605_CMP $procmux$8460_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7705$1591 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8461_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7691$1583 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8461_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7873$1687 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8605_CMP $procmux$8604_CMP $procmux$8461_CMP $procmux$8460_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7859$1679 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8605_CMP $procmux$8604_CMP $procmux$8461_CMP $procmux$8460_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7845$1671 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8605_CMP $procmux$8604_CMP $procmux$8461_CMP $procmux$8460_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7831$1663 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8605_CMP $procmux$8604_CMP $procmux$8461_CMP $procmux$8460_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7817$1655 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8604_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7803$1647 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8604_CMP $procmux$8459_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1575 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8461_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:7663$1567 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8606_CMP $procmux$8461_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2984 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$10899 $auto$opt_reduce.cc:137:opt_pmux$10889 $auto$opt_reduce.cc:137:opt_pmux$10883 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2985_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11794 }.
    Found 1 candidates: $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2981
    Analyzing resource sharing with $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2981 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2982_Y.
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2984: { $auto$opt_reduce.cc:137:opt_pmux$10899 $auto$opt_reduce.cc:137:opt_pmux$10889 $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2985_Y } = 3'001
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2984: { $auto$opt_reduce.cc:137:opt_pmux$10883 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2985_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11794 } = 5'00110
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2981: $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2982_Y = 1'1
      Size of SAT problem: 11 cells, 159 variables, 349 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:137:opt_pmux$10899 $auto$opt_reduce.cc:137:opt_pmux$10889 $auto$opt_reduce.cc:137:opt_pmux$10883 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2982_Y $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2985_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11794 } = 8'00001100
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2981 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2982_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192 ($mul):
    Found 1 activation_patterns using ctrl signal $flatten\accelerator.$procmux$3540_CMP.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1297 ($sshl).
  Removing cell $sshl$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6046$1298 ($sshl).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$e88c2150f27e199b5b4c38f191932e407250eaa3\_80_mul for cells of type $mul.
Using template $paramod$de927ffa49f2a1327665483e9418148a52f3d36b\_80_mul for cells of type $__mul.
Using template $paramod$fac210dc6e441ade6153a47dcf32d681f9d41bee\_80_mul for cells of type $__mul.
Using template $paramod$f84b7e774a64cf6bd61391522b3eee9d216e6e7e\_80_mul for cells of type $__mul.
Using template $paramod$0c59eac522c8fc6cf582c390b8c4bd5bae1bb887\_80_mul for cells of type $__mul.
Using template $paramod$84e4af21b083f56ce59bb3210f4da5751fbe9bb3\_80_mul for cells of type $__mul.
Using template $paramod$ba1b36458f074a6329f9cad9c8b71be8774bccea\_80_mul for cells of type $__mul.
Using template $paramod$7c1afd677c664a6f211892c24ab4c74153b5be67\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$bef2a6330e4e8c17c10f220fb2d17af741212f04\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$ab0a030b3329c9db46a487d220064a2a8467942a\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$e5ade21dea2c4d51df0cdca72b2a93a08fd8e7d1\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~676 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13149 ($add).
  creating $macc model for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13145 ($add).
  creating $macc model for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$13141 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2501$319 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2540$322 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$378 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4429$899 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4431$900 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5877$1247 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5890$1256 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5905$1257 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1261 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5925$1262 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5929$1267 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1272 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1273 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5951$1278 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6067$1301 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6153$1318 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1322 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6173$1323 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1328 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6246$1344 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6249$1345 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1350 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6322$1366 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6325$1367 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6329$1372 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6398$1388 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6401$1389 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6405$1394 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6666$1450 ($add).
  creating $macc model for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6677$1453 ($add).
  creating $macc model for $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:84$3194 ($add).
  creating $macc model for $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:85$3195 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3179 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2962 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3003 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3057 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3058 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3105 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3130 ($add).
  creating $macc model for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3178 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3008 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126 ($sub).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3279 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3280 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3281 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3282 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3283 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3284 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3285 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3286 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3287 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3288 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3289 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3290 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3291 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3292 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3293 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3294 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3295 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3296 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3297 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3298 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3299 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3300 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3301 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3302 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3303 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3304 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3305 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3306 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3307 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3308 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3309 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3310 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318 ($sub).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3237 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3255 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3257 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2374$265 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3128$403 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3132$404 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3165$410 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1245 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5933$1268 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1279 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1281 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5985$1286 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1290 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1296 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1304 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6100$1307 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6106$1308 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6117$1311 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6181$1329 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6200$1333 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6215$1336 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1339 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6257$1351 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6276$1355 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6291$1358 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6306$1361 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6333$1373 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6352$1377 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6367$1380 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6382$1383 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6409$1395 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6428$1399 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6443$1402 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6458$1405 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6469$1409 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6476$1412 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6608$1417 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6623$1420 ($sub).
  creating $macc model for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6638$1423 ($sub).
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3309 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3310.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3307 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3308.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3305 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3306.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3303 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3304.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3301 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3302.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3299 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3300.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3297 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3298.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3295 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3296.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3293 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3294.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3291 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3292.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3289 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3290.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3287 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3288.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3285 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3286.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3283 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3284.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3281 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3282.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3279 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3280.
  merging $macc model for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$13141 into $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:84$3194.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1339.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6215$1336.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6200$1333.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6181$1329.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6117$1311.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6106$1308.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6100$1307.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1304.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1296.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1290.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5985$1286.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1281.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1279.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5933$1268.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1245.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3165$410.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3132$404.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3128$403.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2374$265.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3257.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3255.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3237.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6257$1351.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6276$1355.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6291$1358.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6306$1361.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6333$1373.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6352$1377.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6367$1380.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6382$1383.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6409$1395.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6428$1399.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6443$1402.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6458$1405.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6469$1409.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6476$1412.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6608$1417.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6623$1420.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3008.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3178.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3130.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3105.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3058.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3057.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3003.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2962.
  creating $alu model for $macc $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3179.
  creating $alu model for $macc $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:85$3195.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6677$1453.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6666$1450.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6405$1394.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6401$1389.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6398$1388.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6329$1372.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6325$1367.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6322$1366.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1350.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6249$1345.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6246$1344.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1328.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6173$1323.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1322.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6153$1318.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6067$1301.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5951$1278.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1273.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1272.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5929$1267.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5925$1262.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1261.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5905$1257.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5890$1256.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5877$1247.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4431$900.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4429$899.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$378.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2540$322.
  creating $alu model for $macc $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2501$319.
  creating $alu model for $macc $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6638$1423.
  creating $alu model for $macc $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13145.
  creating $alu model for $macc $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13149.
  creating $macc cell for $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:84$3194: $auto$alumacc.cc:365:replace_macc$13158
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3282: $auto$alumacc.cc:365:replace_macc$13159
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3304: $auto$alumacc.cc:365:replace_macc$13160
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3292: $auto$alumacc.cc:365:replace_macc$13161
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3306: $auto$alumacc.cc:365:replace_macc$13162
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3284: $auto$alumacc.cc:365:replace_macc$13163
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3308: $auto$alumacc.cc:365:replace_macc$13164
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3294: $auto$alumacc.cc:365:replace_macc$13165
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3310: $auto$alumacc.cc:365:replace_macc$13166
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3280: $auto$alumacc.cc:365:replace_macc$13167
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3296: $auto$alumacc.cc:365:replace_macc$13168
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3288: $auto$alumacc.cc:365:replace_macc$13169
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3298: $auto$alumacc.cc:365:replace_macc$13170
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3286: $auto$alumacc.cc:365:replace_macc$13171
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3300: $auto$alumacc.cc:365:replace_macc$13172
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3290: $auto$alumacc.cc:365:replace_macc$13173
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3302: $auto$alumacc.cc:365:replace_macc$13174
  creating $alu model for $flatten\picorv32.$ge$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3111 ($ge): merged with $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119.
  creating $alu model for $flatten\picorv32.$lt$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3182 ($lt): new $alu
  creating $alu model for $flatten\picorv32.$lt$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3183 ($lt): merged with $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3178.
  creating $alu model for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3259 ($le): new $alu
  creating $alu model for $lt$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6066$1300 ($lt): new $alu
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3096$393 ($eq): merged with $lt$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6066$1300.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$408 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3128$403.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6201$1334 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6200$1333.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6216$1337 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6215$1336.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6231$1340 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1339.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6277$1356 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6276$1355.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6292$1359 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6291$1358.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6307$1362 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6306$1361.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6353$1378 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6352$1377.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6368$1381 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6367$1380.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6383$1384 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6382$1383.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6429$1400 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6428$1399.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6444$1403 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6443$1402.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6459$1406 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6458$1405.
  creating $alu model for $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6639$1424 ($eq): merged with $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6638$1423.
  creating $alu model for $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3181 ($eq): merged with $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3178.
  creating $alu cell for $lt$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6066$1300, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3096$393: $auto$alumacc.cc:495:replace_alu$13178
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3259: $auto$alumacc.cc:495:replace_alu$13185
  creating $alu cell for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13149: $auto$alumacc.cc:495:replace_alu$13194
  creating $alu cell for $techmap$flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$13145: $auto$alumacc.cc:495:replace_alu$13197
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6638$1423, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6639$1424: $auto$alumacc.cc:495:replace_alu$13200
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2501$319: $auto$alumacc.cc:495:replace_alu$13205
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2540$322: $auto$alumacc.cc:495:replace_alu$13208
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$378: $auto$alumacc.cc:495:replace_alu$13211
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4429$899: $auto$alumacc.cc:495:replace_alu$13214
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:4431$900: $auto$alumacc.cc:495:replace_alu$13217
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5877$1247: $auto$alumacc.cc:495:replace_alu$13220
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5890$1256: $auto$alumacc.cc:495:replace_alu$13223
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5905$1257: $auto$alumacc.cc:495:replace_alu$13226
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1261: $auto$alumacc.cc:495:replace_alu$13229
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5925$1262: $auto$alumacc.cc:495:replace_alu$13232
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5929$1267: $auto$alumacc.cc:495:replace_alu$13235
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1272: $auto$alumacc.cc:495:replace_alu$13238
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1273: $auto$alumacc.cc:495:replace_alu$13241
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5951$1278: $auto$alumacc.cc:495:replace_alu$13244
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6067$1301: $auto$alumacc.cc:495:replace_alu$13247
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6153$1318: $auto$alumacc.cc:495:replace_alu$13250
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1322: $auto$alumacc.cc:495:replace_alu$13253
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6173$1323: $auto$alumacc.cc:495:replace_alu$13256
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1328: $auto$alumacc.cc:495:replace_alu$13259
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6246$1344: $auto$alumacc.cc:495:replace_alu$13262
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6249$1345: $auto$alumacc.cc:495:replace_alu$13265
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1350: $auto$alumacc.cc:495:replace_alu$13268
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6322$1366: $auto$alumacc.cc:495:replace_alu$13271
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6325$1367: $auto$alumacc.cc:495:replace_alu$13274
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6329$1372: $auto$alumacc.cc:495:replace_alu$13277
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6398$1388: $auto$alumacc.cc:495:replace_alu$13280
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6401$1389: $auto$alumacc.cc:495:replace_alu$13283
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6405$1394: $auto$alumacc.cc:495:replace_alu$13286
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6666$1450: $auto$alumacc.cc:495:replace_alu$13289
  creating $alu cell for $add$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6677$1453: $auto$alumacc.cc:495:replace_alu$13292
  creating $alu cell for $flatten\accelerator.$add$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:85$3195: $auto$alumacc.cc:495:replace_alu$13295
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3179: $auto$alumacc.cc:495:replace_alu$13298
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2962: $auto$alumacc.cc:495:replace_alu$13301
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$3003: $auto$alumacc.cc:495:replace_alu$13304
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054: $auto$alumacc.cc:495:replace_alu$13307
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$3057: $auto$alumacc.cc:495:replace_alu$13310
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3058: $auto$alumacc.cc:495:replace_alu$13313
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3105: $auto$alumacc.cc:495:replace_alu$13316
  creating $alu cell for $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3130: $auto$alumacc.cc:495:replace_alu$13319
  creating $alu cell for $flatten\picorv32.$lt$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3182: $auto$alumacc.cc:495:replace_alu$13322
  creating $alu cell for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3178, $flatten\picorv32.$lt$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3183, $flatten\picorv32.$eq$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3181: $auto$alumacc.cc:495:replace_alu$13329
  creating $alu cell for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$3001: $auto$alumacc.cc:495:replace_alu$13336
  creating $alu cell for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$3008: $auto$alumacc.cc:495:replace_alu$13339
  creating $alu cell for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3119, $flatten\picorv32.$ge$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3111: $auto$alumacc.cc:495:replace_alu$13342
  creating $alu cell for $flatten\picorv32.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3126: $auto$alumacc.cc:495:replace_alu$13355
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6623$1420: $auto$alumacc.cc:495:replace_alu$13358
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6608$1417: $auto$alumacc.cc:495:replace_alu$13361
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6476$1412: $auto$alumacc.cc:495:replace_alu$13364
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6469$1409: $auto$alumacc.cc:495:replace_alu$13367
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6458$1405, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6459$1406: $auto$alumacc.cc:495:replace_alu$13370
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6443$1402, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6444$1403: $auto$alumacc.cc:495:replace_alu$13375
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6428$1399, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6429$1400: $auto$alumacc.cc:495:replace_alu$13380
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6409$1395: $auto$alumacc.cc:495:replace_alu$13385
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6382$1383, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6383$1384: $auto$alumacc.cc:495:replace_alu$13388
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6367$1380, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6368$1381: $auto$alumacc.cc:495:replace_alu$13393
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6352$1377, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6353$1378: $auto$alumacc.cc:495:replace_alu$13398
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6333$1373: $auto$alumacc.cc:495:replace_alu$13403
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6306$1361, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6307$1362: $auto$alumacc.cc:495:replace_alu$13406
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6291$1358, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6292$1359: $auto$alumacc.cc:495:replace_alu$13411
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6276$1355, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6277$1356: $auto$alumacc.cc:495:replace_alu$13416
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6257$1351: $auto$alumacc.cc:495:replace_alu$13421
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3318: $auto$alumacc.cc:495:replace_alu$13424
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3237: $auto$alumacc.cc:495:replace_alu$13427
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3242: $auto$alumacc.cc:495:replace_alu$13430
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3255: $auto$alumacc.cc:495:replace_alu$13433
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3257: $auto$alumacc.cc:495:replace_alu$13436
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3260: $auto$alumacc.cc:495:replace_alu$13439
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:2374$265: $auto$alumacc.cc:495:replace_alu$13442
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3128$403, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$408: $auto$alumacc.cc:495:replace_alu$13445
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3132$404: $auto$alumacc.cc:495:replace_alu$13450
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:3165$410: $auto$alumacc.cc:495:replace_alu$13453
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1245: $auto$alumacc.cc:495:replace_alu$13456
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5933$1268: $auto$alumacc.cc:495:replace_alu$13459
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1279: $auto$alumacc.cc:495:replace_alu$13462
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1281: $auto$alumacc.cc:495:replace_alu$13465
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:5985$1286: $auto$alumacc.cc:495:replace_alu$13468
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1290: $auto$alumacc.cc:495:replace_alu$13471
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6042$1296: $auto$alumacc.cc:495:replace_alu$13474
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1304: $auto$alumacc.cc:495:replace_alu$13477
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6100$1307: $auto$alumacc.cc:495:replace_alu$13480
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6106$1308: $auto$alumacc.cc:495:replace_alu$13483
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6117$1311: $auto$alumacc.cc:495:replace_alu$13486
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6181$1329: $auto$alumacc.cc:495:replace_alu$13489
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6200$1333, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6201$1334: $auto$alumacc.cc:495:replace_alu$13492
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6215$1336, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6216$1337: $auto$alumacc.cc:495:replace_alu$13497
  creating $alu cell for $sub$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1339, $eq$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6231$1340: $auto$alumacc.cc:495:replace_alu$13502
  created 91 $alu and 17 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~3 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1639 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12698 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$13102 [6], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$12701 ($dffe) from module colorlight_i5.

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 18 unused cells and 110 unused wires.
<suppressed ~20 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1643 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.16. Finished fast OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

5.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

5.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.picorv32.cpuregs write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

5.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_6'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 6 unused cells and 68 unused wires.
<suppressed ~26 debug messages>

5.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.picorv32.cpuregs by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 2 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 3 (address \picorv32.mem_addr [12:2]).

5.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

5.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.picorv32.cpuregs via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_2: $\storage_2$rdreg[0]
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_6 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~12843 debug messages>

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

5.28.2. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

5.28.3. Continuing TECHMAP pass.
Using template $paramod$723e2ede68a8c71306205200bc84430f72d82821\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$e5732ff74d43f36973e5b5cbf1e825f2e674ab6f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4f063893b304c557eb9d0b025b56660e58668fd3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$22f674f5da16932991bf7e5e16977b8239c2b548\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f92c721cebea4b1638c676a47570b4b20197fc0c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ff0cf1d9a3b1d7917cd28b3f72ccdcde6cb67c3b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$383f91c4c9cdf5388c7022f4fd34c5fb04c0749d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$07773ae99d73678cccd404646506c96f73ecfc78\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f3b51107d640fef72361504fe3a0c4bec831123c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6d1aa7841e4f0e5bc21fbac2a5cf8f3fda01b74a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a74c4cff1c638df0b11f3dc35cdaff88df2e833e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$9eb5079ae9d89739aa8430ecf52e28bae8f88618\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2d221c6cb3130dd78ebee0073d89eb07510bc5f6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a5142f0007f47c78ee61a575ff5d2b2b76f64ec0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7ba86985a8e2da06ae92959fbe4f0871063820d2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0e4840c26ea9c3233cd151d678776a419d296e3e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$89c559611696db605d938d6e86c612a8e8fb6451\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b33589faa172357464d77c552b2ccb3435780be9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~663 debug messages>

5.29. Executing OPT pass (performing simple optimizations).

5.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~512 debug messages>

5.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13691 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$13703 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13793 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$ff.cc:266:slice$12735 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6140_Y, Q = \picorv32.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12714 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$6099_Y, Q = \picorv32.mem_state, rval = 2'00).

5.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 39 unused cells and 1544 unused wires.
<suppressed ~76 debug messages>

5.29.5. Rerunning OPT passes. (Removed registers in this run.)

5.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~22 debug messages>

5.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\picorv32.$procdff$10301 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$2\next_irq_pending[31:0] [31:5] $flatten\picorv32.$2\next_irq_pending[31:0] [1] }, Q = { \picorv32.irq_pending [31:5] \picorv32.irq_pending [1] }, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$15375 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1513$3023_Y [31:5], Q = \picorv32.irq_pending [31:5]).
Adding EN signal on $auto$ff.cc:266:slice$15375 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$2\next_irq_pending[31:0] [1], Q = \picorv32.irq_pending [1]).
Adding EN signal on $flatten\picorv32.$procdff$10297 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\reg_sh[4:0] [1:0], Q = \picorv32.reg_sh [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$12677 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$13107 [31], Q = \picorv32.genblk2.pcpi_div.divisor [62], rval = 1'0).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$13793 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$13793 ($dff) from module colorlight_i5.

5.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

5.29.10. Rerunning OPT passes. (Removed registers in this run.)

5.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

5.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.13. Executing OPT_DFF pass (perform DFF optimizations).

5.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.29.15. Finished fast OPT passes.

5.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~33 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1060 debug messages>

5.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12241: { $procmux$9412_CMP $procmux$9407_CMP $procmux$9399_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12188: { $procmux$9191_CMP $procmux$9186_CMP $procmux$9178_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12135: { $procmux$8970_CMP $procmux$8965_CMP $procmux$8957_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12082: { $procmux$8749_CMP $procmux$8744_CMP $procmux$8736_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$15539:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$15471
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$15471 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$15471 [6:2] $memory\mem$rdmux[0][4][7]$a$15471 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$15536:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$15469
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$15469 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$15469 [6:2] $memory\mem$rdmux[0][4][6]$b$15469 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$15469 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$15533:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$15468
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$15468 [6] $memory\mem$rdmux[0][4][6]$a$15468 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$15468 [5] $memory\mem$rdmux[0][4][6]$a$15468 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$15468 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$15530:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$15466
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$15466 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$15466 [6:3] $memory\mem$rdmux[0][4][5]$b$15466 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$15466 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$15466 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$15527:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$15465
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$15465 [3] $memory\mem$rdmux[0][4][5]$a$15465 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$15465 [6:4] $memory\mem$rdmux[0][4][5]$a$15465 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$15465 [0] $memory\mem$rdmux[0][4][5]$a$15465 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$15524:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$15463
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$15463 [2] $memory\mem$rdmux[0][4][4]$b$15463 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$15463 [6:3] $memory\mem$rdmux[0][4][4]$b$15463 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$15521:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$15462
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$15462 [4] $memory\mem$rdmux[0][4][4]$a$15462 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$15462 [6:5] $memory\mem$rdmux[0][4][4]$a$15462 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$15462 [0] $memory\mem$rdmux[0][4][4]$a$15462 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$15518:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$15460
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$15460 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$15460 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$15460 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$15515:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$15459
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$15459 [5] $memory\mem$rdmux[0][4][3]$a$15459 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$15459 [6] $memory\mem$rdmux[0][4][3]$a$15459 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$15459 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$15459 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$15512:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$15457
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$15457 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$15457 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$15509:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$15456
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$15456 [5] $memory\mem$rdmux[0][4][2]$a$15456 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$15456 [6] $memory\mem$rdmux[0][4][2]$a$15456 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$15456 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$15456 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$15506:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$15454
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$15454 [4] $memory\mem$rdmux[0][4][1]$b$15454 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$15454 [6:5] $memory\mem$rdmux[0][4][1]$b$15454 [3] $memory\mem$rdmux[0][4][1]$b$15454 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$15454 [2] $memory\mem$rdmux[0][4][1]$b$15454 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$15503:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$15453
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$15453 [5] $memory\mem$rdmux[0][4][1]$a$15453 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$15453 [6] $memory\mem$rdmux[0][4][1]$a$15453 [4] $memory\mem$rdmux[0][4][1]$a$15453 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$15453 [3] $memory\mem$rdmux[0][4][1]$a$15453 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$15500:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$15451
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$15451 [4] $memory\mem$rdmux[0][4][0]$b$15451 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$15451 [6:5] $memory\mem$rdmux[0][4][0]$b$15451 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$15497:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$15450
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$15450 [2] $memory\mem$rdmux[0][4][0]$a$15450 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$15450 [6:3] $memory\mem$rdmux[0][4][0]$a$15450 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$15450 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$15548:
      Old ports: A=7'0101101, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$b$15475
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$b$15475 [4] $memory\mem$rdmux[0][4][8]$b$15475 [0] }
      New connections: { $memory\mem$rdmux[0][4][8]$b$15475 [6:5] $memory\mem$rdmux[0][4][8]$b$15475 [3:1] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$15475 [0] $memory\mem$rdmux[0][4][8]$b$15475 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$15557:
      Old ports: A=7'0111010, B=7'0110001, Y=$memory\mem$rdmux[0][4][10]$a$15480
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][10]$a$15480 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$a$15480 [6:2] = { 3'011 $memory\mem$rdmux[0][4][10]$a$15480 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$15551:
      Old ports: A=7'0111001, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$15477
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$15477 [0]
      New connections: $memory\mem$rdmux[0][4][9]$a$15477 [6:1] = { 2'01 $memory\mem$rdmux[0][4][9]$a$15477 [0] $memory\mem$rdmux[0][4][9]$a$15477 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$15560:
      Old ports: A=7'0110101, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$15481
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$b$15481 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$b$15481 [6:2] = { 3'011 $memory\mem$rdmux[0][4][10]$b$15481 [1:0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$15545:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$a$15474
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$a$15474 [0]
      New connections: $memory\mem$rdmux[0][4][8]$a$15474 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$15566:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$15484
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$15484 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$15484 [6:1] = { $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$15542:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$15472
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$15472 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$15472 [6:5] $memory\mem$rdmux[0][4][7]$b$15472 [2:0] } = 5'01101
    New ctrl vector for $pmux cell $flatten\accelerator.$procmux$3566: { $flatten\accelerator.$procmux$3548_CMP $flatten\accelerator.$procmux$3540_CMP }
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$4291:
      Old ports: A=\picorv32.mem_rdata_word, B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:0] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7:0] }, Y=$flatten\picorv32.$procmux$4291_Y
      New ports: A=\picorv32.mem_rdata_word [31:8], B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] }, Y=$flatten\picorv32.$procmux$4291_Y [31:8]
      New connections: $flatten\picorv32.$procmux$4291_Y [7:0] = \picorv32.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4547: { \picorv32.cpu_state [3] $auto$opt_reduce.cc:137:opt_pmux$15594 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4857: { $auto$opt_reduce.cc:137:opt_pmux$15596 $auto$opt_reduce.cc:137:opt_pmux$10889 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5065: { \picorv32.cpu_state [4] $auto$opt_reduce.cc:137:opt_pmux$15598 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5115:
      Old ports: A={ $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054_Y [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1:0] }, B={ $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3058_Y [31:1] $auto$alumacc.cc:511:replace_alu$13308 [0] }, Y=$flatten\picorv32.$procmux$5115_Y
      New ports: A={ $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054_Y [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1] }, B=$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$3058_Y [31:1], Y=$flatten\picorv32.$procmux$5115_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5115_Y [0] = $auto$alumacc.cc:511:replace_alu$13308 [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5121:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1:0] }, B={ $flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054_Y [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1:0] }, Y=$flatten\picorv32.$procmux$5121_Y
      New ports: A=$flatten\picorv32.$3\current_pc[31:0] [31:2], B=$flatten\picorv32.$add$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$3054_Y [31:2], Y=$flatten\picorv32.$procmux$5121_Y [31:2]
      New connections: $flatten\picorv32.$procmux$5121_Y [1:0] = $auto$alumacc.cc:511:replace_alu$13308 [1:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6099: { $flatten\picorv32.$procmux$6109_CMP $auto$opt_reduce.cc:137:opt_pmux$15600 }
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6393:
      Old ports: A={ 24'000000000000000000000000 \picorv32.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \picorv32.mem_rdata [15:8] 24'000000000000000000000000 \picorv32.mem_rdata [23:16] 24'000000000000000000000000 \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [7:0], B={ \picorv32.mem_rdata [15:8] \picorv32.mem_rdata [23:16] \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\picorv32.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$6402:
      Old ports: A={ 16'0000000000000000 \picorv32.mem_rdata [15:0] }, B={ 16'0000000000000000 \picorv32.mem_rdata [31:16] }, Y=$flatten\picorv32.$2\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [15:0], B=\picorv32.mem_rdata [31:16], Y=$flatten\picorv32.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\picorv32.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6418:
      Old ports: A=\picorv32.reg_op2, B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata
      New ports: A=\picorv32.reg_op2 [31:8], B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata [31:8]
      New connections: \picorv32.mem_la_wdata [7:0] = \picorv32.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3046:
      Old ports: A=2'00, B=2'10, Y=$flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3046_Y
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3046_Y [1]
      New connections: $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$3046_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:382$2570:
      Old ports: A={ \picorv32.reg_op1 [31:2] 2'00 }, B={ \picorv32.next_pc [31:2] 2'00 }, Y=\basesoc_picorv322
      New ports: A=\picorv32.reg_op1 [31:2], B=\picorv32.next_pc [31:2], Y=\basesoc_picorv322 [31:2]
      New connections: \basesoc_picorv322 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [2] $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [0] }
      New connections: { $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [3] $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [1] } = { $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [2] $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2585_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2645:
      Old ports: A=2'11, B=2'00, Y=$flatten\picorv32.$procmux$6105_Y
      New ports: A=1'1, B=1'0, Y=$flatten\picorv32.$procmux$6105_Y [0]
      New connections: $flatten\picorv32.$procmux$6105_Y [1] = $flatten\picorv32.$procmux$6105_Y [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365:
      Old ports: A={ 32'00000000000000000000000000000000 \picorv32.reg_op2 }, B={ \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 }, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y
      New ports: A=1'0, B=\picorv32.reg_op2 [31], Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32]
      New connections: { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [63:33] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [31:0] } = { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3365_Y [32] \picorv32.reg_op2 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3374:
      Old ports: A={ 31'0000000000000000000000000000000 \picorv32.reg_op1 }, B={ \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 }, Y=$auto$wreduce.cc:514:run$13100 [62:0]
      New ports: A=1'0, B=\picorv32.reg_op1 [31], Y=$auto$wreduce.cc:514:run$13100 [32]
      New connections: { $auto$wreduce.cc:514:run$13100 [62:33] $auto$wreduce.cc:514:run$13100 [31:0] } = { $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] $auto$wreduce.cc:514:run$13100 [32] \picorv32.reg_op1 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3316:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:514:run$13103 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$13103 [5]
      New connections: $auto$wreduce.cc:514:run$13103 [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $procmux$6986:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6986_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6986_Y [10]
      New connections: $procmux$6986_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$7282:
      Old ports: A=2'01, B=2'00, Y=$procmux$7282_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7282_Y [0]
      New connections: $procmux$7282_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7291:
      Old ports: A=2'00, B=2'11, Y=$procmux$7291_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7291_Y [0]
      New connections: $procmux$7291_Y [1] = $procmux$7291_Y [0]
    Consolidated identical input bits for $mux cell $procmux$7300:
      Old ports: A=2'11, B=2'10, Y=$procmux$7300_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7300_Y [0]
      New connections: $procmux$7300_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$8263:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$8431: $auto$opt_reduce.cc:137:opt_pmux$15602
    New ctrl vector for $pmux cell $procmux$8521: { $procmux$8532_CMP \interface_we }
    Consolidated identical input bits for $mux cell $procmux$8625:
      Old ports: A=3'100, B=3'010, Y=$procmux$8625_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8625_Y [2:1]
      New connections: $procmux$8625_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8628: { \sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$15604 $procmux$8630_CMP $procmux$8629_CMP }
    Consolidated identical input bits for $mux cell $procmux$8641:
      Old ports: A=3'011, B=3'010, Y=$procmux$8641_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8641_Y [0]
      New connections: $procmux$8641_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8723:
      Old ports: A=3'001, B=3'010, Y=$procmux$8723_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8723_Y [1:0]
      New connections: $procmux$8723_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8735: { $auto$opt_reduce.cc:137:opt_pmux$15608 $auto$opt_reduce.cc:137:opt_pmux$15606 }
    Consolidated identical input bits for $mux cell $procmux$8944:
      Old ports: A=3'001, B=3'010, Y=$procmux$8944_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8944_Y [1:0]
      New connections: $procmux$8944_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8956: { $auto$opt_reduce.cc:137:opt_pmux$15612 $auto$opt_reduce.cc:137:opt_pmux$15610 }
    Consolidated identical input bits for $mux cell $procmux$9165:
      Old ports: A=3'001, B=3'010, Y=$procmux$9165_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9165_Y [1:0]
      New connections: $procmux$9165_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9177: { $auto$opt_reduce.cc:137:opt_pmux$15616 $auto$opt_reduce.cc:137:opt_pmux$15614 }
    Consolidated identical input bits for $mux cell $procmux$9386:
      Old ports: A=3'001, B=3'010, Y=$procmux$9386_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9386_Y [1:0]
      New connections: $procmux$9386_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9398: { $auto$opt_reduce.cc:137:opt_pmux$15620 $auto$opt_reduce.cc:137:opt_pmux$15618 }
    Consolidated identical input bits for $mux cell $procmux$9908:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$13111 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$13111 [1]
      New connections: { $auto$wreduce.cc:514:run$13111 [2] $auto$wreduce.cc:514:run$13111 [0] } = { $auto$wreduce.cc:514:run$13111 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9929:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$13112 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$13112 [1]
      New connections: $auto$wreduce.cc:514:run$13112 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$15554:
      Old ports: A=7'0110001, B=7'0111000, Y=$memory\mem$rdmux[0][4][9]$b$15478
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][9]$b$15478 [3] $memory\mem$rdmux[0][4][9]$b$15478 [0] }
      New connections: { $memory\mem$rdmux[0][4][9]$b$15478 [6:4] $memory\mem$rdmux[0][4][9]$b$15478 [2:1] } = 5'01100
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$15593: { \picorv32.cpu_state [6] \picorv32.cpu_state [4] \picorv32.cpu_state [2] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$15482:
      Old ports: A=7'0110100, B=$memory\mem$rdmux[0][4][11]$b$15484, Y=$memory\mem$rdmux[0][3][5]$b$15442
      New ports: A=2'10, B={ $memory\mem$rdmux[0][4][11]$b$15484 [0] $memory\mem$rdmux[0][4][11]$b$15484 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$15442 [2] $memory\mem$rdmux[0][3][5]$b$15442 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$15442 [6:3] $memory\mem$rdmux[0][3][5]$b$15442 [1] } = { $memory\mem$rdmux[0][3][5]$b$15442 [0] $memory\mem$rdmux[0][3][5]$b$15442 [2] $memory\mem$rdmux[0][3][5]$b$15442 [2] $memory\mem$rdmux[0][3][5]$b$15442 [0] $memory\mem$rdmux[0][3][5]$b$15442 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$15479:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$15480, B=$memory\mem$rdmux[0][4][10]$b$15481, Y=$memory\mem$rdmux[0][3][5]$a$15441
      New ports: A={ 1'0 $memory\mem$rdmux[0][4][10]$a$15480 [1:0] }, B={ $memory\mem$rdmux[0][4][10]$b$15481 [0] $memory\mem$rdmux[0][4][10]$b$15481 [1:0] }, Y=$memory\mem$rdmux[0][3][5]$a$15441 [2:0]
      New connections: $memory\mem$rdmux[0][3][5]$a$15441 [6:3] = { 3'011 $memory\mem$rdmux[0][3][5]$a$15441 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$15476:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$15477, B=$memory\mem$rdmux[0][4][9]$b$15478, Y=$memory\mem$rdmux[0][3][4]$b$15439
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$15477 [0] $memory\mem$rdmux[0][4][9]$a$15477 [0] $memory\mem$rdmux[0][4][9]$a$15477 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][9]$b$15478 [3] $memory\mem$rdmux[0][4][9]$b$15478 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$15439 [4:3] $memory\mem$rdmux[0][3][4]$b$15439 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$15439 [6:5] $memory\mem$rdmux[0][3][4]$b$15439 [2:1] } = 4'0100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$15473:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$15474, B=$memory\mem$rdmux[0][4][8]$b$15475, Y=$memory\mem$rdmux[0][3][4]$a$15438
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$15474 [0] }, B={ $memory\mem$rdmux[0][4][8]$b$15475 [4] $memory\mem$rdmux[0][4][8]$b$15475 [0] $memory\mem$rdmux[0][4][8]$b$15475 [0] }, Y={ $memory\mem$rdmux[0][3][4]$a$15438 [4] $memory\mem$rdmux[0][3][4]$a$15438 [2] $memory\mem$rdmux[0][3][4]$a$15438 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$15438 [6:5] $memory\mem$rdmux[0][3][4]$a$15438 [3] $memory\mem$rdmux[0][3][4]$a$15438 [1] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$15438 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$15470:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$15471, B=$memory\mem$rdmux[0][4][7]$b$15472, Y=$memory\mem$rdmux[0][3][3]$b$15436
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$15471 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$15472 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$15436 [4:3] $memory\mem$rdmux[0][3][3]$b$15436 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$15436 [6:5] $memory\mem$rdmux[0][3][3]$b$15436 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$15436 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$15467:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$15468, B=$memory\mem$rdmux[0][4][6]$b$15469, Y=$memory\mem$rdmux[0][3][3]$a$15435
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$15468 [6] $memory\mem$rdmux[0][4][6]$a$15468 [4] $memory\mem$rdmux[0][4][6]$a$15468 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$15469 [1] $memory\mem$rdmux[0][4][6]$b$15469 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$15435 [6:4] $memory\mem$rdmux[0][3][3]$a$15435 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$15435 [3:2] = { $memory\mem$rdmux[0][3][3]$a$15435 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$15464:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$15465, B=$memory\mem$rdmux[0][4][5]$b$15466, Y=$memory\mem$rdmux[0][3][2]$b$15433
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$15465 [3] $memory\mem$rdmux[0][4][5]$a$15465 [0] $memory\mem$rdmux[0][4][5]$a$15465 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$15466 [2] $memory\mem$rdmux[0][4][5]$b$15466 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$15466 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$15433 [6] $memory\mem$rdmux[0][3][2]$b$15433 [4:2] $memory\mem$rdmux[0][3][2]$b$15433 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$15433 [5] $memory\mem$rdmux[0][3][2]$b$15433 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$15433 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$15461:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$15462, B=$memory\mem$rdmux[0][4][4]$b$15463, Y=$memory\mem$rdmux[0][3][2]$a$15432
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$15462 [4] $memory\mem$rdmux[0][4][4]$a$15462 [0] $memory\mem$rdmux[0][4][4]$a$15462 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$15462 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$15463 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$15463 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$15432 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$15432 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$15458:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$15459, B=$memory\mem$rdmux[0][4][3]$b$15460, Y=$memory\mem$rdmux[0][3][1]$b$15430
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$15459 [0] $memory\mem$rdmux[0][4][3]$a$15459 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$15459 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$15460 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$15430 [6:5] $memory\mem$rdmux[0][3][1]$b$15430 [2] $memory\mem$rdmux[0][3][1]$b$15430 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$15430 [4:3] $memory\mem$rdmux[0][3][1]$b$15430 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$15430 [2] $memory\mem$rdmux[0][3][1]$b$15430 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$15455:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$15456, B=$memory\mem$rdmux[0][4][2]$b$15457, Y=$memory\mem$rdmux[0][3][1]$a$15429
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$15456 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$15456 [0] $memory\mem$rdmux[0][4][2]$a$15456 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$15457 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$15429 [5] $memory\mem$rdmux[0][3][1]$a$15429 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$15429 [6] $memory\mem$rdmux[0][3][1]$a$15429 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$15429 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$15429 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$15452:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$15453, B=$memory\mem$rdmux[0][4][1]$b$15454, Y=$memory\mem$rdmux[0][3][0]$b$15427
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$15453 [3] $memory\mem$rdmux[0][4][1]$a$15453 [5] $memory\mem$rdmux[0][4][1]$a$15453 [3] $memory\mem$rdmux[0][4][1]$a$15453 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$15454 [2] $memory\mem$rdmux[0][4][1]$b$15454 [4] $memory\mem$rdmux[0][4][1]$b$15454 [2] $memory\mem$rdmux[0][4][1]$b$15454 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$15427 [6:2] $memory\mem$rdmux[0][3][0]$b$15427 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$15427 [1] = $memory\mem$rdmux[0][3][0]$b$15427 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15449:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$15450, B=$memory\mem$rdmux[0][4][0]$b$15451, Y=$memory\mem$rdmux[0][3][0]$a$15426
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15450 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$15450 [2] $memory\mem$rdmux[0][4][0]$a$15450 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$15451 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$15451 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$15426 [5:2] $memory\mem$rdmux[0][3][0]$a$15426 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$15426 [6] $memory\mem$rdmux[0][3][0]$a$15426 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5117:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1:0] }, B=$flatten\picorv32.$procmux$5115_Y, Y=$flatten\picorv32.$procmux$5117_Y
      New ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1] }, B=$flatten\picorv32.$procmux$5115_Y [31:1], Y=$flatten\picorv32.$procmux$5117_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5117_Y [0] = $auto$alumacc.cc:511:replace_alu$13308 [0]
    Consolidated identical input bits for $mux cell $procmux$6988:
      Old ports: A=$procmux$6986_Y, B=11'10000000000, Y=$procmux$6988_Y
      New ports: A=$procmux$6986_Y [10], B=1'1, Y=$procmux$6988_Y [10]
      New connections: $procmux$6988_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8725:
      Old ports: A=3'011, B=$procmux$8723_Y, Y=$procmux$8725_Y
      New ports: A=2'11, B=$procmux$8723_Y [1:0], Y=$procmux$8725_Y [1:0]
      New connections: $procmux$8725_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8946:
      Old ports: A=3'011, B=$procmux$8944_Y, Y=$procmux$8946_Y
      New ports: A=2'11, B=$procmux$8944_Y [1:0], Y=$procmux$8946_Y [1:0]
      New connections: $procmux$8946_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9167:
      Old ports: A=3'011, B=$procmux$9165_Y, Y=$procmux$9167_Y
      New ports: A=2'11, B=$procmux$9165_Y [1:0], Y=$procmux$9167_Y [1:0]
      New connections: $procmux$9167_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9388:
      Old ports: A=3'011, B=$procmux$9386_Y, Y=$procmux$9388_Y
      New ports: A=2'11, B=$procmux$9386_Y [1:0], Y=$procmux$9388_Y [1:0]
      New connections: $procmux$9388_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$15440:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$15441, B=$memory\mem$rdmux[0][3][5]$b$15442, Y=$memory\mem$rdmux[0][2][2]$b$15421
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$15441 [2:0] }, B={ $memory\mem$rdmux[0][3][5]$b$15442 [0] $memory\mem$rdmux[0][3][5]$b$15442 [2] $memory\mem$rdmux[0][3][5]$b$15442 [2] $memory\mem$rdmux[0][3][5]$b$15442 [0] $memory\mem$rdmux[0][3][5]$b$15442 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$15421 [6] $memory\mem$rdmux[0][2][2]$b$15421 [4] $memory\mem$rdmux[0][2][2]$b$15421 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$b$15421 [5] $memory\mem$rdmux[0][2][2]$b$15421 [3] } = { $memory\mem$rdmux[0][2][2]$b$15421 [4] $memory\mem$rdmux[0][2][2]$b$15421 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$15437:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$15438, B=$memory\mem$rdmux[0][3][4]$b$15439, Y=$memory\mem$rdmux[0][2][2]$a$15420
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$15438 [4] $memory\mem$rdmux[0][3][4]$a$15438 [2] $memory\mem$rdmux[0][3][4]$a$15438 [2] $memory\mem$rdmux[0][3][4]$a$15438 [0] }, B={ $memory\mem$rdmux[0][3][4]$b$15439 [4:3] 1'0 $memory\mem$rdmux[0][3][4]$b$15439 [0] }, Y={ $memory\mem$rdmux[0][2][2]$a$15420 [4:2] $memory\mem$rdmux[0][2][2]$a$15420 [0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$15420 [6:5] $memory\mem$rdmux[0][2][2]$a$15420 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$15431:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$15432, B=$memory\mem$rdmux[0][3][2]$b$15433, Y=$memory\mem$rdmux[0][2][1]$a$15417
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$15432 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$15433 [6] $memory\mem$rdmux[0][3][2]$b$15433 [4:2] $memory\mem$rdmux[0][3][2]$b$15433 [0] $memory\mem$rdmux[0][3][2]$b$15433 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$15417 [6] $memory\mem$rdmux[0][2][1]$a$15417 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$15417 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$15428:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$15429, B=$memory\mem$rdmux[0][3][1]$b$15430, Y=$memory\mem$rdmux[0][2][0]$b$15415
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$15429 [1] $memory\mem$rdmux[0][3][1]$a$15429 [5] $memory\mem$rdmux[0][3][1]$a$15429 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$15430 [6:5] $memory\mem$rdmux[0][3][1]$b$15430 [2] $memory\mem$rdmux[0][3][1]$b$15430 [0] $memory\mem$rdmux[0][3][1]$b$15430 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$15415 [6:5] $memory\mem$rdmux[0][2][0]$b$15415 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$15415 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$15415 [2] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5123:
      Old ports: A=$flatten\picorv32.$procmux$5117_Y, B=$flatten\picorv32.$procmux$5121_Y, Y=$flatten\picorv32.$procmux$5123_Y
      New ports: A=$flatten\picorv32.$procmux$5117_Y [31:1], B={ $flatten\picorv32.$procmux$5121_Y [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1] }, Y=$flatten\picorv32.$procmux$5123_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5123_Y [0] = $auto$alumacc.cc:511:replace_alu$13308 [0]
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5126:
      Old ports: A=$flatten\picorv32.$procmux$5123_Y, B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1:0] }, Y=$flatten\picorv32.$procmux$5126_Y
      New ports: A=$flatten\picorv32.$procmux$5123_Y [31:1], B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13308 [1] }, Y=$flatten\picorv32.$procmux$5126_Y [31:1]
      New connections: $flatten\picorv32.$procmux$5126_Y [0] = $auto$alumacc.cc:511:replace_alu$13308 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 90 changes.

5.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

5.31.6. Executing OPT_DFF pass (perform DFF optimizations).

5.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

5.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~5 debug messages>

5.31.9. Rerunning OPT passes. (Maybe there is more to do..)

5.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1064 debug messages>

5.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15449:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$15450 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15450 [2] $memory\mem$rdmux[0][4][0]$a$15450 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15450 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$15450 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$15426 [5:2] $memory\mem$rdmux[0][3][0]$a$15426 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15450 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15450 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15450 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$15426 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$15426 [0] = $memory\mem$rdmux[0][4][0]$a$15450 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$13508 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$13102 [4:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [4:0], rval = 5'11110).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12746 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12746 ($dffe) from module colorlight_i5.

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.16. Rerunning OPT passes. (Maybe there is more to do..)

5.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1063 debug messages>

5.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.20. Executing OPT_DFF pass (perform DFF optimizations).

5.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.23. Finished fast OPT passes. (There is nothing left to do.)

5.32. Executing TECHMAP pass (map to technology primitives).

5.32.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.32.2. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \accelerator.acc (64 bits, signed)
  add { $flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial 18'000000000000000000 } (64 bits, signed)
  add $flatten\accelerator.$mul$/home/moises/eda/SoC_Colorlight-i9/accelerator/rtl/accelerator.sv:66$3192.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (50 bits, signed)
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$0caac64af565d74f94601e94c56dcde258d571c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$7106058a5c4034a81d3860a7c5166b1897e84750\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8a99b868050f542c83270fc93de09787e35f2c64\_80_ecp5_alu for cells of type $alu.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add 4'0000 (4 bits, unsigned)
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9713 debug messages>

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~9244 debug messages>

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~7749 debug messages>
Removed a total of 2583 cells.

5.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$28356 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$13133 [31], Q = \spiflash_phy_sr_out [31]).

5.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2442 unused cells and 12170 unused wires.
<suppressed ~2444 debug messages>

5.33.5. Rerunning OPT passes. (Removed registers in this run.)

5.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$35762 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [31], Q = \picorv32.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35761 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [30], Q = \picorv32.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35760 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [29], Q = \picorv32.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35759 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [28], Q = \picorv32.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35758 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [27], Q = \picorv32.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35757 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [26], Q = \picorv32.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35756 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [25], Q = \picorv32.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35755 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [24], Q = \picorv32.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35754 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [23], Q = \picorv32.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35753 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [22], Q = \picorv32.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35752 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [21], Q = \picorv32.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35751 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [20], Q = \picorv32.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35750 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [19], Q = \picorv32.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35749 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [18], Q = \picorv32.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35748 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [17], Q = \picorv32.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35747 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [16], Q = \picorv32.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35746 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [15], Q = \picorv32.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35745 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [14], Q = \picorv32.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35744 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [13], Q = \picorv32.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35743 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [12], Q = \picorv32.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35742 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [11], Q = \picorv32.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35741 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [10], Q = \picorv32.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35740 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [9], Q = \picorv32.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35739 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [8], Q = \picorv32.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35738 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [7], Q = \picorv32.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35737 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [6], Q = \picorv32.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35736 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [5], Q = \picorv32.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35735 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [4], Q = \picorv32.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35734 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [3], Q = \picorv32.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35733 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [2], Q = \picorv32.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$35732 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5547.Y_B [1], Q = \picorv32.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$33570 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4030.B_AND_S [32], Q = \picorv32.reg_next_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$28135 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [9], Q = \sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28134 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [8], Q = \sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28133 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [7], Q = \sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28132 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [6], Q = \sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28131 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [5], Q = \sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28130 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [4], Q = \sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28129 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [3], Q = \sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28128 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [2], Q = \sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28127 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [1], Q = \sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28126 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$8044.B_AND_S [0], Q = \sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27871 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [29], Q = \mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27870 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [28], Q = \mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27869 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [27], Q = \mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27868 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [26], Q = \mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27867 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [25], Q = \mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27866 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [24], Q = \mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27865 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [23], Q = \mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27864 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [22], Q = \mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27863 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [21], Q = \mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27862 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [20], Q = \mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27861 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [19], Q = \mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27860 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [18], Q = \mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27859 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [17], Q = \mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27858 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [16], Q = \mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27857 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [15], Q = \mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27856 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [14], Q = \mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27855 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [13], Q = \mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27854 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [12], Q = \mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27853 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [11], Q = \mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27852 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [10], Q = \mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27851 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [9], Q = \mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27850 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [8], Q = \mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27849 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [7], Q = \mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27848 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [6], Q = \mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27847 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [5], Q = \mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27846 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [4], Q = \mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27845 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [3], Q = \mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27844 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [2], Q = \mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27843 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [1], Q = \mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27842 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$10056.Y_B [0], Q = \mmap_burst_adr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27737 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [55], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27736 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [54], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27735 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [53], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27734 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [52], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27733 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [51], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27732 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.B_AND_S [50], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27731 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27730 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6747.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27729 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [31], Q = \csr_bankarray_interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27728 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [30], Q = \csr_bankarray_interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27727 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [29], Q = \csr_bankarray_interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27726 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [28], Q = \csr_bankarray_interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27725 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [27], Q = \csr_bankarray_interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27724 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [26], Q = \csr_bankarray_interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27723 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [25], Q = \csr_bankarray_interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27722 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [24], Q = \csr_bankarray_interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27721 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [23], Q = \csr_bankarray_interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27720 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [22], Q = \csr_bankarray_interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27719 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [21], Q = \csr_bankarray_interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27718 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [20], Q = \csr_bankarray_interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27717 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [19], Q = \csr_bankarray_interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27716 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [18], Q = \csr_bankarray_interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27715 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [17], Q = \csr_bankarray_interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27714 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [16], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27713 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27712 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27711 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27710 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27709 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27708 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27707 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27706 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27705 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27704 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27703 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27702 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27701 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27700 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27699 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27698 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6774.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27697 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [63], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27696 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [62], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27695 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [61], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27694 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [60], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27693 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [59], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27692 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [58], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27691 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [57], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27690 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.B_AND_S [56], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27689 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27688 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27687 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27686 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27685 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27684 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27683 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27682 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27681 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27680 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27679 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27678 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27677 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27676 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27675 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27674 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27673 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27672 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27671 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27670 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27669 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27668 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27667 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27666 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6795.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27665 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [31], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27664 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [30], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27663 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [29], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27662 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [28], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27661 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [27], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27660 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [26], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27659 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [25], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27658 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [24], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27657 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27656 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27655 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27654 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27653 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27652 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27651 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27650 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27649 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27648 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27647 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27646 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27645 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27644 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27643 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27642 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27641 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27640 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27639 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27638 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27637 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27636 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27635 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27634 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6816.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27627 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27626 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27625 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27624 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27623 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27622 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27621 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27620 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27619 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27618 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27617 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27616 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27615 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27614 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27613 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27612 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27611 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27610 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27609 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27608 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27607 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27606 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27605 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27604 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27603 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27602 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27601 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27600 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27599 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27598 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27597 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27596 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6840.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27595 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27594 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27593 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27592 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27591 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27590 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27589 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27588 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27587 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27586 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27585 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27584 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27583 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27582 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27581 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27580 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27579 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27578 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27577 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27576 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27575 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27574 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27573 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27572 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27571 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27570 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27569 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27568 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27567 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27566 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27565 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$27564 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6886.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16327 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [4], Q = \picorv32.latched_rd [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16326 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [3], Q = \picorv32.latched_rd [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16325 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [2], Q = \picorv32.latched_rd [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16324 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [1], Q = \picorv32.latched_rd [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$16323 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4407.A [0], Q = \picorv32.latched_rd [0], rval = 1'0).

5.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 249 unused cells and 192 unused wires.
<suppressed ~251 debug messages>

5.33.10. Rerunning OPT passes. (Removed registers in this run.)

5.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1035 debug messages>
Removed a total of 345 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 345 unused wires.
<suppressed ~1 debug messages>

5.33.15. Finished fast OPT passes.

5.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~3490 debug messages>

5.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~109 debug messages>

5.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

5.40. Executing ATTRMVCP pass (move or copy attributes).

5.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 18514 unused wires.
<suppressed ~1 debug messages>

5.42. Executing TECHMAP pass (map to technology primitives).

5.42.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.43. Executing ABC9 pass.

5.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.3. Executing PROC pass (convert processes to netlists).

5.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61922'.
  Set init value: \Q = 1'0

5.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921'.

5.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61922'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921'.
     1/1: $0\Q[0:0]

5.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921'.
  created $adff cell `$procdff$61927' with positive edge clock and positive level reset.

5.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61922'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61921'.
Cleaned up 1 empty switch.

5.43.4. Executing PROC pass (convert processes to netlists).

5.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61993'.
  Set init value: \Q = 1'1

5.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992'.

5.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61993'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992'.
     1/1: $0\Q[0:0]

5.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992'.
  created $adff cell `$procdff$61998' with positive edge clock and positive level reset.

5.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$61993'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$61992'.
Cleaned up 1 empty switch.

5.43.5. Executing PROC pass (convert processes to netlists).

5.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$62007'.
  Set init value: \Q = 1'1

5.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006'.

5.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$62007'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006'.
     1/1: $0\Q[0:0]

5.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006'.
  created $adff cell `$procdff$62012' with positive edge clock and positive level reset.

5.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$62007'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$62006'.
Cleaned up 1 empty switch.

5.43.6. Executing PROC pass (convert processes to netlists).

5.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$62030'.
Cleaned up 1 empty switch.

5.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

5.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

5.43.6.4. Executing PROC_INIT pass (extract init attributes).

5.43.6.5. Executing PROC_ARST pass (detect async resets in processes).

5.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
     1/3: $1$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_EN[3:0]$62036
     2/3: $1$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_DATA[3:0]$62035
     3/3: $1$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_ADDR[3:0]$62037
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$62030'.

5.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62025_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62020_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62014_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62022_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62024_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62016_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62023_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62027_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62021_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62028_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62015_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62017_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62013_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62026_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62018_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$62019_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$62030'.

5.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
  created $dff cell `$procdff$62081' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
  created $dff cell `$procdff$62082' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$62029_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
  created $dff cell `$procdff$62083' with positive edge clock.

5.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$62055'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$62031'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$62030'.
Cleaned up 1 empty switch.

5.43.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$28003 $auto$simplemap.cc:157:simplemap_reduce$23941 $auto$simplemap.cc:106:simplemap_bitop$18098 $auto$simplemap.cc:157:simplemap_reduce$42702 $auto$simplemap.cc:106:simplemap_bitop$39449 $auto$simplemap.cc:298:simplemap_mux$24844 $auto$ff.cc:266:slice$27958 $auto$simplemap.cc:46:simplemap_not$18682 $auto$simplemap.cc:106:simplemap_bitop$39468 $auto$simplemap.cc:298:simplemap_mux$39481 $auto$simplemap.cc:106:simplemap_bitop$18685 $auto$simplemap.cc:46:simplemap_not$18684 $auto$simplemap.cc:106:simplemap_bitop$18683 $auto$simplemap.cc:106:simplemap_bitop$18681 $auto$simplemap.cc:106:simplemap_bitop$39418 $auto$simplemap.cc:298:simplemap_mux$39425 $auto$simplemap.cc:298:simplemap_mux$42572 $auto$simplemap.cc:157:simplemap_reduce$39563 $auto$simplemap.cc:106:simplemap_bitop$39149 $auto$simplemap.cc:106:simplemap_bitop$18703 $auto$simplemap.cc:106:simplemap_bitop$18702 $auto$simplemap.cc:106:simplemap_bitop$18686 $auto$simplemap.cc:298:simplemap_mux$42705 $auto$simplemap.cc:157:simplemap_reduce$42704 $auto$simplemap.cc:106:simplemap_bitop$41698 $auto$simplemap.cc:106:simplemap_bitop$18151 $auto$ff.cc:266:slice$27955 $auto$simplemap.cc:157:simplemap_reduce$23954 $auto$simplemap.cc:106:simplemap_bitop$18099 $auto$simplemap.cc:106:simplemap_bitop$18097 $auto$simplemap.cc:106:simplemap_bitop$18851 $auto$ff.cc:266:slice$28054 $auto$simplemap.cc:157:simplemap_reduce$23789 $auto$simplemap.cc:106:simplemap_bitop$18187 $auto$simplemap.cc:157:simplemap_reduce$39748 $auto$simplemap.cc:106:simplemap_bitop$39745 $auto$simplemap.cc:298:simplemap_mux$24446 $auto$ff.cc:266:slice$28009 $auto$simplemap.cc:46:simplemap_not$18706 $auto$simplemap.cc:106:simplemap_bitop$39467 $auto$simplemap.cc:298:simplemap_mux$39488 $auto$simplemap.cc:298:simplemap_mux$39743 $auto$simplemap.cc:157:simplemap_reduce$39750 $auto$simplemap.cc:106:simplemap_bitop$18726 $auto$simplemap.cc:106:simplemap_bitop$18710 $auto$simplemap.cc:106:simplemap_bitop$18709 $auto$simplemap.cc:46:simplemap_not$18708 $auto$simplemap.cc:106:simplemap_bitop$18707 $auto$simplemap.cc:106:simplemap_bitop$18705 $auto$simplemap.cc:106:simplemap_bitop$39417 $auto$simplemap.cc:298:simplemap_mux$39432 $auto$simplemap.cc:106:simplemap_bitop$39148 $auto$simplemap.cc:106:simplemap_bitop$18727 $auto$simplemap.cc:298:simplemap_mux$39933 $auto$simplemap.cc:157:simplemap_reduce$43865 $auto$simplemap.cc:106:simplemap_bitop$39746 $auto$simplemap.cc:106:simplemap_bitop$18257 $auto$ff.cc:266:slice$28006 $auto$simplemap.cc:157:simplemap_reduce$23798 $auto$simplemap.cc:106:simplemap_bitop$18206 $auto$simplemap.cc:106:simplemap_bitop$18186 $auto$simplemap.cc:106:simplemap_bitop$18886 $auto$ff.cc:266:slice$28105 $auto$simplemap.cc:157:simplemap_reduce$23287 $auto$simplemap.cc:106:simplemap_bitop$18335 $auto$simplemap.cc:157:simplemap_reduce$41331 $auto$simplemap.cc:106:simplemap_bitop$41232 $auto$simplemap.cc:298:simplemap_mux$24108 $auto$ff.cc:266:slice$28060 $auto$simplemap.cc:46:simplemap_not$18730 $auto$simplemap.cc:157:simplemap_reduce$39472 $auto$simplemap.cc:157:simplemap_reduce$39470 $auto$simplemap.cc:106:simplemap_bitop$39466 $auto$simplemap.cc:298:simplemap_mux$39495 $auto$simplemap.cc:298:simplemap_mux$41158 $auto$simplemap.cc:157:simplemap_reduce$41333 $auto$simplemap.cc:106:simplemap_bitop$18750 $auto$simplemap.cc:106:simplemap_bitop$18734 $auto$simplemap.cc:106:simplemap_bitop$18733 $auto$simplemap.cc:46:simplemap_not$18732 $auto$simplemap.cc:106:simplemap_bitop$18731 $auto$simplemap.cc:106:simplemap_bitop$18729 $auto$simplemap.cc:157:simplemap_reduce$39422 $auto$simplemap.cc:157:simplemap_reduce$39420 $auto$simplemap.cc:106:simplemap_bitop$39416 $auto$simplemap.cc:298:simplemap_mux$39443 $auto$simplemap.cc:157:simplemap_reduce$39153 $auto$simplemap.cc:157:simplemap_reduce$39151 $auto$simplemap.cc:106:simplemap_bitop$39147 $auto$simplemap.cc:106:simplemap_bitop$18751 $auto$simplemap.cc:298:simplemap_mux$41434 $auto$simplemap.cc:157:simplemap_reduce$41705 $auto$simplemap.cc:106:simplemap_bitop$41281 $auto$simplemap.cc:106:simplemap_bitop$18424 $auto$ff.cc:266:slice$28057 $auto$simplemap.cc:157:simplemap_reduce$23419 $auto$simplemap.cc:106:simplemap_bitop$18336 $auto$simplemap.cc:106:simplemap_bitop$18334 $auto$simplemap.cc:106:simplemap_bitop$18897 $auto$ff.cc:266:slice$28114 $auto$simplemap.cc:157:simplemap_reduce$22879 $auto$simplemap.cc:106:simplemap_bitop$18473 $auto$simplemap.cc:157:simplemap_reduce$39700 $auto$simplemap.cc:106:simplemap_bitop$39704 $auto$simplemap.cc:298:simplemap_mux$23881 $auto$ff.cc:266:slice$28111 $auto$simplemap.cc:46:simplemap_not$18754 $auto$simplemap.cc:298:simplemap_mux$39461 $auto$simplemap.cc:298:simplemap_mux$39502 $auto$simplemap.cc:106:simplemap_bitop$18757 $auto$simplemap.cc:46:simplemap_not$18756 $auto$simplemap.cc:106:simplemap_bitop$18755 $auto$simplemap.cc:106:simplemap_bitop$18753 $auto$simplemap.cc:298:simplemap_mux$39415 $auto$simplemap.cc:298:simplemap_mux$39452 $auto$simplemap.cc:298:simplemap_mux$39474 $auto$simplemap.cc:157:simplemap_reduce$39465 $auto$simplemap.cc:46:simplemap_not$18592 $auto$simplemap.cc:298:simplemap_mux$23812 $auto$simplemap.cc:298:simplemap_mux$23813 $auto$simplemap.cc:298:simplemap_mux$39146 $auto$simplemap.cc:106:simplemap_bitop$18775 $auto$simplemap.cc:106:simplemap_bitop$18774 $auto$simplemap.cc:106:simplemap_bitop$18758 $auto$simplemap.cc:298:simplemap_mux$39720 $auto$simplemap.cc:157:simplemap_reduce$39702 $auto$simplemap.cc:106:simplemap_bitop$39703 $auto$simplemap.cc:106:simplemap_bitop$18565 $auto$ff.cc:266:slice$28108 $auto$simplemap.cc:157:simplemap_reduce$22890 $auto$simplemap.cc:106:simplemap_bitop$18475 $auto$simplemap.cc:106:simplemap_bitop$18472 $auto$simplemap.cc:106:simplemap_bitop$18909 $auto$simplemap.cc:106:simplemap_bitop$18589 $auto$simplemap.cc:298:simplemap_mux$23799 $auto$simplemap.cc:106:simplemap_bitop$18952 $auto$simplemap.cc:106:simplemap_bitop$18951 $auto$simplemap.cc:46:simplemap_not$18950 $auto$simplemap.cc:106:simplemap_bitop$18593 $auto$simplemap.cc:106:simplemap_bitop$18591 $auto$simplemap.cc:46:simplemap_not$18590 $auto$simplemap.cc:298:simplemap_mux$23814
Found an SCC: $auto$simplemap.cc:46:simplemap_not$16971 $auto$simplemap.cc:157:simplemap_reduce$15750 $auto$simplemap.cc:256:simplemap_logbin$35769 $auto$simplemap.cc:227:simplemap_lognot$33711 $auto$simplemap.cc:256:simplemap_logbin$35846 $auto$ff.cc:266:slice$32857 $auto$simplemap.cc:256:simplemap_logbin$33432 $auto$simplemap.cc:298:simplemap_mux$31870 $auto$ff.cc:266:slice$33714 $auto$simplemap.cc:298:simplemap_mux$32777 $auto$simplemap.cc:298:simplemap_mux$32822 $auto$simplemap.cc:298:simplemap_mux$33293 $auto$opt_expr.cc:617:replace_const_cells$54504 $auto$opt_expr.cc:617:replace_const_cells$53722 $auto$ff.cc:266:slice$34656 $auto$ff.cc:496:convert_ce_over_srst$58251 $auto$simplemap.cc:157:simplemap_reduce$25958 $auto$simplemap.cc:157:simplemap_reduce$25956 $auto$simplemap.cc:157:simplemap_reduce$25902 $auto$simplemap.cc:227:simplemap_lognot$31849 $auto$simplemap.cc:157:simplemap_reduce$31847 $auto$simplemap.cc:157:simplemap_reduce$26014 $auto$simplemap.cc:157:simplemap_reduce$25934 $auto$simplemap.cc:157:simplemap_reduce$25932 $auto$simplemap.cc:227:simplemap_lognot$31859 $auto$simplemap.cc:157:simplemap_reduce$31857 $auto$opt_expr.cc:617:replace_const_cells$53708 $auto$simplemap.cc:157:simplemap_reduce$25921 $auto$simplemap.cc:157:simplemap_reduce$25919 $auto$simplemap.cc:157:simplemap_reduce$15713 $auto$simplemap.cc:157:simplemap_reduce$15752 $auto$simplemap.cc:157:simplemap_reduce$15743 $auto$simplemap.cc:157:simplemap_reduce$15741 $auto$opt_expr.cc:617:replace_const_cells$55090 $auto$simplemap.cc:157:simplemap_reduce$25904 $auto$simplemap.cc:157:simplemap_reduce$25901 $auto$simplemap.cc:227:simplemap_lognot$31869 $auto$simplemap.cc:157:simplemap_reduce$31867 $auto$simplemap.cc:157:simplemap_reduce$25980 $auto$simplemap.cc:157:simplemap_reduce$26017 $auto$simplemap.cc:157:simplemap_reduce$26013 $auto$simplemap.cc:157:simplemap_reduce$25906 $auto$simplemap.cc:157:simplemap_reduce$15715 $auto$simplemap.cc:227:simplemap_lognot$35852 $auto$simplemap.cc:198:logic_reduce$35851 $auto$simplemap.cc:256:simplemap_logbin$35856 $auto$simplemap.cc:157:simplemap_reduce$35858 $auto$ff.cc:266:slice$34657 $auto$ff.cc:496:convert_ce_over_srst$58253 $auto$simplemap.cc:157:simplemap_reduce$26019 $auto$simplemap.cc:157:simplemap_reduce$26015 $auto$ff.cc:266:slice$28231 $auto$simplemap.cc:198:logic_reduce$17275 $auto$ff.cc:266:slice$28230 $auto$ff.cc:266:slice$28229 $auto$simplemap.cc:198:logic_reduce$17281 $auto$simplemap.cc:198:logic_reduce$17274 $auto$ff.cc:266:slice$28228 $auto$ff.cc:266:slice$28227 $auto$simplemap.cc:198:logic_reduce$17273 $auto$ff.cc:266:slice$28226 $auto$ff.cc:266:slice$28225 $auto$simplemap.cc:198:logic_reduce$17280 $auto$simplemap.cc:198:logic_reduce$17272 $auto$ff.cc:266:slice$28224 $auto$ff.cc:266:slice$28223 $auto$simplemap.cc:198:logic_reduce$17271 $auto$ff.cc:266:slice$28222 $auto$ff.cc:266:slice$28221 $auto$simplemap.cc:198:logic_reduce$17284 $auto$simplemap.cc:198:logic_reduce$17279 $auto$simplemap.cc:198:logic_reduce$17270 $auto$ff.cc:266:slice$28220 $auto$ff.cc:266:slice$28219 $auto$simplemap.cc:198:logic_reduce$17269 $auto$ff.cc:266:slice$28218 $auto$ff.cc:266:slice$28217 $auto$simplemap.cc:198:logic_reduce$17278 $auto$simplemap.cc:198:logic_reduce$17268 $auto$ff.cc:266:slice$28216 $auto$ff.cc:266:slice$28215 $auto$simplemap.cc:198:logic_reduce$17267 $auto$ff.cc:266:slice$28214 $auto$ff.cc:266:slice$28213 $auto$simplemap.cc:198:logic_reduce$17288 $auto$simplemap.cc:198:logic_reduce$17286 $auto$simplemap.cc:198:logic_reduce$17283 $auto$simplemap.cc:198:logic_reduce$17277 $auto$simplemap.cc:198:logic_reduce$17266 $auto$ff.cc:266:slice$28212 $auto$simplemap.cc:157:simplemap_reduce$16690 $auto$simplemap.cc:46:simplemap_not$22079 $auto$simplemap.cc:106:simplemap_bitop$16972 $auto$ff.cc:266:slice$25471 $auto$ff.cc:496:convert_ce_over_srst$57643 $auto$simplemap.cc:157:simplemap_reduce$15755 $auto$simplemap.cc:157:simplemap_reduce$15753 $auto$simplemap.cc:157:simplemap_reduce$25982 $auto$simplemap.cc:157:simplemap_reduce$25979 $auto$simplemap.cc:256:simplemap_logbin$35845 $auto$simplemap.cc:256:simplemap_logbin$35860 $auto$simplemap.cc:256:simplemap_logbin$35861 $auto$ff.cc:266:slice$33713 $auto$simplemap.cc:298:simplemap_mux$32776 $auto$simplemap.cc:298:simplemap_mux$32819 $auto$simplemap.cc:298:simplemap_mux$33295 $auto$simplemap.cc:256:simplemap_logbin$33710 $auto$simplemap.cc:256:simplemap_logbin$35854 $auto$simplemap.cc:256:simplemap_logbin$35855 $auto$simplemap.cc:256:simplemap_logbin$35859 $auto$simplemap.cc:256:simplemap_logbin$35862 $auto$simplemap.cc:256:simplemap_logbin$35865 $auto$simplemap.cc:298:simplemap_mux$26605
Found an SCC: $auto$ff.cc:266:slice$28290 $auto$ff.cc:266:slice$28289 $auto$ff.cc:266:slice$28288 $auto$ff.cc:266:slice$28287 $auto$ff.cc:266:slice$28286 $auto$ff.cc:266:slice$28285 $auto$ff.cc:266:slice$28284 $auto$alumacc.cc:495:replace_alu$13178.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$13178.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$13178.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$13178.slice[0].ccu2c_i $auto$ff.cc:266:slice$28283 $auto$simplemap.cc:157:simplemap_reduce$20931
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$16248 $auto$opt_expr.cc:617:replace_const_cells$55560 $auto$simplemap.cc:256:simplemap_logbin$34099 $auto$simplemap.cc:256:simplemap_logbin$34132 $auto$ff.cc:266:slice$33847 $auto$simplemap.cc:157:simplemap_reduce$16251
Found an SCC: $auto$ff.cc:266:slice$31180 $auto$ff.cc:496:convert_ce_over_srst$58003 $auto$ff.cc:266:slice$31183 $auto$ff.cc:496:convert_ce_over_srst$58009 $auto$ff.cc:266:slice$31185 $auto$ff.cc:496:convert_ce_over_srst$58013 $auto$simplemap.cc:198:logic_reduce$30705 $auto$ff.cc:266:slice$31186 $auto$ff.cc:496:convert_ce_over_srst$58015 $auto$ff.cc:266:slice$31192 $auto$ff.cc:496:convert_ce_over_srst$58027 $auto$ff.cc:266:slice$31193 $auto$ff.cc:496:convert_ce_over_srst$58029 $auto$ff.cc:266:slice$31198 $auto$ff.cc:496:convert_ce_over_srst$58039 $auto$ff.cc:266:slice$31201 $auto$ff.cc:496:convert_ce_over_srst$58045 $auto$ff.cc:266:slice$31199 $auto$ff.cc:496:convert_ce_over_srst$58041 $auto$simplemap.cc:198:logic_reduce$30712 $auto$ff.cc:266:slice$31200 $auto$ff.cc:496:convert_ce_over_srst$58043 $auto$ff.cc:266:slice$31181 $auto$ff.cc:496:convert_ce_over_srst$58005 $auto$ff.cc:266:slice$31190 $auto$ff.cc:496:convert_ce_over_srst$58023 $auto$simplemap.cc:198:logic_reduce$30702 $auto$ff.cc:266:slice$31179 $auto$ff.cc:496:convert_ce_over_srst$58001 $auto$simplemap.cc:198:logic_reduce$30724 $auto$simplemap.cc:198:logic_reduce$30713 $auto$ff.cc:266:slice$31202 $auto$ff.cc:496:convert_ce_over_srst$58047 $auto$simplemap.cc:198:logic_reduce$30720 $auto$simplemap.cc:198:logic_reduce$30704 $auto$ff.cc:266:slice$31184 $auto$ff.cc:496:convert_ce_over_srst$58011 $auto$ff.cc:266:slice$31203 $auto$ff.cc:496:convert_ce_over_srst$58049 $auto$simplemap.cc:198:logic_reduce$30714 $auto$ff.cc:266:slice$31204 $auto$ff.cc:496:convert_ce_over_srst$58051 $auto$simplemap.cc:198:logic_reduce$30707 $auto$ff.cc:266:slice$31189 $auto$ff.cc:496:convert_ce_over_srst$58021 $auto$ff.cc:266:slice$31195 $auto$ff.cc:496:convert_ce_over_srst$58033 $auto$ff.cc:266:slice$31206 $auto$ff.cc:496:convert_ce_over_srst$58055 $auto$ff.cc:266:slice$31207 $auto$ff.cc:496:convert_ce_over_srst$58057 $auto$simplemap.cc:198:logic_reduce$30716 $auto$ff.cc:266:slice$31208 $auto$ff.cc:496:convert_ce_over_srst$58059 $auto$ff.cc:266:slice$31209 $auto$ff.cc:496:convert_ce_over_srst$58061 $auto$simplemap.cc:198:logic_reduce$30726 $auto$simplemap.cc:198:logic_reduce$30717 $auto$ff.cc:266:slice$31210 $auto$ff.cc:496:convert_ce_over_srst$58063 $auto$ff.cc:266:slice$31188 $auto$ff.cc:496:convert_ce_over_srst$58019 $auto$simplemap.cc:198:logic_reduce$30731 $auto$simplemap.cc:198:logic_reduce$30725 $auto$simplemap.cc:198:logic_reduce$30715 $auto$ff.cc:266:slice$31205 $auto$ff.cc:496:convert_ce_over_srst$58053 $auto$simplemap.cc:198:logic_reduce$30728 $auto$simplemap.cc:198:logic_reduce$30719 $auto$simplemap.cc:198:logic_reduce$30703 $auto$ff.cc:266:slice$31182 $auto$ff.cc:496:convert_ce_over_srst$58007 $auto$simplemap.cc:198:logic_reduce$30708 $auto$ff.cc:266:slice$31191 $auto$ff.cc:496:convert_ce_over_srst$58025 $auto$simplemap.cc:198:logic_reduce$30710 $auto$ff.cc:266:slice$31196 $auto$ff.cc:496:convert_ce_over_srst$58035 $auto$simplemap.cc:198:logic_reduce$30722 $auto$simplemap.cc:198:logic_reduce$30709 $auto$ff.cc:266:slice$31194 $auto$ff.cc:496:convert_ce_over_srst$58031 $auto$simplemap.cc:198:logic_reduce$30733 $auto$simplemap.cc:198:logic_reduce$30729 $auto$simplemap.cc:198:logic_reduce$30721 $auto$simplemap.cc:198:logic_reduce$30706 $auto$ff.cc:266:slice$31187 $auto$ff.cc:496:convert_ce_over_srst$58017 $auto$simplemap.cc:227:simplemap_lognot$30737 $auto$simplemap.cc:198:logic_reduce$30736 $auto$simplemap.cc:198:logic_reduce$30734 $auto$simplemap.cc:198:logic_reduce$30730 $auto$simplemap.cc:198:logic_reduce$30723 $auto$simplemap.cc:198:logic_reduce$30711 $auto$ff.cc:266:slice$31197 $auto$ff.cc:496:convert_ce_over_srst$58037 $auto$simplemap.cc:157:simplemap_reduce$25608 $auto$simplemap.cc:157:simplemap_reduce$25523 $auto$opt_expr.cc:617:replace_const_cells$54630 $auto$simplemap.cc:256:simplemap_logbin$30738
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$54064 $auto$ff.cc:266:slice$28181 $auto$ff.cc:266:slice$28180 $auto$simplemap.cc:227:simplemap_lognot$21033 $auto$simplemap.cc:157:simplemap_reduce$21031 $auto$simplemap.cc:157:simplemap_reduce$21029 $auto$simplemap.cc:46:simplemap_not$36341 $auto$ff.cc:266:slice$28179 $auto$simplemap.cc:157:simplemap_reduce$22545
Found an SCC: $auto$ff.cc:266:slice$28208 $auto$simplemap.cc:198:logic_reduce$18042 $auto$ff.cc:266:slice$28207 $auto$ff.cc:266:slice$28206 $auto$simplemap.cc:198:logic_reduce$18041 $auto$ff.cc:266:slice$28205 $auto$ff.cc:266:slice$28204 $auto$simplemap.cc:198:logic_reduce$18045 $auto$simplemap.cc:198:logic_reduce$18040 $auto$ff.cc:266:slice$28203 $auto$ff.cc:266:slice$28202 $auto$simplemap.cc:198:logic_reduce$18039 $auto$ff.cc:266:slice$28201 $auto$ff.cc:266:slice$28200 $auto$simplemap.cc:227:simplemap_lognot$18050 $auto$simplemap.cc:198:logic_reduce$18049 $auto$simplemap.cc:198:logic_reduce$18047 $auto$simplemap.cc:198:logic_reduce$18044 $auto$simplemap.cc:198:logic_reduce$18038 $auto$ff.cc:266:slice$28199 $auto$simplemap.cc:157:simplemap_reduce$22292
Found an SCC: $auto$ff.cc:266:slice$27549 $auto$ff.cc:266:slice$27545 $auto$ff.cc:266:slice$27544 $auto$simplemap.cc:198:logic_reduce$17665 $auto$ff.cc:266:slice$27546 $auto$ff.cc:266:slice$27547 $auto$simplemap.cc:198:logic_reduce$17666 $auto$ff.cc:266:slice$27548 $auto$simplemap.cc:198:logic_reduce$17677 $auto$simplemap.cc:198:logic_reduce$17667 $auto$ff.cc:266:slice$27550 $auto$ff.cc:266:slice$27551 $auto$simplemap.cc:198:logic_reduce$17668 $auto$ff.cc:266:slice$27552 $auto$ff.cc:266:slice$27553 $auto$simplemap.cc:198:logic_reduce$17683 $auto$simplemap.cc:198:logic_reduce$17678 $auto$simplemap.cc:198:logic_reduce$17669 $auto$ff.cc:266:slice$27554 $auto$ff.cc:266:slice$27555 $auto$simplemap.cc:198:logic_reduce$17670 $auto$ff.cc:266:slice$27556 $auto$ff.cc:266:slice$27557 $auto$simplemap.cc:198:logic_reduce$17679 $auto$simplemap.cc:198:logic_reduce$17671 $auto$ff.cc:266:slice$27558 $auto$ff.cc:266:slice$27559 $auto$simplemap.cc:198:logic_reduce$17672 $auto$ff.cc:266:slice$27560 $auto$ff.cc:266:slice$27561 $auto$simplemap.cc:198:logic_reduce$17684 $auto$simplemap.cc:198:logic_reduce$17680 $auto$simplemap.cc:198:logic_reduce$17673 $auto$ff.cc:266:slice$27562 $auto$simplemap.cc:198:logic_reduce$17687 $auto$ff.cc:266:slice$27563 $auto$simplemap.cc:198:logic_reduce$17676 $auto$simplemap.cc:198:logic_reduce$17664 $auto$ff.cc:266:slice$27543 $auto$ff.cc:266:slice$27542 $auto$ff.cc:266:slice$27540 $auto$simplemap.cc:198:logic_reduce$17663 $auto$ff.cc:266:slice$27541 $auto$simplemap.cc:227:simplemap_lognot$17690 $auto$simplemap.cc:198:logic_reduce$17689 $auto$simplemap.cc:198:logic_reduce$17686 $auto$simplemap.cc:198:logic_reduce$17682 $auto$simplemap.cc:198:logic_reduce$17675 $auto$simplemap.cc:198:logic_reduce$17662 $auto$ff.cc:266:slice$27539 $auto$simplemap.cc:157:simplemap_reduce$24026
Found an SCC: $auto$ff.cc:266:slice$27241 $auto$simplemap.cc:46:simplemap_not$21377 $auto$simplemap.cc:106:simplemap_bitop$16779 $auto$simplemap.cc:46:simplemap_not$16778 $auto$simplemap.cc:106:simplemap_bitop$16777 $auto$simplemap.cc:298:simplemap_mux$22837 $auto$ff.cc:266:slice$27239 FD1S3BX_1
Found 9 SCCs in module colorlight_i5.
Found 9 SCCs.

5.43.8. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.9. Executing TECHMAP pass (map to technology primitives).

5.43.9.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~172 debug messages>

5.43.10. Executing OPT pass (performing simple optimizations).

5.43.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

5.43.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

5.43.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.10.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

5.43.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

5.43.10.9. Finished fast OPT passes. (There is nothing left to do.)

5.43.11. Executing TECHMAP pass (map to technology primitives).

5.43.11.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

5.43.11.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
No more expansions possible.
<suppressed ~220 debug messages>

5.43.12. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.14. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.16. Executing TECHMAP pass (map to technology primitives).

5.43.16.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~211 debug messages>

5.43.17. Executing OPT pass (performing simple optimizations).

5.43.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

5.43.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.43.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.17.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

5.43.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.17.9. Rerunning OPT passes. (Maybe there is more to do..)

5.43.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.17.13. Executing OPT_DFF pass (perform DFF optimizations).

5.43.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.43.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.17.16. Finished fast OPT passes. (There is nothing left to do.)

5.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

5.43.19. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 9281 cells with 50166 new cells, skipped 9402 cells.
  replaced 5 cell types:
      85 $_ANDNOT_
    3958 $_MUX_
      78 $_ORNOT_
    4688 $_OR_
     472 $_XOR_
  not replaced 20 cell types:
    4066 $_AND_
    1071 $_NOT_
       1 $__ABC9_SCC_BREAKER
       4 $scopeinfo
    3162 TRELLIS_FF
      32 TRELLIS_IO
      41 DP16KD
       4 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
      74 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
      74 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
     589 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

5.43.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 22207 AND gates and 63370 wires from module `colorlight_i5' to a netlist network with 4063 inputs and 3453 outputs.

5.43.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.43.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4063/   3453  and =   18434  lev =   35 (2.14)  mem = 0.45 MB  box = 803  bb = 214
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4063/   3453  and =   23763  lev =   28 (1.73)  mem = 0.51 MB  ch = 2638  box = 785  bb = 214
ABC: cst =       0  cls =   2317  lit =    2638  unused =   24870  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   23763.  Ch =  2317.  Total mem =    6.10 MB. Peak cut mem =    0.48 MB.
ABC: P:  Del = 5003.00.  Ar =   21944.0.  Edge =    27414.  Cut =   257077.  T =     0.04 sec
ABC: P:  Del = 5003.00.  Ar =   22306.0.  Edge =    27711.  Cut =   252337.  T =     0.04 sec
ABC: P:  Del = 5002.00.  Ar =    8498.0.  Edge =    22570.  Cut =   510865.  T =     0.07 sec
ABC: F:  Del = 5001.00.  Ar =    6768.0.  Edge =    21103.  Cut =   457594.  T =     0.07 sec
ABC: A:  Del = 5001.00.  Ar =    6339.0.  Edge =    19389.  Cut =   438280.  T =     0.10 sec
ABC: A:  Del = 5001.00.  Ar =    6311.0.  Edge =    19378.  Cut =   446088.  T =     0.10 sec
ABC: Total time =     0.41 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4063/   3453  and =   17253  lev =   27 (1.81)  mem = 0.43 MB  box = 785  bb = 214
ABC: Mapping (K=7)  :  lut =   5282  edge =   19014  lev =   11 (0.97)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   27  mem = 0.24 MB
ABC: LUT = 5282 : 2=831 15.7 %  3=1198 22.7 %  4=2607 49.4 %  5=573 10.8 %  6=46 0.9 %  7=27 0.5 %  Ave = 3.60
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.36 seconds, total: 2.36 seconds

5.43.19.6. Executing AIGER frontend.
<suppressed ~15062 debug messages>
Removed 24731 unused cells and 41304 unused wires.

5.43.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     5331
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       74
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      571
ABC RESULTS:           input signals:      586
ABC RESULTS:          output signals:     1088
Removing temp directory.

5.43.20. Executing TECHMAP pass (map to technology primitives).

5.43.20.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.43.20.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001010 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~1026 debug messages>
Removed 1202 unused cells and 72865 unused wires.

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/moises/eda/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$24c5ea0aec41ae6ba7a430097101b6d6733bd632\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$9ef49e52ebebd30f1d5efa92abbbac73f01436d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$d1032742ec04a96120907f1309e2e941c94de9db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bc9180cdfcd49ad6f178d338e90551ccba0f90ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$1a10df59f43f252ae2ee713b788731ad5d18c6f5\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8c6b43fe2dc3cceed224782fc5f86ea9a451578b\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod$da8506f47f742e881b922814186ffb6479b7a435\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$1f6f4e0c38a68ed22c0391bff11c5390c4beec3c\$lut for cells of type $lut.
Using template $paramod$4c7098bfbeb1dd5f7a2ac614435d284fe9cc6713\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$c076e51fbbdab012d5465791c684fa03956b4b7a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$624c738c1972b5e921d5231e65630ac843583b5c\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$9e504bf3fce2bbc736e9304657ca33aee9b7f973\$lut for cells of type $lut.
Using template $paramod$35161918b92fc22c641ee6415c52d6dfd76a8a67\$lut for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$de04cb9fed08da92a34d101e5e82912c17d40d8e\$lut for cells of type $lut.
Using template $paramod$7c10da2741b95c679da643f74e8aa9472416631e\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$8b30f8ae1df347f150cd528299b5ef60294a8f20\$lut for cells of type $lut.
Using template $paramod$90898a8cf3e57aaca4c8585278c7fa989947cdbc\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$fc31732417b7be9ad8ea4524b9939a4cc422dcee\$lut for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$cbb92ac2b76e791bc2a92bb9b9f70eab5194196a\$lut for cells of type $lut.
Using template $paramod$6cfa621df188e85ae6ab3220e2e8d66c969c5e46\$lut for cells of type $lut.
Using template $paramod$88badb7f9824e3ceb3c8779ca09e3818b540f168\$lut for cells of type $lut.
Using template $paramod$26f66a208124f91143772f7006a7146ab8aca78a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$165b564690006ded52708bcfb1898f434cff8c5e\$lut for cells of type $lut.
Using template $paramod$5920229cea70399b1e6162a0a0a8f5df7373dbe6\$lut for cells of type $lut.
Using template $paramod$b39454ea49d7fcda485d84d7ebeda27628af76af\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$ab9e2dbf312b614b00e2956932705316bd566a24\$lut for cells of type $lut.
Using template $paramod$4a39b7ff477557e1ad2992faaf5d4aa5b802668c\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$50f31bb7b47633f2f0502d2d0ac95ab9fcac3060\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$4a0b7d2a2849f16773696ba19d68aee3da2f49f1\$lut for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$59105a83b9939a8a8af066d9135f52fbfb3d7eb4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$31114d87be01f977936de4d238d2be8c5bca7194\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod$fc6d1d5d922f69cdc5ce89d141a4cfdf356a2ad8\$lut for cells of type $lut.
Using template $paramod$ed029e6c1e87a70cff2c1ea2f266e7c04d3c3742\$lut for cells of type $lut.
Using template $paramod$b18f60dfd13c21d3e472b89652353f3f5342b450\$lut for cells of type $lut.
Using template $paramod$5552b23a89809fed2b1588e8f91bb3893be2e6ce\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$313a6aa78b9c489b152eda3b81c30984126a846c\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b9cac0747b2359a70d6dbddcac3e0dddfb382a64\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$8c034aaeb3314483e78d19170abfd2b7942f1054\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$f9b952632dfe9ee270ceb73af0f380a49a73bdbf\$lut for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$463273e554a933f7be6777fb26911d287af3dd02\$lut for cells of type $lut.
Using template $paramod$e1aa748b4b6456ac27c084a141b8ede4a92edff7\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$a5ca24457e6d029bf6e2fadc6ac169c07ba7c909\$lut for cells of type $lut.
Using template $paramod$e56857c34f503c10ef76fc5a01456a7ce1c54008\$lut for cells of type $lut.
Using template $paramod$e26a9315b363f44da994febb25b037b4c03334a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$e7fa614e5178313a520a3507bd4b759724bc7c45\$lut for cells of type $lut.
Using template $paramod$ed7c2114137350227a95d36eacb018e373765cc2\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$9b5adbcc1983522e183f7d22bb4ef0787febf9d7\$lut for cells of type $lut.
Using template $paramod$ffd1825386f8c6bdd61e2b8b42e648320d55fb4c\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$9488659465061022ad8f3a5a185fdc75904bcac8\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$6238402164dba6ee3feb499856ff13a30141dbbf\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$6b8213cd8dc5b4d9cab43567463673b5fabe1cd8\$lut for cells of type $lut.
Using template $paramod$4acaad3481bccc123482c4010bb095c9612e3455\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$e496e1ebaf8968b0448781d0c7b4fab8e5e7c961\$lut for cells of type $lut.
Using template $paramod$53ab9c39ec5d75411d6c239350c33dddef26e5e6\$lut for cells of type $lut.
Using template $paramod$8da769980acf217c1853bc70dc457359aaba97cd\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$cd32cfde602a94b80aa21c2c24adfaee74ee23f3\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$0e3b92163337f2e219624ed5cc4f8fbb4537d621\$lut for cells of type $lut.
Using template $paramod$0d512cb508d8fbe017591720bd46a2fa014bceb1\$lut for cells of type $lut.
Using template $paramod$4ac73e90cabe3fd5423b3897754e1be51d1645fa\$lut for cells of type $lut.
Using template $paramod$342dff7a46d11e735f22d2fe382c9026a4c408d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111001 for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$38441e0c5dd447971ecb318f2e24b441255978ea\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$12ef69efe0bed545060c05a66d5d4a158ef69fa7\$lut for cells of type $lut.
Using template $paramod$b92f6ef4878f4157c155565d605e8afa91bf57ef\$lut for cells of type $lut.
Using template $paramod$d3fa51338ccf6c61609da9c53994e3d444d3e602\$lut for cells of type $lut.
Using template $paramod$784dd5f01e5de46d9c485bef5a2222c42876a5fc\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$a4cabbc6489561a50379a4279c6f8930209e2c1d\$lut for cells of type $lut.
Using template $paramod$c69c6dc4dd3aeb4844620c9d8fdf6f54086bd05e\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$b812877c6826ca7c644c48fb02bb69a3ab237674\$lut for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod$17f1b90a5c6d7e6613368c5e7d3f44dd634e59e2\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$086937f2e69afb7c662e45e33f5a7616aa818da8\$lut for cells of type $lut.
Using template $paramod$de2e28f1851b2c5d82b6e526dab75f4ceddd7971\$lut for cells of type $lut.
Using template $paramod$c6bcc46fa3ab3e93fb9e1dd465343adac18fec92\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$b78254f9dd4fed0ddc27a3f4ae046e138a39b2d7\$lut for cells of type $lut.
Using template $paramod$2b6db8ab7ce32f609e32ceb713024ea3d104b1d8\$lut for cells of type $lut.
Using template $paramod$9640380942618015231dc80e07fe9e6281ac216a\$lut for cells of type $lut.
Using template $paramod$611e5863a30eeacc19b5015939188ef7be763eab\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$b2753dd30238cab9b6e62e69fc5d1822ab21cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$db73be08acdc06a06a08a4ef5c680a105b4a2fc4\$lut for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$f936cf1f3ac2dfc4c0156fca74ede0b6752ba695\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$7a7a6f06db59d75c186fabd7eee6af458a3ea02b\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$0d344edc6d03b454392d519c5f75d8ee260ab10c\$lut for cells of type $lut.
Using template $paramod$93ec303ad4542bb3fbc1c42541b60d8a9a65ec32\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$ecda9c0007b37384fe52c3126869ca159afdeca7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$e3df860dd5fd28bee45a6250384fe5acf4782962\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$754e5ea9f587c27fb36310acf4c278ceef303f4d\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$cad8f5c808e91f937dcf797b89e646787b39867a\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$fe37cfec7abb3364021869f623d1ca2c288e9209\$lut for cells of type $lut.
Using template $paramod$23c406d3302544ed79a645df17e697e360ff2a8d\$lut for cells of type $lut.
Using template $paramod$fc71d0d774bb218412e1036e7877623a03021e76\$lut for cells of type $lut.
Using template $paramod$7141b61fd7b29f9af26d93f605838b732261abb3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$3da0e6fdcd5c28ed1f685b01cb0b7964b91766a4\$lut for cells of type $lut.
Using template $paramod$83b4d1a5e6966f8d2db411d3d4cda083c1d842ef\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$a08b5553a0b8825b754896808899f08d47a7f14e\$lut for cells of type $lut.
Using template $paramod$dd98309ddbae8e2d887f948dfc7267c8987370fe\$lut for cells of type $lut.
Using template $paramod$3548f6e93628807ae6cc989ec88fe8ae640cb47a\$lut for cells of type $lut.
Using template $paramod$df9b085ded3a499e6de985f0cbf1014bd2ad2327\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$9c82e3340cc9fd0f0fdd68edc456078c15661914\$lut for cells of type $lut.
Using template $paramod$5e673f80f8cca88ffa0ceb40a3e0e6438f82a100\$lut for cells of type $lut.
Using template $paramod$9e4c57b8c82cc29a4bec0e15a07b68bbe6b2a69d\$lut for cells of type $lut.
Using template $paramod$9592c2469991cd3eec07ee820f38c3afcd9a791f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$a3b6feb0ba7f68e208aec658f5b378feeb17d84d\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$546e7058455ceb43ea5ad2690dc4a23d958e04ec\$lut for cells of type $lut.
Using template $paramod$2de23df76a24087ecc0fa38a78ecc970cd3f2492\$lut for cells of type $lut.
Using template $paramod$5979bf03422d5bbf25e00fff3bc221d8e548a9b6\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$efcff0494af4a391fd2294d46f2fc2f7b58e364f\$lut for cells of type $lut.
Using template $paramod$3cb989b25c1c0f84ebdec763bffc4578116dde69\$lut for cells of type $lut.
Using template $paramod$2c5744b1140d1bffcfbc5b3a5098e5a9ebbec559\$lut for cells of type $lut.
Using template $paramod$d944ceb8f30ab352512879c18f541cf1ac3eeca3\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$a8b9523b256193b8ef4d76806da37359144a62fd\$lut for cells of type $lut.
Using template $paramod$804ece54d80153d24c1fcff2ee9fb5baf9b414bd\$lut for cells of type $lut.
Using template $paramod$da90e02f7b5ff972b0e919351230274774e79833\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$afcb46a6d56ba82360e221df66fab2dbf63e96df\$lut for cells of type $lut.
Using template $paramod$2eacb258319dad6e02f38d192bc514d67ff39629\$lut for cells of type $lut.
Using template $paramod$83a5169b9c51650429d67a9ed768600351a1273b\$lut for cells of type $lut.
Using template $paramod$85cf051f3fdf14ba130bb79bde25282f3f79c3fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$693376fa54d60eca1bbab90eac6b1b44a7759ba9\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$3e63470ea7a06b3eefdfb990254dd83d20fa13a7\$lut for cells of type $lut.
Using template $paramod$4c3f14d27bf0b72fcc96ba93be24d770ed707e6d\$lut for cells of type $lut.
Using template $paramod$54ce09e633a90e842fc858d090c155150e524210\$lut for cells of type $lut.
Using template $paramod$9cf976b4f3a576aa2cd6b51304cf5de7fc836fbd\$lut for cells of type $lut.
Using template $paramod$8532e83ffd55d2f4d185aa4ad6998501fe82b696\$lut for cells of type $lut.
Using template $paramod$b1bbf6da065e7bf2274dfc7c767751e99adbcfbf\$lut for cells of type $lut.
Using template $paramod$9d86735a665af3c1da46d993ca9fb8a1a8b4a873\$lut for cells of type $lut.
Using template $paramod$0dbae01073b0901e2c99760875b8a716477d1e9a\$lut for cells of type $lut.
Using template $paramod$360e0a7660009284231ad04d7e026cbdfa7b9c03\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$95b789f0e76e21d78fe2245e7ebcd5f4c09e1d27\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$8f0127ae6e4e4fae3e6aa8d83144b199848e8539\$lut for cells of type $lut.
Using template $paramod$12a4c61c2c52255ed4c0c345fd8417cc32a096bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$aa631090e325776b32523dd2ef6983953a050a98\$lut for cells of type $lut.
Using template $paramod$76417ecd7026bf58b43dbb592920b50710329508\$lut for cells of type $lut.
Using template $paramod$c84412ee808661e7c5e2dd5080e516f96f7f4179\$lut for cells of type $lut.
Using template $paramod$5ccd22a87c502d3d22cbc4b47d7b1c8309d99f22\$lut for cells of type $lut.
Using template $paramod$f7bf4eb0c655b17084a7df644b19b4f4140b9a01\$lut for cells of type $lut.
Using template $paramod$732e1780b927811a5c042d297e1a8e86e2cb3916\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$2f8ced2b1543439c77f221e948c1c21655a402b3\$lut for cells of type $lut.
Using template $paramod$0766ac4e220293d3247b8dfc8ca6858a7e036fa3\$lut for cells of type $lut.
Using template $paramod$02495c6430412d7c8f7da87d76dd9d228c66c18d\$lut for cells of type $lut.
Using template $paramod$b9c56d30314b42489d932b3db9347753c88d1960\$lut for cells of type $lut.
Using template $paramod$06ddffa3b3c15652152b5c2a79d36a20ca0c637d\$lut for cells of type $lut.
Using template $paramod$fa784f6f6cd8d340af9807fab73d1da519000865\$lut for cells of type $lut.
Using template $paramod$ae9dd05ed2abfea88c59dd7e2744ac92bfc068d7\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$3a75385b1beb239786b9fcdc898b53110e63595f\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$fbeccb1827a32149c84e75b1670ac100c19f2cfb\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$6de442abe246ff8c0692702d40d84ce1c07479d9\$lut for cells of type $lut.
Using template $paramod$82c39e154c64831b8dcb93e85fc122d303b46390\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$6a309d82bccaf3b662486d9ad2aa392d8b47ff91\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$47b1691cce9d3422c6243f646236643e13e69f0c\$lut for cells of type $lut.
Using template $paramod$0684ee06b677a6dba149eee21b91b09777684302\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$7aa8140c7d6de3160b21e7ff84e0f93f69f7fcc6\$lut for cells of type $lut.
Using template $paramod$8984115c225117738e025ee023c91661c894ce0b\$lut for cells of type $lut.
Using template $paramod$852bf2a34a9e80490e442aa3c9f3b87ac712fde8\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$a86fcb65c78ab6b3d9c67e66ef88653d00a9068c\$lut for cells of type $lut.
Using template $paramod$9ef5d48c9a0480a6ba11ee13bbd01c2730f1a1d2\$lut for cells of type $lut.
Using template $paramod$61d7feca0897b7fe4635e3e4afdd9cb044a89bcb\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$c165587b1323825ffc6dbd9a908935419aaf1333\$lut for cells of type $lut.
Using template $paramod$183ec76ed3429a430a8be24b57f3de734985f568\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$daeed051b9a1867eecc180d2cea51899e1aba7dd\$lut for cells of type $lut.
Using template $paramod$b40538ebce5480aff97465938984396ed954b4e5\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$99f6097c0aaf33b8a34b8bef91364931f622a794\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$778e08758f14d5b2258e109c5aff73999b11e6e0\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$b6c205d5f0481e1e1b808f45afc882a145e91898\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$119af179f96b7067b572b52aeabad7e5df7062b8\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$03f75403034cbfb1fe84b749382b29a5dfe375e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$588a3722fa543c7f916f4c083ea6ad2bca81a315\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$1361a92e662955a6d8cf2257a0d4d374ed57f5ed\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$95405290ab850162780aaf9d904598a9a9ee1d4b\$lut for cells of type $lut.
Using template $paramod$603c3e26cd8a7d2c441d5dbc0ddcea5ef83a911c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$070ad9d1ddbf89389161ba7e9ac58b9c0e081923\$lut for cells of type $lut.
Using template $paramod$ab4e2f4f98a48bd1c2ff55babb0648a9eea74424\$lut for cells of type $lut.
Using template $paramod$3ed8ac810b5e15529f3fe3f1120e5a9948e43393\$lut for cells of type $lut.
Using template $paramod$e657149f9a0b67cc74c029726b8a93812bf7acc5\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$a2bdfa5e998d98fd71d35f847d9d764874dcd9e4\$lut for cells of type $lut.
Using template $paramod$beae4210b922fc9ba2fcc4008a7474b475e38c50\$lut for cells of type $lut.
Using template $paramod$4e9e23686d07a1fd91232ab07371e48a0e62a680\$lut for cells of type $lut.
Using template $paramod$5badc8ca96de1b551f459a4d2ca5dede8edf58ca\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$1ddad4c9541ee709a9db41f36ddd1f4483e434a7\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$3223c5780f40d91f808b5367d0bf58f542901851\$lut for cells of type $lut.
Using template $paramod$d565803e5f6e00400e1b6460e91d9ea62384e8c3\$lut for cells of type $lut.
Using template $paramod$493190373199e5a39be045ba23abb29ecef89037\$lut for cells of type $lut.
Using template $paramod$016c6b3e48d8831902f83ae4b26b25597f23e8f6\$lut for cells of type $lut.
Using template $paramod$39fecdaa624309b39c1f847c4e14205177fabf73\$lut for cells of type $lut.
Using template $paramod$332530260df33f1e6567b344a898a29636fd4f0f\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$fc69b152a48b8a6a7aba0172762e02a7bd95c1e0\$lut for cells of type $lut.
Using template $paramod$6527d5d3554f521cb0a278e3c035eae175bcee77\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$580d0eb68959e8fd1f3cbc1040e302a5edaaccba\$lut for cells of type $lut.
Using template $paramod$2ffbc6f250eb3fb4cc892b89164ef90f17d1ea20\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$99e9f9370e0f453dd1be0e6f68ad59b4355bb5c7\$lut for cells of type $lut.
Using template $paramod$e3cb46169a670fed3cc26ed7eae42c258f417688\$lut for cells of type $lut.
Using template $paramod$8921e608da57eb3483e6390a11938d2bd4d7314d\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$b1ad3aa394426898eee56afdd1a015c08b8ec3ca\$lut for cells of type $lut.
Using template $paramod$de17a04736368698a3ee75d32bad6b56b86bafc3\$lut for cells of type $lut.
Using template $paramod$7bc9f42810ee95c557a9ce59b0ae6323f407760b\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$55416507160c111f57efebd23dc818043c5bafee\$lut for cells of type $lut.
Using template $paramod$de97368890ede8e57dda90b22a77a439c105d451\$lut for cells of type $lut.
Using template $paramod$afdefd64f115cbb578c1cd4bf8426ecfef85ae91\$lut for cells of type $lut.
Using template $paramod$0ebe6bc798469c925c7a80d6227e42dce9896f24\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$87e90b9986185e21356ab65f6d502d6db445599a\$lut for cells of type $lut.
Using template $paramod$64f43dc318f4c77b4186c3ebcba0aa7863e84359\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$aabd7471e271b32a66521313541174fbb89658ea\$lut for cells of type $lut.
Using template $paramod$87a692581a1e5f52efba5a1658edd1b3ebe7f4c2\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$77899f4ae8e7ef6abb9324f45e81e8f34e981923\$lut for cells of type $lut.
Using template $paramod$e685ad19a284633960cfe5413ec779035d40c5a1\$lut for cells of type $lut.
Using template $paramod$bbf847042f999ef4ca0fc7ae516ae58f8b2f2720\$lut for cells of type $lut.
Using template $paramod$7e3de18263fb7d0a2e12a4401120994e66bde6a4\$lut for cells of type $lut.
Using template $paramod$d5b95ef1c89d834e3e72966caf0c9ff97c5cfa95\$lut for cells of type $lut.
Using template $paramod$ca0b9ec704fc5e9d4f20570fcfebac2037495c74\$lut for cells of type $lut.
Using template $paramod$f7d9e3b5b534bd81fa29570d85b2954c6f728a16\$lut for cells of type $lut.
Using template $paramod$3baa217d80d2ec8deb7e2d9f3af5700961e1318c\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$859290076eb0ab5533d03769d9103e68d9252019\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$137f74d8861423744b1783ae0260df331440aa44\$lut for cells of type $lut.
Using template $paramod$393c369193de8779f50882599bd9625c7fe51238\$lut for cells of type $lut.
Using template $paramod$95d791d46545cc518afc44a39e6ca947acc04f50\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$8b0c4484dd39d7016235eb821851105cb84788d2\$lut for cells of type $lut.
Using template $paramod$58929a9cc114044c9ec9ad57ba5d6f2bb47d2338\$lut for cells of type $lut.
Using template $paramod$15deee21bfb7f6f9f3963bae01e1abc87728ceb1\$lut for cells of type $lut.
Using template $paramod$79a5f4f6c85f6353a05008626bbb50a513afc30e\$lut for cells of type $lut.
Using template $paramod$f1b822fa3e5791c6a2cb7b403dd5b21a9f2c7d3e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$c31affd30e9f9e4b3aed7961774f3acf8fd2cfde\$lut for cells of type $lut.
Using template $paramod$d6bacb15b30266b4afd83e8bfd44542b0c7842ff\$lut for cells of type $lut.
Using template $paramod$4966946b63df94836079ca640215c0f6778d8906\$lut for cells of type $lut.
Using template $paramod$e4f977273b29c781498074a8aa07e8bb2a0171a1\$lut for cells of type $lut.
Using template $paramod$e984cacefbe8111fb7be55dd33f86212c7757a42\$lut for cells of type $lut.
Using template $paramod$369624b024132c6d54ca5ca0dec0683515f4f203\$lut for cells of type $lut.
Using template $paramod$02750f8d568bd99efbda01449a05e084a3143ca8\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$3be30a5a9f993377f0c44a54aadf0fabaaafa2c9\$lut for cells of type $lut.
Using template $paramod$2c7465ca908de547979f5bb96a2b74d0aaf163fd\$lut for cells of type $lut.
Using template $paramod$83e9d8b6f4cd8fa520656de74c94e57e45cf3eba\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$6368856bc9cafbf0c59a3dd818d5e0ba7aa318d3\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$8de89fd2e412acdb526ef9a4c40b75f1366d4615\$lut for cells of type $lut.
Using template $paramod$077f0a484d58dac4e3c69c4cba040f8b2cba23bf\$lut for cells of type $lut.
Using template $paramod$076130395ca414527b89daad79252dd19223ec98\$lut for cells of type $lut.
Using template $paramod$57288f04376befbe5ab223a4f7bebdabf2763a7c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$4170a31594c2ea0b99ea72dae72a86535da458b2\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$ab27bf99442f632054ae16fdf7c339226a082b82\$lut for cells of type $lut.
Using template $paramod$4c062300547baeb0db28d20d7e66bbb462805fa5\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$cafee6a520b408e16ae04d34226872bd2401b7ce\$lut for cells of type $lut.
Using template $paramod$6bda0062c3ecdbd009ad77db332b32e33cf1b92a\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$c17759fb973c2d6101597b5f0742e1e6d3c03aea\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$50c785d052def861076cef5200eeef98471a1f25\$lut for cells of type $lut.
Using template $paramod$2c1c2183c0558f2e63975c2497071b95f690b06d\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$6a0faddbb1877e236e8eb8130711942937277f4e\$lut for cells of type $lut.
Using template $paramod$3dd4f4ce8ebbf14a7313c2f16ac9ca207adcb450\$lut for cells of type $lut.
Using template $paramod$682d73aad51495e04fdc02b61a63353f780d484d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$15a361e9afe53d073e5f05a5a1fc7d88e6644bc6\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$ec0df19840033c8b18208b7471309a53c2b25de8\$lut for cells of type $lut.
Using template $paramod$a50c854edddc8ebaebc58b330fdd1445acaa5865\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$5520fff1b44d478966d29525c974ea974e84a0e1\$lut for cells of type $lut.
Using template $paramod$8810c2155d8ca828c440bf33003df21a4dc89c93\$lut for cells of type $lut.
Using template $paramod$9c9c977d4ef412c658600f27af104e72c77928d0\$lut for cells of type $lut.
Using template $paramod$abdd418555664c56713946bd601e8c13673b8761\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d2e2a490f3a55ee03331bf74e9c57446ac7963c2\$lut for cells of type $lut.
Using template $paramod$0e3a63073d9266614119b800b7973fa7b8c05e77\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$4445c741ca5d68a4a8086ae73dcb887b64ba6fd6\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$5a3b726670ce434c27ab6d39e16edfbe9baa03b2\$lut for cells of type $lut.
Using template $paramod$8232ae66cc58162f051d93034462b38f5dc0460f\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$1e232b92ef87bf72c246f8c3369f67101bc844e7\$lut for cells of type $lut.
Using template $paramod$7f7c9327334f91de6805dbc6c5361a459180c3d1\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$22ca34e45145bb3eb2ce78f5debe5bf61645321e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$41369c42bc38092838c87189bc1039c10165227e\$lut for cells of type $lut.
Using template $paramod$e2ef806ef890fca45b2c3ad8e5b5272b8f2ea979\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$8ce4964d7481c07be63bab5869da35fc8cfc9e2c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$afd0e7a1f02ff5a0f648378d8102d30a2c28df63\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$c26f7c2e913b3eeb0712fd912450e7a5c8651f75\$lut for cells of type $lut.
Using template $paramod$b5ed0a48e321abeb70ed60ee586d6e012ae356a4\$lut for cells of type $lut.
Using template $paramod$7d952586e2ff258e3ae006d85188c5abda773e8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$0ea9f4e845e52bd7830962784cc82631df5269eb\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$71c8adc1fbab0b3a05fda0e55309e77855da9681\$lut for cells of type $lut.
Using template $paramod$02a84e953c934e9642efdb93d82c4cd5e0545198\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$c6bc287a973b75ebfda4bf6098ce9cb319148a64\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$c79843a7a21eda73c585e76a35dd51b0a4d6fd36\$lut for cells of type $lut.
Using template $paramod$6c1257cd6f26206025b0302d117e9d5dc5e7ce17\$lut for cells of type $lut.
Using template $paramod$5637f6366c0fa622e75f886ee59706323e5fe6fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$f79cef88769904cf6213b5d19710904d29e3a483\$lut for cells of type $lut.
Using template $paramod$a991f87f22acc6d00629b2bbeb1389743fc3f364\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$65427759517c6aad73f1c7cba3a2a7333ae7bdff\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$e73b288e30501afeb7f15c56c2a27116490c93a8\$lut for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$477c9b328d81a749b9e5eac6eb5c9d6623502419\$lut for cells of type $lut.
Using template $paramod$04e93a4b25b2f8bc727a13c99355ccbd3d2cfd7f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$45d09d5cc744f5825e31c82179957c12de3aae5f\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$17d0f5800c5f64fa392606fd7bbde9f3f932b963\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$e1ac894a2723e96ae103a1941dc871fbb0ccd216\$lut for cells of type $lut.
Using template $paramod$dc078f2dd82d099752b6003e26d472e5d2592430\$lut for cells of type $lut.
Using template $paramod$05b6787c758658d5653cbcfc28825b72ec71ed9f\$lut for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$2ceaea9d7cb2a4f41819901d589ad918e621405a\$lut for cells of type $lut.
Using template $paramod$37df5229f8313e677571e7d3616eeaadfa7a9aa6\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$098684024492baca2791d8d2cc7ab98df093c8c1\$lut for cells of type $lut.
Using template $paramod$eb910726ff5861dd9396a7c5aa886ad79576be97\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
No more expansions possible.
<suppressed ~13850 debug messages>

5.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6594$1413_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6594$1413_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$21011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$21011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$20628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$19267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$fsm_map.cc:170:map_fsm$11067[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$8174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$6773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$9803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$9913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$9412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$11296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$9338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$18879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$18869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$17734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$10806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$10861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$10879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$11300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$12137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$12141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$12809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$13907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$14233.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$14371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$14976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$14990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$14995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$16248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$16248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$17724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$17734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$18587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$18595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$18869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$18869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$18879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$14194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$21547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$21639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$6134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$6431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$6969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$10501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$7721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$7882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$8523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$11571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$9762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$9848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$9913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$11403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$13048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$15395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$56292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3182:And$13696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$auto$rtlil.cc:3270:Mux$13609[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$flatten\picorv32.\genblk2.pcpi_div.$0\pcpi_wait[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$0\reg_sh[4:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$12847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$0\set_mem_do_rinst[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2779_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2783_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2881_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$logic_and$/home/moises/eda/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2669_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$aiger163102$6579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$11346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$12744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$13260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$auto$opt_dff.cc:272:make_patterns_logic$12563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$9025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_timer_zero_trigger.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$not$/home/moises/eda/SoC_Colorlight-i9/accelerator/litex/build/colorlight_i5/gateware/colorlight_i5.v:6594$1413_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$auto$share.cc:669:make_supercell$13134.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$11392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$20294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$20938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$12047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$6377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$0\reg_sh[4:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$11151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$procmux$6729_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163141.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$8157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$8079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$7665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$7121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$flatten\picorv32.$procmux$4186.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$6528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$21572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$21411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$21329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$20577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$20145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$20099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$19845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$19326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$19044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$18373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$18114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$17991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$17821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$17479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$17153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$17109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$16709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$16425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$163103$lut$aiger163102$15882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$163103$lut$aiger163102$15377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$15129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$163103$lut$aiger163102$14929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$163996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$164282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 12191 unused wires.

5.46. Executing AUTONAME pass.
Renamed 16429 objects in module colorlight_i5 (1782 iterations).
<suppressed ~16429 debug messages>

5.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

5.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

5.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     6935 wires
    29884 wire bits
     6935 public wires
    29884 public wire bits
       15 ports
       57 port bits
       84 cells
        4   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    11091 submodules
      571   CCU2C
      127   L6MUX21
     6242   LUT4
      774   PFUMX
       24   TRELLIS_DPR16X4
     3353   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       84 colorlight_i5

        +----------Count including submodules.
        | 
     6935 wires
    29884 wire bits
     6935 public wires
    29884 public wire bits
       15 ports
       57 port bits
        - memories
        - memory bits
        - processes
       84 cells
        4   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    11091 submodules
      571   CCU2C
      127   L6MUX21
     6242   LUT4
      774   PFUMX
       24   TRELLIS_DPR16X4
     3353   TRELLIS_FF

5.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

6. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 1309e90dd7, CPU: user 18.22s system 1.27s, MEM: 1128.95 MB peak
Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)
Time spent: 32% 1x autoname (7 sec), 13% 11x techmap (3 sec), ...
