Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Feb  9 21:50:59 2022
| Host         : PC running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file hardware_wrapper_control_sets_placed.rpt
| Design       : hardware_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   123 |
|    Minimum number of control sets                        |   123 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   123 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             236 |           83 |
| No           | No                    | Yes                    |              67 |           22 |
| No           | Yes                   | No                     |             419 |          119 |
| Yes          | No                    | No                     |             524 |           95 |
| Yes          | No                    | Yes                    |              96 |           19 |
| Yes          | Yes                   | No                     |             476 |          142 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                     Enable Signal                                                                     |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              1 |         1.00 |
| ~hardware_i/div_stepper/inst/clk_out                             |                                                                                                                                                       |                                                                                                                                      |                1 |              1 |         1.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                    | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                              |                1 |              1 |         1.00 |
|  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/eos_out |                                                                                                                                                       |                                                                                                                                      |                1 |              1 |         1.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              1 |         1.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                      |                                                                                                                                      |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/drdy_A_reg_i_1_n_0                                                           | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                  |                2 |              2 |         1.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                             |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                     |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/busy_o_reg_2[0]                                                       | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                        | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                             | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                         |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                        |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                             | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                2 |              2 |         1.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                    | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0            | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                         | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                           |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                     |                                                                                                                                      |                1 |              2 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                               | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                2 |              3 |         1.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                    |                1 |              3 |         3.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                     |                2 |              3 |         1.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                 | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/state0                                                                                     |                1 |              3 |         3.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                        | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/D[7]                                                                                          | hardware_i/system_management_wiz/inst/SOFT_RESET_I/reset2ip_reset                                                                    |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                       | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                              |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                           | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                              |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0              |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                       |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                3 |              4 |         1.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                  | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                4 |              4 |         1.00 |
|  hardware_i/axi_gpio/U0/gpio_core_1/gpio_io_o[11]                |                                                                                                                                                       |                                                                                                                                      |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                2 |              4 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                             | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                3 |              5 |         1.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                              |                3 |              6 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                4 |              6 |         1.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                         | hardware_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                           |                1 |              6 |         6.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                3 |              7 |         2.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                       |                2 |              7 |         3.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                         | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                4 |              8 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                        | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                              |                2 |              8 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                    | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                4 |              8 |         2.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/eos_out |                                                                                                                                                       | hardware_i/temp2pwm/inst/pwm[7]_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                             | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                2 |              8 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                               | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                2 |              8 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                           |                                                                                                                                      |                1 |              8 |         8.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                2 |              8 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                            |                                                                                                                                      |                1 |              8 |         8.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                 | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                1 |              8 |         8.00 |
|  hardware_i/divider_pwm/inst/clk_out                             |                                                                                                                                                       | hardware_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                 |                3 |              9 |         3.00 |
|  hardware_i/axi_gpio/U0/gpio_core_1/gpio_io_o[11]                | hardware_i/stepper_ctrl/inst/dir_i_1_n_0                                                                                                              |                                                                                                                                      |                3 |              9 |         3.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                             | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                4 |             10 |         2.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                         | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                4 |             10 |         2.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/E[0]                                                                         | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                4 |             10 |         2.50 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                               | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                3 |             10 |         3.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]            |                                                                                                                                      |                6 |             11 |         1.83 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                3 |             11 |         3.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                  | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]          |                                                                                                                                      |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                      |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                  | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |                3 |             11 |         3.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                        |                                                                                                                                      |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                8 |             11 |         1.38 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                5 |             11 |         2.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                4 |             11 |         2.75 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                6 |             11 |         1.83 |
|  hardware_i/div_stepper/inst/clk_out                             |                                                                                                                                                       |                                                                                                                                      |                4 |             11 |         2.75 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |                3 |             11 |         3.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                7 |             12 |         1.71 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                4 |             13 |         3.25 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                6 |             13 |         2.17 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                          | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                8 |             13 |         1.62 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                5 |             13 |         2.60 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0[0]                     | hardware_i/system_management_wiz/inst/SOFT_RESET_I/reset2ip_reset                                                                    |                5 |             16 |         3.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                               |                7 |             16 |         2.29 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_reg[15]_i_1_n_0                                                           |                5 |             16 |         3.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                         | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                4 |             16 |         4.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                      |                3 |             17 |         5.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                               | hardware_i/system_management_wiz/inst/SOFT_RESET_I/reset2ip_reset                                                                    |               15 |             18 |         1.20 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                      |                5 |             18 |         3.60 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                      |                5 |             18 |         3.60 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                5 |             19 |         3.80 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/system_management_wiz/inst/bus2ip_reset_active_high                                                                       |                3 |             19 |         6.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                | hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                3 |             19 |         6.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |                9 |             20 |         2.22 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                      |               10 |             23 |         2.30 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                      |                9 |             23 |         2.56 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                 | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                   |                9 |             24 |         2.67 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]             |                                                                                                                                      |                2 |             24 |        12.00 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                       | hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                         |                9 |             25 |         2.78 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg[7]_i_1_n_0                                                       | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |               10 |             26 |         2.60 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                              | hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                       |               12 |             26 |         2.17 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                     |                                                                                                                                      |                5 |             34 |         6.80 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                         | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |               15 |             35 |         2.33 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                               |                                                                                                                                      |                9 |             35 |         3.89 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                     |               13 |             41 |         3.15 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                       |               19 |             42 |         2.21 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |               14 |             44 |         3.14 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                             |                                                                                                                                      |               14 |             51 |         3.64 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                      |               13 |             51 |         3.92 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                 |               17 |             55 |         3.24 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                      |               16 |             63 |         3.94 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                      |               22 |             63 |         2.86 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                      |               17 |             63 |         3.71 |
|  hardware_i/clk_wiz/inst/clk_out2                                | hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                      |               22 |             63 |         2.86 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       | hardware_i/system_management_wiz/inst/SOFT_RESET_I/reset2ip_reset                                                                    |               23 |            129 |         5.61 |
|  hardware_i/clk_wiz/inst/clk_out2                                |                                                                                                                                                       |                                                                                                                                      |               77 |            220 |         2.86 |
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


