============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 14:12:20 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8215 instances
RUN-0007 : 6065 luts, 1929 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8640 nets
RUN-1001 : 4711 nets have 2 pins
RUN-1001 : 2848 nets have [3 - 5] pins
RUN-1001 : 604 nets have [6 - 10] pins
RUN-1001 : 246 nets have [11 - 20] pins
RUN-1001 : 225 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     553     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  57   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8213 instances, 6065 luts, 1929 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.08715e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8213.
PHY-3001 : Level 1 #clusters 1192.
PHY-3001 : End clustering;  0.083034s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 586323, overlap = 308.406
PHY-3002 : Step(2): len = 508114, overlap = 340.719
PHY-3002 : Step(3): len = 359923, overlap = 437.312
PHY-3002 : Step(4): len = 313364, overlap = 489.469
PHY-3002 : Step(5): len = 254567, overlap = 533.469
PHY-3002 : Step(6): len = 228072, overlap = 560.375
PHY-3002 : Step(7): len = 191475, overlap = 622.25
PHY-3002 : Step(8): len = 174059, overlap = 653.812
PHY-3002 : Step(9): len = 150313, overlap = 684.75
PHY-3002 : Step(10): len = 137669, overlap = 714.312
PHY-3002 : Step(11): len = 124237, overlap = 736.75
PHY-3002 : Step(12): len = 109741, overlap = 759.188
PHY-3002 : Step(13): len = 97597.8, overlap = 772.281
PHY-3002 : Step(14): len = 89099.1, overlap = 778.844
PHY-3002 : Step(15): len = 81511.9, overlap = 790.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.33016e-07
PHY-3002 : Step(16): len = 86491.3, overlap = 786.094
PHY-3002 : Step(17): len = 108302, overlap = 763.844
PHY-3002 : Step(18): len = 111483, overlap = 716.531
PHY-3002 : Step(19): len = 121214, overlap = 692.875
PHY-3002 : Step(20): len = 118182, overlap = 677.531
PHY-3002 : Step(21): len = 120828, overlap = 672.938
PHY-3002 : Step(22): len = 118782, overlap = 665.25
PHY-3002 : Step(23): len = 120846, overlap = 666.219
PHY-3002 : Step(24): len = 118661, overlap = 669.594
PHY-3002 : Step(25): len = 118835, overlap = 667.812
PHY-3002 : Step(26): len = 118412, overlap = 668.906
PHY-3002 : Step(27): len = 118664, overlap = 660.812
PHY-3002 : Step(28): len = 118205, overlap = 637.125
PHY-3002 : Step(29): len = 118428, overlap = 626.281
PHY-3002 : Step(30): len = 118145, overlap = 629.219
PHY-3002 : Step(31): len = 118181, overlap = 634.625
PHY-3002 : Step(32): len = 117163, overlap = 646.625
PHY-3002 : Step(33): len = 116840, overlap = 641.75
PHY-3002 : Step(34): len = 115981, overlap = 644
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06603e-06
PHY-3002 : Step(35): len = 131866, overlap = 637.25
PHY-3002 : Step(36): len = 139318, overlap = 608
PHY-3002 : Step(37): len = 142021, overlap = 599.562
PHY-3002 : Step(38): len = 142147, overlap = 594.438
PHY-3002 : Step(39): len = 140256, overlap = 604.156
PHY-3002 : Step(40): len = 139566, overlap = 608.219
PHY-3002 : Step(41): len = 138232, overlap = 609.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.13206e-06
PHY-3002 : Step(42): len = 152379, overlap = 571.656
PHY-3002 : Step(43): len = 158712, overlap = 528.844
PHY-3002 : Step(44): len = 162337, overlap = 504.188
PHY-3002 : Step(45): len = 164059, overlap = 497.906
PHY-3002 : Step(46): len = 164032, overlap = 502.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.26413e-06
PHY-3002 : Step(47): len = 182818, overlap = 476.25
PHY-3002 : Step(48): len = 195620, overlap = 457.969
PHY-3002 : Step(49): len = 199450, overlap = 432.344
PHY-3002 : Step(50): len = 200058, overlap = 424.938
PHY-3002 : Step(51): len = 199203, overlap = 419.906
PHY-3002 : Step(52): len = 198258, overlap = 417.781
PHY-3002 : Step(53): len = 196078, overlap = 413.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.52826e-06
PHY-3002 : Step(54): len = 221334, overlap = 336.594
PHY-3002 : Step(55): len = 239190, overlap = 274.562
PHY-3002 : Step(56): len = 247744, overlap = 258.156
PHY-3002 : Step(57): len = 249195, overlap = 253.531
PHY-3002 : Step(58): len = 246392, overlap = 259.5
PHY-3002 : Step(59): len = 244003, overlap = 267.469
PHY-3002 : Step(60): len = 241513, overlap = 271.625
PHY-3002 : Step(61): len = 240985, overlap = 282.938
PHY-3002 : Step(62): len = 240339, overlap = 285.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.70565e-05
PHY-3002 : Step(63): len = 264287, overlap = 272.562
PHY-3002 : Step(64): len = 278024, overlap = 223.844
PHY-3002 : Step(65): len = 284439, overlap = 191.812
PHY-3002 : Step(66): len = 285543, overlap = 191.375
PHY-3002 : Step(67): len = 285224, overlap = 187.594
PHY-3002 : Step(68): len = 284820, overlap = 181.188
PHY-3002 : Step(69): len = 283851, overlap = 187.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.4113e-05
PHY-3002 : Step(70): len = 302373, overlap = 165.125
PHY-3002 : Step(71): len = 320106, overlap = 149.969
PHY-3002 : Step(72): len = 328259, overlap = 141.5
PHY-3002 : Step(73): len = 329602, overlap = 136.312
PHY-3002 : Step(74): len = 328110, overlap = 137.844
PHY-3002 : Step(75): len = 325664, overlap = 145.188
PHY-3002 : Step(76): len = 323928, overlap = 145.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.71385e-05
PHY-3002 : Step(77): len = 337314, overlap = 137.75
PHY-3002 : Step(78): len = 353669, overlap = 128.594
PHY-3002 : Step(79): len = 360761, overlap = 121.312
PHY-3002 : Step(80): len = 362070, overlap = 124.125
PHY-3002 : Step(81): len = 361731, overlap = 121.344
PHY-3002 : Step(82): len = 360334, overlap = 123.906
PHY-3002 : Step(83): len = 358621, overlap = 121.344
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000120231
PHY-3002 : Step(84): len = 368020, overlap = 123.156
PHY-3002 : Step(85): len = 383152, overlap = 117.438
PHY-3002 : Step(86): len = 388995, overlap = 117.625
PHY-3002 : Step(87): len = 390100, overlap = 117.375
PHY-3002 : Step(88): len = 390282, overlap = 119.344
PHY-3002 : Step(89): len = 390028, overlap = 118.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000215022
PHY-3002 : Step(90): len = 395476, overlap = 120.969
PHY-3002 : Step(91): len = 406094, overlap = 112.25
PHY-3002 : Step(92): len = 409174, overlap = 111.562
PHY-3002 : Step(93): len = 408888, overlap = 123.031
PHY-3002 : Step(94): len = 409188, overlap = 122.094
PHY-3002 : Step(95): len = 410751, overlap = 119.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021601s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8640.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 589840, over cnt = 1162(3%), over = 5950, worst = 26
PHY-1001 : End global iterations;  0.361073s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.3%)

PHY-1001 : Congestion index: top1 = 80.47, top5 = 61.54, top10 = 51.62, top15 = 45.24.
PHY-3001 : End congestion estimation;  0.463996s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.03239e-05
PHY-3002 : Step(96): len = 499211, overlap = 3.09375
PHY-3002 : Step(97): len = 500449, overlap = 1.5
PHY-3002 : Step(98): len = 476344, overlap = 2.46875
PHY-3002 : Step(99): len = 463511, overlap = 1.0625
PHY-3002 : Step(100): len = 454202, overlap = 0
PHY-3002 : Step(101): len = 449705, overlap = 0.8125
PHY-3002 : Step(102): len = 443018, overlap = 0.125
PHY-3002 : Step(103): len = 442955, overlap = 0.5625
PHY-3002 : Step(104): len = 433872, overlap = 0.6875
PHY-3002 : Step(105): len = 432064, overlap = 0.6875
PHY-3002 : Step(106): len = 428066, overlap = 1.375
PHY-3002 : Step(107): len = 425611, overlap = 2.21875
PHY-3002 : Step(108): len = 425314, overlap = 2.34375
PHY-3002 : Step(109): len = 422458, overlap = 2.5
PHY-3002 : Step(110): len = 423015, overlap = 2.71875
PHY-3002 : Step(111): len = 422380, overlap = 2.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/8640.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 522568, over cnt = 1566(4%), over = 5788, worst = 48
PHY-1001 : End global iterations;  0.440513s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 73.23, top5 = 55.28, top10 = 47.53, top15 = 42.98.
PHY-3001 : End congestion estimation;  0.549944s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1748e-05
PHY-3002 : Step(112): len = 422212, overlap = 21.9375
PHY-3002 : Step(113): len = 421641, overlap = 16.1875
PHY-3002 : Step(114): len = 416476, overlap = 13.5
PHY-3002 : Step(115): len = 405134, overlap = 12.5938
PHY-3002 : Step(116): len = 400526, overlap = 18.4062
PHY-3002 : Step(117): len = 394817, overlap = 25.8438
PHY-3002 : Step(118): len = 387121, overlap = 20.3125
PHY-3002 : Step(119): len = 385111, overlap = 23.3125
PHY-3002 : Step(120): len = 383353, overlap = 27.4688
PHY-3002 : Step(121): len = 381263, overlap = 26.8125
PHY-3002 : Step(122): len = 375756, overlap = 27.6562
PHY-3002 : Step(123): len = 374319, overlap = 30.5625
PHY-3002 : Step(124): len = 372983, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143496
PHY-3002 : Step(125): len = 381215, overlap = 22.6562
PHY-3002 : Step(126): len = 386510, overlap = 21.375
PHY-3002 : Step(127): len = 396259, overlap = 13.7188
PHY-3002 : Step(128): len = 399649, overlap = 10.6875
PHY-3002 : Step(129): len = 399855, overlap = 10.6562
PHY-3002 : Step(130): len = 399803, overlap = 11.375
PHY-3002 : Step(131): len = 398168, overlap = 9.53125
PHY-3002 : Step(132): len = 397389, overlap = 10.2188
PHY-3002 : Step(133): len = 396379, overlap = 10.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286992
PHY-3002 : Step(134): len = 404038, overlap = 11.0938
PHY-3002 : Step(135): len = 409206, overlap = 10.3438
PHY-3002 : Step(136): len = 414343, overlap = 7.5625
PHY-3002 : Step(137): len = 416387, overlap = 6.75
PHY-3002 : Step(138): len = 418160, overlap = 8.71875
PHY-3002 : Step(139): len = 421013, overlap = 9.40625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000496199
PHY-3002 : Step(140): len = 424071, overlap = 8.3125
PHY-3002 : Step(141): len = 426847, overlap = 8.90625
PHY-3002 : Step(142): len = 429786, overlap = 9.09375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 115.47 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 343/8640.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 552240, over cnt = 1643(4%), over = 4716, worst = 23
PHY-1001 : End global iterations;  0.545400s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 55.15, top5 = 45.66, top10 = 41.10, top15 = 38.25.
PHY-1001 : End incremental global routing;  0.659389s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (35.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38807, tnet num: 8638, tinst num: 8213, tnode num: 45170, tedge num: 62464.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.498582s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (21.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.304494s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (32.3%)

OPT-1001 : Current memory(MB): used = 379, reserve = 356, peak = 379.
OPT-1001 : End physical optimization;  1.365519s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (33.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6065 LUT to BLE ...
SYN-4008 : Packed 6065 LUT and 977 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 927 SEQ with LUT/SLICE
SYN-4006 : 4168 single LUT's are left
SYN-4006 : 25 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 6090/6311 primitive instances ...
PHY-3001 : End packing;  0.387288s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.4%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3601 instances
RUN-1001 : 1741 mslices, 1741 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7862 nets
RUN-1001 : 3632 nets have 2 pins
RUN-1001 : 3021 nets have [3 - 5] pins
RUN-1001 : 690 nets have [6 - 10] pins
RUN-1001 : 279 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3599 instances, 3482 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 446101, Over = 47.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4055/7862.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 572368, over cnt = 1410(4%), over = 3029, worst = 15
PHY-1002 : len = 583816, over cnt = 796(2%), over = 1478, worst = 10
PHY-1002 : len = 592408, over cnt = 337(0%), over = 602, worst = 10
PHY-1002 : len = 596752, over cnt = 114(0%), over = 205, worst = 9
PHY-1002 : len = 598536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.756110s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (33.1%)

PHY-1001 : Congestion index: top1 = 49.35, top5 = 43.28, top10 = 39.60, top15 = 37.19.
PHY-3001 : End congestion estimation;  0.921834s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (35.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.09236e-05
PHY-3002 : Step(143): len = 428594, overlap = 45
PHY-3002 : Step(144): len = 413882, overlap = 59.5
PHY-3002 : Step(145): len = 403880, overlap = 76.75
PHY-3002 : Step(146): len = 399170, overlap = 78
PHY-3002 : Step(147): len = 396637, overlap = 80.75
PHY-3002 : Step(148): len = 393826, overlap = 77.75
PHY-3002 : Step(149): len = 391804, overlap = 86.25
PHY-3002 : Step(150): len = 389827, overlap = 82.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.18473e-05
PHY-3002 : Step(151): len = 405866, overlap = 60.25
PHY-3002 : Step(152): len = 416966, overlap = 52.25
PHY-3002 : Step(153): len = 416743, overlap = 48.25
PHY-3002 : Step(154): len = 417247, overlap = 47
PHY-3002 : Step(155): len = 419726, overlap = 45.25
PHY-3002 : Step(156): len = 421772, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120342
PHY-3002 : Step(157): len = 434683, overlap = 31
PHY-3002 : Step(158): len = 448622, overlap = 27.5
PHY-3002 : Step(159): len = 458158, overlap = 23.75
PHY-3002 : Step(160): len = 459831, overlap = 23.5
PHY-3002 : Step(161): len = 462029, overlap = 18.5
PHY-3002 : Step(162): len = 463731, overlap = 20.25
PHY-3002 : Step(163): len = 465251, overlap = 20.25
PHY-3002 : Step(164): len = 466965, overlap = 18
PHY-3002 : Step(165): len = 467299, overlap = 17
PHY-3002 : Step(166): len = 467571, overlap = 18.75
PHY-3002 : Step(167): len = 467896, overlap = 20
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000240683
PHY-3002 : Step(168): len = 476052, overlap = 17.5
PHY-3002 : Step(169): len = 482440, overlap = 14.75
PHY-3002 : Step(170): len = 488073, overlap = 10.75
PHY-3002 : Step(171): len = 490790, overlap = 9.5
PHY-3002 : Step(172): len = 489676, overlap = 10.5
PHY-3002 : Step(173): len = 489101, overlap = 12
PHY-3002 : Step(174): len = 487397, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000430339
PHY-3002 : Step(175): len = 493058, overlap = 10.25
PHY-3002 : Step(176): len = 498871, overlap = 8
PHY-3002 : Step(177): len = 498937, overlap = 8
PHY-3002 : Step(178): len = 499282, overlap = 7.25
PHY-3002 : Step(179): len = 501455, overlap = 8.5
PHY-3002 : Step(180): len = 503590, overlap = 7.25
PHY-3002 : Step(181): len = 504493, overlap = 8
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000860679
PHY-3002 : Step(182): len = 506479, overlap = 7.75
PHY-3002 : Step(183): len = 510565, overlap = 7.25
PHY-3002 : Step(184): len = 512325, overlap = 8
PHY-3002 : Step(185): len = 513845, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.081152s wall, 0.156250s user + 0.281250s system = 0.437500s CPU (40.5%)

PHY-3001 : Trial Legalized: Len = 530518
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/7862.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 652760, over cnt = 1086(3%), over = 1940, worst = 8
PHY-1002 : len = 660056, over cnt = 572(1%), over = 890, worst = 7
PHY-1002 : len = 666952, over cnt = 121(0%), over = 186, worst = 5
PHY-1002 : len = 668064, over cnt = 33(0%), over = 39, worst = 2
PHY-1002 : len = 668448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.955761s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (24.5%)

PHY-1001 : Congestion index: top1 = 52.20, top5 = 44.07, top10 = 40.34, top15 = 37.94.
PHY-3001 : End congestion estimation;  1.147499s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (24.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110807
PHY-3002 : Step(186): len = 500492, overlap = 6.5
PHY-3002 : Step(187): len = 486906, overlap = 9
PHY-3002 : Step(188): len = 481061, overlap = 13.75
PHY-3002 : Step(189): len = 477357, overlap = 15.25
PHY-3002 : Step(190): len = 476912, overlap = 17.75
PHY-3002 : Step(191): len = 474869, overlap = 20.25
PHY-3002 : Step(192): len = 471715, overlap = 20.25
PHY-3002 : Step(193): len = 470506, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000221614
PHY-3002 : Step(194): len = 478906, overlap = 17
PHY-3002 : Step(195): len = 485783, overlap = 10.75
PHY-3002 : Step(196): len = 487118, overlap = 11.5
PHY-3002 : Step(197): len = 485983, overlap = 11.25
PHY-3002 : Step(198): len = 485755, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000408071
PHY-3002 : Step(199): len = 491463, overlap = 10.75
PHY-3002 : Step(200): len = 497947, overlap = 10.25
PHY-3002 : Step(201): len = 503105, overlap = 8.25
PHY-3002 : Step(202): len = 501450, overlap = 9
PHY-3002 : Step(203): len = 499972, overlap = 7.25
PHY-3002 : Step(204): len = 499511, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 506556, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.4%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 506608, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1481/7862.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641296, over cnt = 1004(2%), over = 1592, worst = 6
PHY-1002 : len = 646240, over cnt = 544(1%), over = 786, worst = 6
PHY-1002 : len = 651504, over cnt = 161(0%), over = 246, worst = 6
PHY-1002 : len = 653632, over cnt = 29(0%), over = 48, worst = 5
PHY-1002 : len = 654024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.838965s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (33.5%)

PHY-1001 : Congestion index: top1 = 48.34, top5 = 41.38, top10 = 37.74, top15 = 35.42.
PHY-1001 : End incremental global routing;  0.998522s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (34.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38036, tnet num: 7860, tinst num: 3599, tnode num: 43471, tedge num: 63682.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.724401s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (36.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.900081s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (32.1%)

OPT-1001 : Current memory(MB): used = 412, reserve = 390, peak = 412.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7406/7862.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 654024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057654s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.1%)

PHY-1001 : Congestion index: top1 = 48.34, top5 = 41.38, top10 = 37.74, top15 = 35.42.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.191628s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (33.5%)

RUN-1003 : finish command "place" in  12.289186s wall, 3.437500s user + 0.671875s system = 4.109375s CPU (33.4%)

RUN-1004 : used memory is 360 MB, reserved memory is 340 MB, peak memory is 418 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.033755s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (60.5%)

RUN-1004 : used memory is 374 MB, reserved memory is 355 MB, peak memory is 426 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3601 instances
RUN-1001 : 1741 mslices, 1741 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7862 nets
RUN-1001 : 3632 nets have 2 pins
RUN-1001 : 3021 nets have [3 - 5] pins
RUN-1001 : 690 nets have [6 - 10] pins
RUN-1001 : 279 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38036, tnet num: 7860, tinst num: 3599, tnode num: 43471, tedge num: 63682.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1741 mslices, 1741 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3206 clock pins, and constraint 5401 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 629736, over cnt = 1016(2%), over = 1726, worst = 7
PHY-1002 : len = 635608, over cnt = 517(1%), over = 804, worst = 6
PHY-1002 : len = 640720, over cnt = 152(0%), over = 255, worst = 5
PHY-1002 : len = 643104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.789098s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (31.7%)

PHY-1001 : Congestion index: top1 = 47.52, top5 = 40.82, top10 = 37.06, top15 = 34.75.
PHY-1001 : End global routing;  0.969926s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (30.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 467, reserve = 446, peak = 467.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 726, reserve = 710, peak = 726.
PHY-1001 : End build detailed router design. 2.959255s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (26.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.565813s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.6%)

PHY-1001 : Current memory(MB): used = 761, reserve = 746, peak = 761.
PHY-1001 : End phase 1; 0.571493s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.03852e+06, over cnt = 445(0%), over = 450, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 767, reserve = 751, peak = 767.
PHY-1001 : End initial routed; 24.875078s wall, 10.765625s user + 0.140625s system = 10.906250s CPU (43.8%)

PHY-1001 : Current memory(MB): used = 767, reserve = 751, peak = 767.
PHY-1001 : End phase 2; 24.875113s wall, 10.765625s user + 0.140625s system = 10.906250s CPU (43.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02648e+06, over cnt = 66(0%), over = 67, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.458395s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02632e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.147967s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02586e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.096916s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 96 feed throughs used by 59 nets
PHY-1001 : End commit to database; 1.132638s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (33.1%)

PHY-1001 : Current memory(MB): used = 833, reserve = 820, peak = 833.
PHY-1001 : End phase 3; 1.996475s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (32.1%)

PHY-1003 : Routed, final wirelength = 2.02586e+06
PHY-1001 : Current memory(MB): used = 836, reserve = 823, peak = 836.
PHY-1001 : End export database. 0.026264s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.5%)

PHY-1001 : End detail routing;  30.660774s wall, 12.390625s user + 0.187500s system = 12.578125s CPU (41.0%)

RUN-1003 : finish command "route" in  32.718514s wall, 12.984375s user + 0.218750s system = 13.203125s CPU (40.4%)

RUN-1004 : used memory is 718 MB, reserved memory is 706 MB, peak memory is 836 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6747   out of  19600   34.42%
#reg                     1929   out of  19600    9.84%
#le                      6772
  #lut only              4843   out of   6772   71.52%
  #reg only                25   out of   6772    0.37%
  #lut&reg               1904   out of   6772   28.12%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1530
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           73
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6772   |6645    |102     |1985    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6721   |6614    |93      |1896    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |47     |47      |0       |38      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |46     |46      |0       |23      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |114    |114     |0       |40      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |48     |31      |9       |32      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5687   |5619    |65      |1419    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5687   |5619    |65      |1419    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |217    |217     |0       |138     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |16     |16      |0       |16      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |201    |201     |0       |122     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |229    |214     |12      |140     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |194    |179     |12      |109     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |35     |35      |0       |31      |0       |0       |
|    dtcm_u0                       |dtcm                    |51     |51      |0       |7       |32      |0       |
|    itcm_u0                       |itcm                    |66     |66      |0       |8       |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |204    |197     |7       |46      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |204    |197     |7       |46      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |24     |17      |7       |3       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |4      |4       |0       |2       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |170    |170     |0       |37      |0       |0       |
|        u_cm0_mtx_o_0             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_o_1             |cm0_mtx_o               |2      |2       |0       |0       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |0       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |4      |4       |0       |3       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3568  
    #2          2       1925  
    #3          3       563   
    #4          4       533   
    #5        5-10      750   
    #6        11-50     422   
    #7       51-100      29   
    #8       101-500     3    
    #9        >500       1    
  Average     3.66            

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.252180s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (48.7%)

RUN-1004 : used memory is 719 MB, reserved memory is 707 MB, peak memory is 836 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3599
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7862, pip num: 111469
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 96
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3185 valid insts, and 289720 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  8.835144s wall, 73.187500s user + 0.171875s system = 73.359375s CPU (830.3%)

RUN-1004 : used memory is 759 MB, reserved memory is 751 MB, peak memory is 923 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_141220.log"
