# 
# Synthesis run script generated by Vivado
# 

set_param project.defaultXPMLibraries XPM_MEMORY
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_10ns_8s_18s_18_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_6ns_8ns_8ns_13_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_7s_8ns_9ns_15_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_8ns_8ns_9ns_15_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_8s_8ns_16ns_16_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mac_muladd_8s_8s_17ns_17_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_mul_mul_16ns_16ns_32_1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_scale_channels_ch1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_scale_channels_ch2.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_scale_channels_ch3.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_scale_height.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_scale_width.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_yuv_channels_ch1.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_yuv_channels_ch2.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_yuv_channels_ch3.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_yuv_height.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_p_yuv_width.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_U_scale_channel.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_V_scale_channel.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/FIFO_yuv_filter_Y_scale_channel.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_rgb2yuv11.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_yuv2rgb.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter_yuv_scale.v
  C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter.v
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter.xdc
set_property used_in_implementation false [get_files C:/training/hls/labs/improve_performance/yuv_filter_prj/solution3/impl/verilog/yuv_filter.xdc]


synth_design -top yuv_filter -part xc7z020clg484-1 -no_iobuf -mode out_of_context


write_checkpoint -force -noxdef yuv_filter.dcp

catch { report_utilization -file yuv_filter_utilization_synth.rpt -pb yuv_filter_utilization_synth.pb }
