TimeQuest Timing Analyzer report for controlecooler
Wed Jun 14 10:46:50 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_50MHz'
 12. Slow Model Hold: 'CLK_50MHz'
 13. Slow Model Minimum Pulse Width: 'CLK_50MHz'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK_50MHz'
 24. Fast Model Hold: 'CLK_50MHz'
 25. Fast Model Minimum Pulse Width: 'CLK_50MHz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; controlecooler                                     ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_50MHz  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 294.81 MHz ; 294.81 MHz      ; CLK_50MHz  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_50MHz ; -2.392 ; -23.920       ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHz ; 0.801 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK_50MHz ; -1.380 ; -11.380           ;
+-----------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.428      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.353      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.210 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.246      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -2.100 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.136      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.990 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 3.026      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.952 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.988      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.882      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.811 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.847      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.700 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.736      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
; -1.636 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.672      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHz'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.801 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.067      ;
; 0.809 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.813 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.079      ;
; 0.815 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.082      ;
; 0.838 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.851 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.117      ;
; 1.192 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.458      ;
; 1.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.464      ;
; 1.224 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.237 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.503      ;
; 1.267 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.533      ;
; 1.269 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.535      ;
; 1.276 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.542      ;
; 1.299 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.569      ;
; 1.308 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.574      ;
; 1.338 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.340 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.606      ;
; 1.347 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.373 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.639      ;
; 1.379 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.645      ;
; 1.383 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.649      ;
; 1.411 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.677      ;
; 1.418 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.684      ;
; 1.444 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.710      ;
; 1.450 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.716      ;
; 1.454 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.720      ;
; 1.458 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.724      ;
; 1.482 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.489 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.521 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.787      ;
; 1.525 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.791      ;
; 1.529 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.795      ;
; 1.560 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.826      ;
; 1.592 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.858      ;
; 1.596 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.862      ;
; 1.600 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.866      ;
; 1.631 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.897      ;
; 1.667 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.933      ;
; 1.671 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.937      ;
; 1.702 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.968      ;
; 1.738 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.004      ;
; 1.742 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.008      ;
; 1.809 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.075      ;
; 1.813 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.079      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.867 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.133      ;
; 1.884 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.150      ;
; 2.006 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.272      ;
; 2.006 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.272      ;
; 2.006 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.272      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.028 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.294      ;
; 2.040 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.306      ;
; 2.096 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.362      ;
; 2.096 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.362      ;
; 2.096 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.362      ;
; 2.096 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.362      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.166 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.432      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.548      ;
; 2.313 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.579      ;
; 2.313 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.579      ;
; 2.313 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.579      ;
; 2.313 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.579      ;
; 2.313 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.579      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHz'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                    ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; -0.482 ; -0.482 ; Rise       ; CLK_50MHz       ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; 0.712 ; 0.712 ; Rise       ; CLK_50MHz       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 8.125 ; 8.125 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 7.185 ; 7.185 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_50MHz ; -0.579 ; -5.790        ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHz ; 0.358 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK_50MHz ; -1.380 ; -11.380           ;
+-----------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.579 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.611      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.544 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.576      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.487 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.519      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.452      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.371 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.403      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.380      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.332      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.311      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.260      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
; -0.196 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.228      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHz'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.364 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.374 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.531      ;
; 0.502 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.671      ;
; 0.539 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.692      ;
; 0.549 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.706      ;
; 0.574 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.727      ;
; 0.586 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.741      ;
; 0.608 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.621 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.776      ;
; 0.643 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.656 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.808      ;
; 0.659 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.811      ;
; 0.678 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.830      ;
; 0.691 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.843      ;
; 0.694 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.846      ;
; 0.713 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.865      ;
; 0.726 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.878      ;
; 0.748 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.900      ;
; 0.761 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.913      ;
; 0.783 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.935      ;
; 0.818 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.970      ;
; 0.853 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.005      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.016      ;
; 0.919 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.919 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.919 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.989 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.141      ;
; 0.989 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.141      ;
; 0.989 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.141      ;
; 0.989 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.141      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.020 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.172      ;
; 1.065 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.217      ;
; 1.065 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.217      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.220      ;
; 1.081 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.233      ;
; 1.081 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.233      ;
; 1.081 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.233      ;
; 1.081 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.233      ;
; 1.081 ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.233      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHz'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; lpm_counter3:contador_pwm1|lpm_counter:LPM_COUNTER_component|cntr_27k:auto_generated|safe_q[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; contador_pwm1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                    ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; -0.501 ; -0.501 ; Rise       ; CLK_50MHz       ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; 0.621 ; 0.621 ; Rise       ; CLK_50MHz       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 4.409 ; 4.409 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 4.022 ; 4.022 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.392  ; 0.358 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50MHz       ; -2.392  ; 0.358 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -23.92  ; 0.0   ; 0.0      ; 0.0     ; -11.38              ;
;  CLK_50MHz       ; -23.920 ; 0.000 ; N/A      ; N/A     ; -11.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; -0.482 ; -0.482 ; Rise       ; CLK_50MHz       ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PWN1_en   ; CLK_50MHz  ; 0.712 ; 0.712 ; Rise       ; CLK_50MHz       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 8.125 ; 8.125 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; PWM1_signal_out ; CLK_50MHz  ; 4.022 ; 4.022 ; Rise       ; CLK_50MHz       ;
+-----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHz  ; CLK_50MHz ; 255      ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHz  ; CLK_50MHz ; 255      ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jun 14 10:46:49 2017
Info: Command: quartus_sta controlecooler -c controlecooler
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'controlecooler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.392       -23.920 CLK_50MHz 
Info (332146): Worst-case hold slack is 0.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.801         0.000 CLK_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.579        -5.790 CLK_50MHz 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 CLK_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Wed Jun 14 10:46:50 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


