#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  9 13:30:03 2023
# Process ID: 4504
# Current directory: C:/Users/gahme/Desktop/Pipelined_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15772 C:\Users\gahme\Desktop\Pipelined_Processor\Pipelined_Processor.xpr
# Log file: C:/Users/gahme/Desktop/Pipelined_Processor/vivado.log
# Journal file: C:/Users/gahme/Desktop/Pipelined_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipelined_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_pipelined_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sources_1/new/pipes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module top_mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module leftrotate
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sim_1/new/tb_pipelined_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipelined_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto efc8356dbd514e429e780b211f20fd93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pipelined_processor_behav xil_defaultlib.tb_pipelined_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.leftrotate
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_mips
Compiling module xil_defaultlib.tb_pipelined_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipelined_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pipelined_processor_behav -key {Behavioral:sim_1:Functional:tb_pipelined_processor} -tclbatch {tb_pipelined_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_pipelined_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sim_1/new/tb_pipelined_processor.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pipelined_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 754.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipelined_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_pipelined_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sources_1/new/pipes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module top_mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module leftrotate
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sim_1/new/tb_pipelined_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipelined_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto efc8356dbd514e429e780b211f20fd93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pipelined_processor_behav xil_defaultlib.tb_pipelined_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.leftrotate
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_mips
Compiling module xil_defaultlib.tb_pipelined_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipelined_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pipelined_processor_behav -key {Behavioral:sim_1:Functional:tb_pipelined_processor} -tclbatch {tb_pipelined_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_pipelined_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/gahme/Desktop/Pipelined_Processor/Pipelined_Processor.srcs/sim_1/new/tb_pipelined_processor.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pipelined_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  9 13:46:05 2023...
