# Reading pref.tcl
# vsim -gui . 
# Start time: 15:48:31 on Oct 28,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 15:48:31 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Loading project sim_ram_mod
# Compile of sync_ram_16x4_mod.v was successful.
# Compile of tb_ram_mod_fila.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_ram_mod
# vsim -gui work.tb_ram_mod 
# Start time: 15:49:32 on Oct 28,2024
# Loading work.tb_ram_mod
# Loading work.sync_ram_16x4_mod
add wave -position insertpoint  \
sim:/tb_ram_mod/clk \
sim:/tb_ram_mod/we \
sim:/tb_ram_mod/in_eh_origem \
sim:/tb_ram_mod/in_tipo_objeto \
sim:/tb_ram_mod/in_origem_objeto \
sim:/tb_ram_mod/in_destino_objeto \
sim:/tb_ram_mod/addrSecAnt \
sim:/tb_ram_mod/addrSec \
sim:/tb_ram_mod/addr \
sim:/tb_ram_mod/shift \
sim:/tb_ram_mod/weT \
sim:/tb_ram_mod/fit \
sim:/tb_ram_mod/clear \
sim:/tb_ram_mod/saidaSecundaria \
sim:/tb_ram_mod/saidaSecundariaAnterior \
sim:/tb_ram_mod/eh_origem \
sim:/tb_ram_mod/tipo_objeto \
sim:/tb_ram_mod/origem_objeto \
sim:/tb_ram_mod/destino_objeto
run -all
# ** Note: $finish    : C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v(110)
#    Time: 83 ns  Iteration: 0  Instance: /tb_ram_mod
# 1
# Break in Module tb_ram_mod at C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v line 110
restart
# Closing VCD file "tb_ram_mod.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of sync_ram_16x4_mod.v was successful.
# Compile of tb_ram_mod_fila.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_ram_mod
# End time: 16:11:46 on Oct 28,2024, Elapsed time: 0:22:14
# Errors: 0, Warnings: 2
# vsim -gui work.tb_ram_mod 
# Start time: 16:11:46 on Oct 28,2024
# Loading work.tb_ram_mod
# Loading work.sync_ram_16x4_mod
add wave -position insertpoint  \
sim:/tb_ram_mod/clk \
sim:/tb_ram_mod/we \
sim:/tb_ram_mod/in_eh_origem \
sim:/tb_ram_mod/in_tipo_objeto \
sim:/tb_ram_mod/in_origem_objeto \
sim:/tb_ram_mod/in_destino_objeto \
sim:/tb_ram_mod/addrSecAnt \
sim:/tb_ram_mod/addrSec \
sim:/tb_ram_mod/addr \
sim:/tb_ram_mod/shift \
sim:/tb_ram_mod/weT \
sim:/tb_ram_mod/fit \
sim:/tb_ram_mod/clear \
sim:/tb_ram_mod/saidaSecundaria \
sim:/tb_ram_mod/saidaSecundariaAnterior \
sim:/tb_ram_mod/eh_origem \
sim:/tb_ram_mod/tipo_objeto \
sim:/tb_ram_mod/origem_objeto \
sim:/tb_ram_mod/destino_objeto
run -all
# ** Note: $finish    : C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v(111)
#    Time: 113 ns  Iteration: 0  Instance: /tb_ram_mod
# 1
# Break in Module tb_ram_mod at C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v line 111
# Compile of tb_ram_mod_fila.v was successful.
vsim -gui work.tb_ram_mod
# End time: 16:17:22 on Oct 28,2024, Elapsed time: 0:05:36
# Errors: 0, Warnings: 2
# vsim -gui work.tb_ram_mod 
# Start time: 16:17:22 on Oct 28,2024
# Loading work.tb_ram_mod
# Loading work.sync_ram_16x4_mod
add wave -position insertpoint  \
sim:/tb_ram_mod/clk \
sim:/tb_ram_mod/we \
sim:/tb_ram_mod/in_eh_origem \
sim:/tb_ram_mod/in_tipo_objeto \
sim:/tb_ram_mod/in_origem_objeto \
sim:/tb_ram_mod/in_destino_objeto \
sim:/tb_ram_mod/addrSecAnt \
sim:/tb_ram_mod/addrSec \
sim:/tb_ram_mod/addr \
sim:/tb_ram_mod/shift \
sim:/tb_ram_mod/weT \
sim:/tb_ram_mod/fit \
sim:/tb_ram_mod/clear \
sim:/tb_ram_mod/saidaSecundaria \
sim:/tb_ram_mod/saidaSecundariaAnterior \
sim:/tb_ram_mod/eh_origem \
sim:/tb_ram_mod/tipo_objeto \
sim:/tb_ram_mod/origem_objeto \
sim:/tb_ram_mod/destino_objeto
run -all
# ** Note: $finish    : C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v(111)
#    Time: 121 ns  Iteration: 0  Instance: /tb_ram_mod
# 1
# Break in Module tb_ram_mod at C:/Users/Andrew/OneDrive/Documents/USP/PCS3645/SmartCargo/Testbench/tb_ram_mod_fila.v line 111
