INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
