# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/bram_bank.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/bram_tdp.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/count.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/data_ordering.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/data_shifter.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/decoder.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/dma_controller.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/load_input_module.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/load_instruction_module.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/mask_unit.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/radix_sort_accelerator_main_unit.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/hdl/radix_sort_accelerator_v1_0.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/radix_sort_accelerator_v1_0_M00_AXIS.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/radix_sort_accelerator_v1_0_M00_AXI_TO_DMA.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/radix_sort_accelerator_v1_0_S00_AXIS.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/radix_sorting_unit.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/rearrange_mux.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/scu_bram_bank.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_rtl/sorting_unit.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/status_and_control_unit.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/stream_out_module.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/stream_queue_in.v" \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/stream_queue_out.v" \

sv xil_defaultlib  \
"../../../../radix_sort_simulator.srcs/sources_1/imports/radix_sort_accelerator_1.0/src/tb_radix_sort_accelerator_v1_0.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
