// Seed: 836738330
module module_0;
  wire id_1;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output wire  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wire  id_4
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output wire  id_7,
    output tri0  id_8,
    output tri0  id_9
);
  supply0 id_11;
  wire id_12;
  wire id_13, id_14;
  uwire id_15, id_16, id_17;
  always @(posedge id_11) $display;
  assign id_7  = -1'd0;
  assign id_11 = 1;
  module_0 modCall_1 ();
  wire id_18;
endmodule
