<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>
defines: 
time_elapsed: 1.224s
ram usage: 36280 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpx0ntky4u/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v:22</a>: No timescale set for &#34;basicreg&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v:37</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v:22</a>: Compile module &#34;work@basicreg&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v:37</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v:37</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpx0ntky4u/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_basicreg
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpx0ntky4u/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpx0ntky4u/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@basicreg, file:<a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>, line:22, parent:work@test
   |vpiDefName:work@basicreg
   |vpiFullName:work@basicreg
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_operation: , line:28
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:28
           |vpiName:clk
           |vpiFullName:work@basicreg.clk
       |vpiStmt:
       \_begin: , line:29
         |vpiFullName:work@basicreg
         |vpiStmt:
         \_assignment: , line:30
           |vpiLhs:
           \_bit_select: (q), line:30
             |vpiName:q
             |vpiFullName:work@basicreg.q
             |vpiIndex:
             \_constant: , line:30
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_ref_obj: (d), line:30
             |vpiName:d
             |vpiFullName:work@basicreg.d
         |vpiStmt:
         \_assignment: , line:31
           |vpiLhs:
           \_bit_select: (q), line:31
             |vpiName:q
             |vpiFullName:work@basicreg.q
             |vpiIndex:
             \_constant: , line:31
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiRhs:
           \_ref_obj: (d), line:31
             |vpiName:d
             |vpiFullName:work@basicreg.d
         |vpiStmt:
         \_assignment: , line:32
           |vpiLhs:
           \_bit_select: (q), line:32
             |vpiName:q
             |vpiFullName:work@basicreg.q
             |vpiIndex:
             \_constant: , line:32
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
           |vpiRhs:
           \_ref_obj: (d), line:32
             |vpiName:d
             |vpiFullName:work@basicreg.d
   |vpiPort:
   \_port: (clk), line:22
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22
         |vpiName:clk
         |vpiFullName:work@basicreg.clk
   |vpiPort:
   \_port: (d), line:22
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:22
         |vpiName:d
         |vpiFullName:work@basicreg.d
   |vpiPort:
   \_port: (q), line:22
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:25
         |vpiName:q
         |vpiFullName:work@basicreg.q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:25
   |vpiNet:
   \_logic_net: (clk), line:22
   |vpiNet:
   \_logic_net: (d), line:22
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>, line:37, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:47
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:50
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:50
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:50
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:51
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:51
           |vpiName:d
           |vpiFullName:work@test.d
         |vpiRhs:
         \_constant: , line:51
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:52
         |#1
       |vpiStmt:
       \_assignment: , line:53
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:53
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:54
         |#1
       |vpiStmt:
       \_if_stmt: , line:55
         |vpiCondition:
         \_operation: , line:55
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:55
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:55
             |vpiConstType:3
             |vpiDecompile:3&#39;b0
             |vpiSize:3
             |BIN:3&#39;b0
         |vpiStmt:
         \_begin: , line:56
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:57
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:57
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 0 on first edge&#34;
               |vpiSize:34
               |STRING:&#34;FAILED - Q isn&#39;t 0 on first edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:58
             |vpiName:$finish
       |vpiStmt:
       \_assignment: , line:60
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:60
           |vpiName:d
           |vpiFullName:work@test.d
         |vpiRhs:
         \_constant: , line:60
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:61
         |#1
       |vpiStmt:
       \_assignment: , line:62
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:62
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:62
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:63
         |#1
       |vpiStmt:
       \_if_stmt: , line:64
         |vpiCondition:
         \_operation: , line:64
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:64
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:64
             |vpiConstType:3
             |vpiDecompile:3&#39;b0
             |vpiSize:3
             |BIN:3&#39;b0
         |vpiStmt:
         \_begin: , line:65
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:66
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:66
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 0 after first falling edge&#34;
               |vpiSize:45
               |STRING:&#34;FAILED - Q isn&#39;t 0 after first falling edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:67
             |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:69
         |#1
       |vpiStmt:
       \_assignment: , line:70
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:70
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:70
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:71
         |#1
       |vpiStmt:
       \_if_stmt: , line:72
         |vpiCondition:
         \_operation: , line:72
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:72
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:72
             |vpiConstType:3
             |vpiDecompile:3&#39;b111
             |vpiSize:3
             |BIN:3&#39;b111
         |vpiStmt:
         \_begin: , line:73
           |vpiFullName:work@test
           |vpiStmt:
           \_delay_control: , line:74
             |#1
           |vpiStmt:
           \_sys_func_call: ($display), line:75
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:75
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 1 2nd raising edge&#34;
               |vpiSize:37
               |STRING:&#34;FAILED - Q isn&#39;t 1 2nd raising edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:76
             |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:78
         |#1
       |vpiStmt:
       \_assignment: , line:79
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:79
           |vpiName:clk
           |vpiFullName:work@test.clk
         |vpiRhs:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:80
         |#1
       |vpiStmt:
       \_if_stmt: , line:81
         |vpiCondition:
         \_operation: , line:81
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:81
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:81
             |vpiConstType:3
             |vpiDecompile:3&#39;b111
             |vpiSize:3
             |BIN:3&#39;b111
         |vpiStmt:
         \_begin: , line:82
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:83
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:83
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 1 after 2nd falling edge&#34;
               |vpiSize:43
               |STRING:&#34;FAILED - Q isn&#39;t 1 after 2nd falling edge&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:84
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:86
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:86
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (clk), line:39
     |vpiName:clk
     |vpiFullName:work@test.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:39
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:41
     |vpiName:q
     |vpiFullName:work@test.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>, line:37
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiModule:
   \_module: work@basicreg (u_reg), file:<a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>, line:43, parent:work@test
     |vpiDefName:work@basicreg
     |vpiName:u_reg
     |vpiFullName:work@test.u_reg
     |vpiPort:
     \_port: (clk), line:22, parent:u_reg
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:39, parent:work@test
           |vpiName:clk
           |vpiFullName:work@test.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:22, parent:u_reg
           |vpiName:clk
           |vpiFullName:work@test.u_reg.clk
     |vpiPort:
     \_port: (d), line:22, parent:u_reg
       |vpiName:d
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d)
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:39, parent:work@test
           |vpiName:d
           |vpiFullName:work@test.d
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:22, parent:u_reg
           |vpiName:d
           |vpiFullName:work@test.u_reg.d
     |vpiPort:
     \_port: (q), line:22, parent:u_reg
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:41, parent:work@test
           |vpiName:q
           |vpiFullName:work@test.q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:41
             |vpiLeftRange:
             \_constant: , line:41
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:41
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:25, parent:u_reg
           |vpiName:q
           |vpiFullName:work@test.u_reg.q
           |vpiNetType:48
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (q), line:25, parent:u_reg
     |vpiNet:
     \_logic_net: (clk), line:22, parent:u_reg
     |vpiNet:
     \_logic_net: (d), line:22, parent:u_reg
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>, line:37
   |vpiNet:
   \_logic_net: (clk), line:39, parent:work@test
   |vpiNet:
   \_logic_net: (d), line:39, parent:work@test
   |vpiNet:
   \_logic_net: (q), line:41, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \u_reg of type 32
Object: \clk of type 44
Object: \d of type 44
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \d of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_basicreg of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 3
Object: \q of type 106
Object:  of type 7
Object: \d of type 608
Object:  of type 3
Object: \q of type 106
Object:  of type 7
Object: \d of type 608
Object:  of type 3
Object: \q of type 106
Object:  of type 7
Object: \d of type 608
Object: \q of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \d of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>