
Train.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001098  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001158  08001158  00011158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800117c  0800117c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800117c  0800117c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800117c  0800117c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800117c  0800117c  0001117c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001180  08001180  00011180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001184  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000004  08001188  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08001188  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013fc  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000047d  00000000  00000000  00021428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000188  00000000  00000000  000218a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000150  00000000  00000000  00021a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000121c  00000000  00000000  00021b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000197c  00000000  00000000  00022d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000095c0  00000000  00000000  00024718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0002dcd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004d0  00000000  00000000  0002dd28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001140 	.word	0x08001140

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001140 	.word	0x08001140

08000108 <delay>:
	}
	return length;
}

void delay(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
	// some delay for the debouncing of the buttons
	for(uint32_t i = 0 ; i < 1000000/2 ; i ++);//300000/2 working in old PC. in new PC, so far 1000000/2 mostly
 800010e:	2300      	movs	r3, #0
 8000110:	607b      	str	r3, [r7, #4]
 8000112:	e002      	b.n	800011a <delay+0x12>
 8000114:	687b      	ldr	r3, [r7, #4]
 8000116:	3301      	adds	r3, #1
 8000118:	607b      	str	r3, [r7, #4]
 800011a:	687b      	ldr	r3, [r7, #4]
 800011c:	4a03      	ldr	r2, [pc, #12]	; (800012c <delay+0x24>)
 800011e:	4293      	cmp	r3, r2
 8000120:	d9f8      	bls.n	8000114 <delay+0xc>
}
 8000122:	46c0      	nop			; (mov r8, r8)
 8000124:	46c0      	nop			; (mov r8, r8)
 8000126:	46bd      	mov	sp, r7
 8000128:	b002      	add	sp, #8
 800012a:	bd80      	pop	{r7, pc}
 800012c:	0007a11f 	.word	0x0007a11f

08000130 <main>:

//flush DR
void flushDR(SPI_Handle_t *pSPIhandle, volatile uint8_t *rxbuffer, uint8_t length);
/**********************************************START MAIN********************************************************************/
int main(void)
{
 8000130:	b580      	push	{r7, lr}
 8000132:	b084      	sub	sp, #16
 8000134:	af00      	add	r7, sp, #0
	//initialise_monitor_handles(); //for debugging in IDE
	//printf("THIS STARTS\n");


	//initialize structures to 0 to avoid garbage values
	memset(&buttons,0,sizeof(buttons));
 8000136:	4b79      	ldr	r3, [pc, #484]	; (800031c <main+0x1ec>)
 8000138:	220c      	movs	r2, #12
 800013a:	2100      	movs	r1, #0
 800013c:	0018      	movs	r0, r3
 800013e:	f000 fff7 	bl	8001130 <memset>
	memset(&leds,0,sizeof(leds));
 8000142:	4b77      	ldr	r3, [pc, #476]	; (8000320 <main+0x1f0>)
 8000144:	220c      	movs	r2, #12
 8000146:	2100      	movs	r1, #0
 8000148:	0018      	movs	r0, r3
 800014a:	f000 fff1 	bl	8001130 <memset>

	/*GPIOs for the SPI handled by spiGPIO -->SPI1 PA4:NSS PA4:SCK PA4:MISO PA4:MOSI*/
	GPIO_PinHandle_t spiGPIOs;
	memset(&spiGPIOs,0,sizeof(spiGPIOs));
 800014e:	1d3b      	adds	r3, r7, #4
 8000150:	220c      	movs	r2, #12
 8000152:	2100      	movs	r1, #0
 8000154:	0018      	movs	r0, r3
 8000156:	f000 ffeb 	bl	8001130 <memset>
	memset(&spi1,0,sizeof(spi1));
 800015a:	4b72      	ldr	r3, [pc, #456]	; (8000324 <main+0x1f4>)
 800015c:	2224      	movs	r2, #36	; 0x24
 800015e:	2100      	movs	r1, #0
 8000160:	0018      	movs	r0, r3
 8000162:	f000 ffe5 	bl	8001130 <memset>

	//Configurations and initilizations
	peripheral_Config_Ini();
 8000166:	f000 f985 	bl	8000474 <peripheral_Config_Ini>

	/*configure interrupts (without priorities atm)*/
	//Button OnOff (GPIOB0)
	GPIO_IRQ_EnableDisable(IRQ_EXTI2_3, ENABLE);
 800016a:	2101      	movs	r1, #1
 800016c:	2006      	movs	r0, #6
 800016e:	f000 fce3 	bl	8000b38 <GPIO_IRQ_EnableDisable>
	//Button Emergency (GPIOB2)
	GPIO_IRQ_EnableDisable(IRQ_EXTI4_15, ENABLE);
 8000172:	2101      	movs	r1, #1
 8000174:	2007      	movs	r0, #7
 8000176:	f000 fcdf 	bl	8000b38 <GPIO_IRQ_EnableDisable>
	//SPI1
	SPI_IRQ_EnableDisable(IRQ_SPI1, ENABLE);
 800017a:	2101      	movs	r1, #1
 800017c:	2019      	movs	r0, #25
 800017e:	f000 fe57 	bl	8000e30 <SPI_IRQ_EnableDisable>

	/* Loop forever */
	while (1){
		//if state changes, send print command and the content. Think about a way to do it with interrupt due to value change
		if (stateChanged) {
 8000182:	4b69      	ldr	r3, [pc, #420]	; (8000328 <main+0x1f8>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2b00      	cmp	r3, #0
 8000188:	d100      	bne.n	800018c <main+0x5c>
 800018a:	e0b3      	b.n	80002f4 <main+0x1c4>
			//switch-case instead of while (TX/RXstate != READ) to avoid blocking
			switch (flagSPI){ //{SEND_PRINT,READ_PRINT,DUMMY_ACK,READ_ACK,SEND_LENGTH,READ_LENGTH,SEND_STATE,READ_STATE}
 800018c:	4b67      	ldr	r3, [pc, #412]	; (800032c <main+0x1fc>)
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	2b08      	cmp	r3, #8
 8000192:	d900      	bls.n	8000196 <main+0x66>
 8000194:	e0b0      	b.n	80002f8 <main+0x1c8>
 8000196:	009a      	lsls	r2, r3, #2
 8000198:	4b65      	ldr	r3, [pc, #404]	; (8000330 <main+0x200>)
 800019a:	18d3      	adds	r3, r2, r3
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	469f      	mov	pc, r3
			case SEND_PRINT:
				//enable SPI and disable it at the end
				SPI_EnableDisable(&spi1,ENABLE);
 80001a0:	4b60      	ldr	r3, [pc, #384]	; (8000324 <main+0x1f4>)
 80001a2:	2101      	movs	r1, #1
 80001a4:	0018      	movs	r0, r3
 80001a6:	f000 fe03 	bl	8000db0 <SPI_EnableDisable>
				//Reading data register to flush previous data (previously it had been working without this)
				//NOT IMPLEMENTED;IF NECESSARY,COPY FROM debugSemihosting: flushDR(&spi1, &myRXbuffer, 1);

				//Send print command.Ard should store it in its RX buffer and put ACK in TX.Master should receive garbage in shift reg.
				myTXbuffer = SPI_COMMAND_PRINT;
 80001aa:	4b62      	ldr	r3, [pc, #392]	; (8000334 <main+0x204>)
 80001ac:	2250      	movs	r2, #80	; 0x50
 80001ae:	701a      	strb	r2, [r3, #0]
				SPI_Send(&spi1, &myTXbuffer, 1); //SPI_Send(&spi1, (uint8_t*)SPI_COMMAND_PRINT, 1);
 80001b0:	4960      	ldr	r1, [pc, #384]	; (8000334 <main+0x204>)
 80001b2:	4b5c      	ldr	r3, [pc, #368]	; (8000324 <main+0x1f4>)
 80001b4:	2201      	movs	r2, #1
 80001b6:	0018      	movs	r0, r3
 80001b8:	f000 ff4b 	bl	8001052 <SPI_Send>
				flagSPI = READ_PRINT;
 80001bc:	4b5b      	ldr	r3, [pc, #364]	; (800032c <main+0x1fc>)
 80001be:	2201      	movs	r2, #1
 80001c0:	701a      	strb	r2, [r3, #0]
				break;
 80001c2:	e0aa      	b.n	800031a <main+0x1ea>

			case READ_PRINT://Read master RX to clear the RX buffer for the next reading of ACK
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 80001c4:	4b57      	ldr	r3, [pc, #348]	; (8000324 <main+0x1f4>)
 80001c6:	7d1b      	ldrb	r3, [r3, #20]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d000      	beq.n	80001ce <main+0x9e>
 80001cc:	e096      	b.n	80002fc <main+0x1cc>
					delay();
 80001ce:	f7ff ff9b 	bl	8000108 <delay>
					SPI_Read(&spi1, &myRXbuffer, 1); //1 byte to be read
 80001d2:	4959      	ldr	r1, [pc, #356]	; (8000338 <main+0x208>)
 80001d4:	4b53      	ldr	r3, [pc, #332]	; (8000324 <main+0x1f4>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	0018      	movs	r0, r3
 80001da:	f000 ff59 	bl	8001090 <SPI_Read>
					flagSPI = DUMMY_ACK;
 80001de:	4b53      	ldr	r3, [pc, #332]	; (800032c <main+0x1fc>)
 80001e0:	2202      	movs	r2, #2
 80001e2:	701a      	strb	r2, [r3, #0]
				}
				break;
 80001e4:	e08a      	b.n	80002fc <main+0x1cc>

			case DUMMY_ACK://Send dummy data to Ard so that master receives ACK/NACK
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 80001e6:	4b4f      	ldr	r3, [pc, #316]	; (8000324 <main+0x1f4>)
 80001e8:	2220      	movs	r2, #32
 80001ea:	5c9b      	ldrb	r3, [r3, r2]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d000      	beq.n	80001f2 <main+0xc2>
 80001f0:	e086      	b.n	8000300 <main+0x1d0>
					delay();
 80001f2:	f7ff ff89 	bl	8000108 <delay>
					SPI_Send(&spi1, &dummy_byte, 1); //length 1 byte
 80001f6:	4951      	ldr	r1, [pc, #324]	; (800033c <main+0x20c>)
 80001f8:	4b4a      	ldr	r3, [pc, #296]	; (8000324 <main+0x1f4>)
 80001fa:	2201      	movs	r2, #1
 80001fc:	0018      	movs	r0, r3
 80001fe:	f000 ff28 	bl	8001052 <SPI_Send>
					flagSPI = READ_ACK;
 8000202:	4b4a      	ldr	r3, [pc, #296]	; (800032c <main+0x1fc>)
 8000204:	2203      	movs	r2, #3
 8000206:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000208:	e07a      	b.n	8000300 <main+0x1d0>

			case READ_ACK://Read master RX to get ACK/NACK
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 800020a:	4b46      	ldr	r3, [pc, #280]	; (8000324 <main+0x1f4>)
 800020c:	7d1b      	ldrb	r3, [r3, #20]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d000      	beq.n	8000214 <main+0xe4>
 8000212:	e077      	b.n	8000304 <main+0x1d4>
					delay();
 8000214:	f7ff ff78 	bl	8000108 <delay>
					SPI_Read(&spi1, &myRXbuffer, 1); //1 byte to be read
 8000218:	4947      	ldr	r1, [pc, #284]	; (8000338 <main+0x208>)
 800021a:	4b42      	ldr	r3, [pc, #264]	; (8000324 <main+0x1f4>)
 800021c:	2201      	movs	r2, #1
 800021e:	0018      	movs	r0, r3
 8000220:	f000 ff36 	bl	8001090 <SPI_Read>
					flagSPI = SEND_LENGTH;
 8000224:	4b41      	ldr	r3, [pc, #260]	; (800032c <main+0x1fc>)
 8000226:	2204      	movs	r2, #4
 8000228:	701a      	strb	r2, [r3, #0]
				}
				break;
 800022a:	e06b      	b.n	8000304 <main+0x1d4>

			case SEND_LENGTH://if ACK, send length+currentState and receive response;otherwise,send it again
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 800022c:	4b3d      	ldr	r3, [pc, #244]	; (8000324 <main+0x1f4>)
 800022e:	2220      	movs	r2, #32
 8000230:	5c9b      	ldrb	r3, [r3, r2]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d168      	bne.n	8000308 <main+0x1d8>
					delay();
 8000236:	f7ff ff67 	bl	8000108 <delay>
					if (myRXbuffer == SPI_ARD_ACK){
 800023a:	4b3f      	ldr	r3, [pc, #252]	; (8000338 <main+0x208>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	2ba1      	cmp	r3, #161	; 0xa1
 8000240:	d10c      	bne.n	800025c <main+0x12c>
						myTXbuffer = 0x01; //in bytes
 8000242:	4b3c      	ldr	r3, [pc, #240]	; (8000334 <main+0x204>)
 8000244:	2201      	movs	r2, #1
 8000246:	701a      	strb	r2, [r3, #0]
						SPI_Send(&spi1, &myTXbuffer, 1);
 8000248:	493a      	ldr	r1, [pc, #232]	; (8000334 <main+0x204>)
 800024a:	4b36      	ldr	r3, [pc, #216]	; (8000324 <main+0x1f4>)
 800024c:	2201      	movs	r2, #1
 800024e:	0018      	movs	r0, r3
 8000250:	f000 feff 	bl	8001052 <SPI_Send>
						flagSPI = READ_LENGTH;
 8000254:	4b35      	ldr	r3, [pc, #212]	; (800032c <main+0x1fc>)
 8000256:	2205      	movs	r2, #5
 8000258:	701a      	strb	r2, [r3, #0]
					else {
						//try to send it again
						flagSPI = SEND_PRINT;
					}
				}
				break;
 800025a:	e055      	b.n	8000308 <main+0x1d8>
						flagSPI = SEND_PRINT;
 800025c:	4b33      	ldr	r3, [pc, #204]	; (800032c <main+0x1fc>)
 800025e:	2200      	movs	r2, #0
 8000260:	701a      	strb	r2, [r3, #0]
				break;
 8000262:	e051      	b.n	8000308 <main+0x1d8>

			case READ_LENGTH://Read master RX
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 8000264:	4b2f      	ldr	r3, [pc, #188]	; (8000324 <main+0x1f4>)
 8000266:	7d1b      	ldrb	r3, [r3, #20]
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14f      	bne.n	800030c <main+0x1dc>
					delay();
 800026c:	f7ff ff4c 	bl	8000108 <delay>
					SPI_Read(&spi1, &myRXbuffer, 1); //1 byte to be read
 8000270:	4931      	ldr	r1, [pc, #196]	; (8000338 <main+0x208>)
 8000272:	4b2c      	ldr	r3, [pc, #176]	; (8000324 <main+0x1f4>)
 8000274:	2201      	movs	r2, #1
 8000276:	0018      	movs	r0, r3
 8000278:	f000 ff0a 	bl	8001090 <SPI_Read>
					flagSPI = SEND_STATE;
 800027c:	4b2b      	ldr	r3, [pc, #172]	; (800032c <main+0x1fc>)
 800027e:	2206      	movs	r2, #6
 8000280:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000282:	e043      	b.n	800030c <main+0x1dc>

			case SEND_STATE: //send the state
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 8000284:	4b27      	ldr	r3, [pc, #156]	; (8000324 <main+0x1f4>)
 8000286:	2220      	movs	r2, #32
 8000288:	5c9b      	ldrb	r3, [r3, r2]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d140      	bne.n	8000310 <main+0x1e0>
					delay();
 800028e:	f7ff ff3b 	bl	8000108 <delay>
					myTXbuffer = currentState; //in bytes
 8000292:	4b2b      	ldr	r3, [pc, #172]	; (8000340 <main+0x210>)
 8000294:	781a      	ldrb	r2, [r3, #0]
 8000296:	4b27      	ldr	r3, [pc, #156]	; (8000334 <main+0x204>)
 8000298:	701a      	strb	r2, [r3, #0]
					SPI_Send(&spi1, &myTXbuffer, 1);
 800029a:	4926      	ldr	r1, [pc, #152]	; (8000334 <main+0x204>)
 800029c:	4b21      	ldr	r3, [pc, #132]	; (8000324 <main+0x1f4>)
 800029e:	2201      	movs	r2, #1
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fed6 	bl	8001052 <SPI_Send>
					flagSPI = READ_STATE;
 80002a6:	4b21      	ldr	r3, [pc, #132]	; (800032c <main+0x1fc>)
 80002a8:	2207      	movs	r2, #7
 80002aa:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002ac:	e030      	b.n	8000310 <main+0x1e0>

			case READ_STATE: //read RXNE to clear it off to avoid overrun
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 80002ae:	4b1d      	ldr	r3, [pc, #116]	; (8000324 <main+0x1f4>)
 80002b0:	7d1b      	ldrb	r3, [r3, #20]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d12e      	bne.n	8000314 <main+0x1e4>
					delay();
 80002b6:	f7ff ff27 	bl	8000108 <delay>
					SPI_Read(&spi1, &myRXbuffer, 1); //1 byte to be read (dummy read).
 80002ba:	491f      	ldr	r1, [pc, #124]	; (8000338 <main+0x208>)
 80002bc:	4b19      	ldr	r3, [pc, #100]	; (8000324 <main+0x1f4>)
 80002be:	2201      	movs	r2, #1
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 fee5 	bl	8001090 <SPI_Read>
					flagSPI = WAIT_END;
 80002c6:	4b19      	ldr	r3, [pc, #100]	; (800032c <main+0x1fc>)
 80002c8:	2208      	movs	r2, #8
 80002ca:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002cc:	e022      	b.n	8000314 <main+0x1e4>

			case WAIT_END:
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 80002ce:	4b15      	ldr	r3, [pc, #84]	; (8000324 <main+0x1f4>)
 80002d0:	2220      	movs	r2, #32
 80002d2:	5c9b      	ldrb	r3, [r3, r2]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d11f      	bne.n	8000318 <main+0x1e8>
					delay();
 80002d8:	f7ff ff16 	bl	8000108 <delay>
					//clear the flag of current state in order to capture state changes
					stateChanged = 0;
 80002dc:	4b12      	ldr	r3, [pc, #72]	; (8000328 <main+0x1f8>)
 80002de:	2200      	movs	r2, #0
 80002e0:	701a      	strb	r2, [r3, #0]

					//Disable SPI
					SPI_EnableDisable(&spi1,DISABLE);
 80002e2:	4b10      	ldr	r3, [pc, #64]	; (8000324 <main+0x1f4>)
 80002e4:	2100      	movs	r1, #0
 80002e6:	0018      	movs	r0, r3
 80002e8:	f000 fd62 	bl	8000db0 <SPI_EnableDisable>
					//get ready for the next state change
					flagSPI = SEND_PRINT;
 80002ec:	4b0f      	ldr	r3, [pc, #60]	; (800032c <main+0x1fc>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002f2:	e011      	b.n	8000318 <main+0x1e8>
			default:
				//error. print it in semihosting
				break;

			}
		}
 80002f4:	46c0      	nop			; (mov r8, r8)
 80002f6:	e744      	b.n	8000182 <main+0x52>
				break;
 80002f8:	46c0      	nop			; (mov r8, r8)
 80002fa:	e742      	b.n	8000182 <main+0x52>
				break;
 80002fc:	46c0      	nop			; (mov r8, r8)
 80002fe:	e740      	b.n	8000182 <main+0x52>
				break;
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	e73e      	b.n	8000182 <main+0x52>
				break;
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	e73c      	b.n	8000182 <main+0x52>
				break;
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	e73a      	b.n	8000182 <main+0x52>
				break;
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	e738      	b.n	8000182 <main+0x52>
				break;
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	e736      	b.n	8000182 <main+0x52>
				break;
 8000314:	46c0      	nop			; (mov r8, r8)
 8000316:	e734      	b.n	8000182 <main+0x52>
				break;
 8000318:	46c0      	nop			; (mov r8, r8)
		if (stateChanged) {
 800031a:	e732      	b.n	8000182 <main+0x52>
 800031c:	20000020 	.word	0x20000020
 8000320:	2000002c 	.word	0x2000002c
 8000324:	20000044 	.word	0x20000044
 8000328:	20000069 	.word	0x20000069
 800032c:	2000006c 	.word	0x2000006c
 8000330:	08001158 	.word	0x08001158
 8000334:	2000006a 	.word	0x2000006a
 8000338:	2000006b 	.word	0x2000006b
 800033c:	20000000 	.word	0x20000000
 8000340:	20000068 	.word	0x20000068

08000344 <EXTI2_3_IRQHandler>:
	}
}
/**********************************************END MAIN********************************************************************/

/***********************************************ISR handlers****************************************************************/
void EXTI2_3_IRQHandler(void){ //when button on-off
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	delay();
 8000348:	f7ff fede 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_OFFON);
 800034c:	2003      	movs	r0, #3
 800034e:	f000 fc1f 	bl	8000b90 <GPIO_IRQ_Handling>
	if (currentState == OFF){
 8000352:	4b26      	ldr	r3, [pc, #152]	; (80003ec <EXTI2_3_IRQHandler+0xa8>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d122      	bne.n	80003a0 <EXTI2_3_IRQHandler+0x5c>
		currentState = ON;
 800035a:	4b24      	ldr	r3, [pc, #144]	; (80003ec <EXTI2_3_IRQHandler+0xa8>)
 800035c:	2201      	movs	r2, #1
 800035e:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 8000360:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <EXTI2_3_IRQHandler+0xac>)
 8000362:	2201      	movs	r2, #1
 8000364:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 8000366:	2390      	movs	r3, #144	; 0x90
 8000368:	05db      	lsls	r3, r3, #23
 800036a:	2200      	movs	r2, #0
 800036c:	2100      	movs	r1, #0
 800036e:	0018      	movs	r0, r3
 8000370:	f000 fbb8 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,1);
 8000374:	2390      	movs	r3, #144	; 0x90
 8000376:	05db      	lsls	r3, r3, #23
 8000378:	2201      	movs	r2, #1
 800037a:	2101      	movs	r1, #1
 800037c:	0018      	movs	r0, r3
 800037e:	f000 fbb1 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,1);
 8000382:	2390      	movs	r3, #144	; 0x90
 8000384:	05db      	lsls	r3, r3, #23
 8000386:	2201      	movs	r2, #1
 8000388:	2109      	movs	r1, #9
 800038a:	0018      	movs	r0, r3
 800038c:	f000 fbaa 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 8000390:	2390      	movs	r3, #144	; 0x90
 8000392:	05db      	lsls	r3, r3, #23
 8000394:	2200      	movs	r2, #0
 8000396:	210a      	movs	r1, #10
 8000398:	0018      	movs	r0, r3
 800039a:	f000 fba3 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
		GPIO_WritePin(GPIOA,PIN_LED2,0);
		GPIO_WritePin(GPIOA,PIN_LED3,0);
	}
	//printf("%d\n",currentState);
}
 800039e:	e021      	b.n	80003e4 <EXTI2_3_IRQHandler+0xa0>
		currentState = OFF;
 80003a0:	4b12      	ldr	r3, [pc, #72]	; (80003ec <EXTI2_3_IRQHandler+0xa8>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <EXTI2_3_IRQHandler+0xac>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 80003ac:	2390      	movs	r3, #144	; 0x90
 80003ae:	05db      	lsls	r3, r3, #23
 80003b0:	2200      	movs	r2, #0
 80003b2:	2100      	movs	r1, #0
 80003b4:	0018      	movs	r0, r3
 80003b6:	f000 fb95 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
 80003ba:	2390      	movs	r3, #144	; 0x90
 80003bc:	05db      	lsls	r3, r3, #23
 80003be:	2200      	movs	r2, #0
 80003c0:	2101      	movs	r1, #1
 80003c2:	0018      	movs	r0, r3
 80003c4:	f000 fb8e 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,0);
 80003c8:	2390      	movs	r3, #144	; 0x90
 80003ca:	05db      	lsls	r3, r3, #23
 80003cc:	2200      	movs	r2, #0
 80003ce:	2109      	movs	r1, #9
 80003d0:	0018      	movs	r0, r3
 80003d2:	f000 fb87 	bl	8000ae4 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 80003d6:	2390      	movs	r3, #144	; 0x90
 80003d8:	05db      	lsls	r3, r3, #23
 80003da:	2200      	movs	r2, #0
 80003dc:	210a      	movs	r1, #10
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 fb80 	bl	8000ae4 <GPIO_WritePin>
}
 80003e4:	46c0      	nop			; (mov r8, r8)
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	20000068 	.word	0x20000068
 80003f0:	20000069 	.word	0x20000069

080003f4 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	delay();
 80003f8:	f7ff fe86 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_EMERGENCY);
 80003fc:	2005      	movs	r0, #5
 80003fe:	f000 fbc7 	bl	8000b90 <GPIO_IRQ_Handling>
	if (currentState != EMERGENCY){
 8000402:	4b14      	ldr	r3, [pc, #80]	; (8000454 <EXTI4_15_IRQHandler+0x60>)
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	2b02      	cmp	r3, #2
 8000408:	d002      	beq.n	8000410 <EXTI4_15_IRQHandler+0x1c>
		stateChanged = 1;
 800040a:	4b13      	ldr	r3, [pc, #76]	; (8000458 <EXTI4_15_IRQHandler+0x64>)
 800040c:	2201      	movs	r2, #1
 800040e:	701a      	strb	r2, [r3, #0]
	}
	currentState = EMERGENCY;
 8000410:	4b10      	ldr	r3, [pc, #64]	; (8000454 <EXTI4_15_IRQHandler+0x60>)
 8000412:	2202      	movs	r2, #2
 8000414:	701a      	strb	r2, [r3, #0]
	//printf("%d\n",currentState);
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 8000416:	2390      	movs	r3, #144	; 0x90
 8000418:	05db      	lsls	r3, r3, #23
 800041a:	2201      	movs	r2, #1
 800041c:	2100      	movs	r1, #0
 800041e:	0018      	movs	r0, r3
 8000420:	f000 fb60 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,1);
 8000424:	2390      	movs	r3, #144	; 0x90
 8000426:	05db      	lsls	r3, r3, #23
 8000428:	2201      	movs	r2, #1
 800042a:	2101      	movs	r1, #1
 800042c:	0018      	movs	r0, r3
 800042e:	f000 fb59 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,1);
 8000432:	2390      	movs	r3, #144	; 0x90
 8000434:	05db      	lsls	r3, r3, #23
 8000436:	2201      	movs	r2, #1
 8000438:	2109      	movs	r1, #9
 800043a:	0018      	movs	r0, r3
 800043c:	f000 fb52 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 8000440:	2390      	movs	r3, #144	; 0x90
 8000442:	05db      	lsls	r3, r3, #23
 8000444:	2201      	movs	r2, #1
 8000446:	210a      	movs	r1, #10
 8000448:	0018      	movs	r0, r3
 800044a:	f000 fb4b 	bl	8000ae4 <GPIO_WritePin>

}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	20000068 	.word	0x20000068
 8000458:	20000069 	.word	0x20000069

0800045c <SPI1_IRQHandler>:

//SPI IRQ handler for SPI1
void SPI1_IRQHandler(void){
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
	SPI_IRQ_Handling(&spi1);
 8000460:	4b03      	ldr	r3, [pc, #12]	; (8000470 <SPI1_IRQHandler+0x14>)
 8000462:	0018      	movs	r0, r3
 8000464:	f000 fd10 	bl	8000e88 <SPI_IRQ_Handling>
}
 8000468:	46c0      	nop			; (mov r8, r8)
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	20000044 	.word	0x20000044

08000474 <peripheral_Config_Ini>:
	//NOT NECESSARY SO FAR BECAUSE I'M USING if WITH RX/TX STATE == READY (it's volatile)
}*/
/**********************************************END IRQ********************************************************************/

/*****************************Configurations and initializations************************************************************/
void peripheral_Config_Ini(void){
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0

	//LED0
	leds.pGPIO = GPIOA;
 8000478:	4b5f      	ldr	r3, [pc, #380]	; (80005f8 <peripheral_Config_Ini+0x184>)
 800047a:	2290      	movs	r2, #144	; 0x90
 800047c:	05d2      	lsls	r2, r2, #23
 800047e:	601a      	str	r2, [r3, #0]
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED0;
 8000480:	4b5d      	ldr	r3, [pc, #372]	; (80005f8 <peripheral_Config_Ini+0x184>)
 8000482:	2200      	movs	r2, #0
 8000484:	711a      	strb	r2, [r3, #4]
	leds.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT;
 8000486:	4b5c      	ldr	r3, [pc, #368]	; (80005f8 <peripheral_Config_Ini+0x184>)
 8000488:	2201      	movs	r2, #1
 800048a:	715a      	strb	r2, [r3, #5]
	leds.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 800048c:	4b5a      	ldr	r3, [pc, #360]	; (80005f8 <peripheral_Config_Ini+0x184>)
 800048e:	2200      	movs	r2, #0
 8000490:	719a      	strb	r2, [r3, #6]
	leds.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_SLOWSPEED; //GPIO_MEDIUMSPEED
 8000492:	4b59      	ldr	r3, [pc, #356]	; (80005f8 <peripheral_Config_Ini+0x184>)
 8000494:	2200      	movs	r2, #0
 8000496:	71da      	strb	r2, [r3, #7]
	leds.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 8000498:	4b57      	ldr	r3, [pc, #348]	; (80005f8 <peripheral_Config_Ini+0x184>)
 800049a:	2200      	movs	r2, #0
 800049c:	721a      	strb	r2, [r3, #8]
	//Initialization LED0
	GPIO_PinInit(&leds);
 800049e:	4b56      	ldr	r3, [pc, #344]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f000 f991 	bl	80007c8 <GPIO_PinInit>

	//LED1.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED1;
 80004a6:	4b54      	ldr	r3, [pc, #336]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	711a      	strb	r2, [r3, #4]
	//Initialization LED1
	GPIO_PinInit(&leds);
 80004ac:	4b52      	ldr	r3, [pc, #328]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 f98a 	bl	80007c8 <GPIO_PinInit>

	//LED2.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED2;
 80004b4:	4b50      	ldr	r3, [pc, #320]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004b6:	2209      	movs	r2, #9
 80004b8:	711a      	strb	r2, [r3, #4]
	//Initialization LED2
	GPIO_PinInit(&leds);
 80004ba:	4b4f      	ldr	r3, [pc, #316]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004bc:	0018      	movs	r0, r3
 80004be:	f000 f983 	bl	80007c8 <GPIO_PinInit>

	//LED3.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED3;
 80004c2:	4b4d      	ldr	r3, [pc, #308]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004c4:	220a      	movs	r2, #10
 80004c6:	711a      	strb	r2, [r3, #4]
	//Initialization LED3
	GPIO_PinInit(&leds);
 80004c8:	4b4b      	ldr	r3, [pc, #300]	; (80005f8 <peripheral_Config_Ini+0x184>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 f97c 	bl	80007c8 <GPIO_PinInit>

	//LEDs OFF
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 80004d0:	2390      	movs	r3, #144	; 0x90
 80004d2:	05db      	lsls	r3, r3, #23
 80004d4:	2201      	movs	r2, #1
 80004d6:	2100      	movs	r1, #0
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 fb03 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,0);
 80004de:	2390      	movs	r3, #144	; 0x90
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2200      	movs	r2, #0
 80004e4:	2101      	movs	r1, #1
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 fafc 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,0);
 80004ec:	2390      	movs	r3, #144	; 0x90
 80004ee:	05db      	lsls	r3, r3, #23
 80004f0:	2200      	movs	r2, #0
 80004f2:	2109      	movs	r1, #9
 80004f4:	0018      	movs	r0, r3
 80004f6:	f000 faf5 	bl	8000ae4 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 80004fa:	2390      	movs	r3, #144	; 0x90
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	2201      	movs	r2, #1
 8000500:	210a      	movs	r1, #10
 8000502:	0018      	movs	r0, r3
 8000504:	f000 faee 	bl	8000ae4 <GPIO_WritePin>

	//BUTTON ON-OFF
	buttons.pGPIO = GPIOB;
 8000508:	4b3c      	ldr	r3, [pc, #240]	; (80005fc <peripheral_Config_Ini+0x188>)
 800050a:	4a3d      	ldr	r2, [pc, #244]	; (8000600 <peripheral_Config_Ini+0x18c>)
 800050c:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_OFFON;
 800050e:	4b3b      	ldr	r3, [pc, #236]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000510:	2203      	movs	r2, #3
 8000512:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG; //interrupt falling edge
 8000514:	4b39      	ldr	r3, [pc, #228]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000516:	2204      	movs	r2, #4
 8000518:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP; //pull up (3.3 by default)
 800051a:	4b38      	ldr	r3, [pc, #224]	; (80005fc <peripheral_Config_Ini+0x188>)
 800051c:	2201      	movs	r2, #1
 800051e:	721a      	strb	r2, [r3, #8]
	//initialization button on-off
	GPIO_PinInit(&buttons);
 8000520:	4b36      	ldr	r3, [pc, #216]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000522:	0018      	movs	r0, r3
 8000524:	f000 f950 	bl	80007c8 <GPIO_PinInit>

	//EMERGENCY BUTTON
	buttons.pGPIO = GPIOB;
 8000528:	4b34      	ldr	r3, [pc, #208]	; (80005fc <peripheral_Config_Ini+0x188>)
 800052a:	4a35      	ldr	r2, [pc, #212]	; (8000600 <peripheral_Config_Ini+0x18c>)
 800052c:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_EMERGENCY;
 800052e:	4b33      	ldr	r3, [pc, #204]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000530:	2205      	movs	r2, #5
 8000532:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG;
 8000534:	4b31      	ldr	r3, [pc, #196]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000536:	2204      	movs	r2, #4
 8000538:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 800053a:	4b30      	ldr	r3, [pc, #192]	; (80005fc <peripheral_Config_Ini+0x188>)
 800053c:	2201      	movs	r2, #1
 800053e:	721a      	strb	r2, [r3, #8]
	//initialization emergency button
	GPIO_PinInit(&buttons);
 8000540:	4b2e      	ldr	r3, [pc, #184]	; (80005fc <peripheral_Config_Ini+0x188>)
 8000542:	0018      	movs	r0, r3
 8000544:	f000 f940 	bl	80007c8 <GPIO_PinInit>

	//GPIOs for SPI: SPI1 PA4:NSS PA5:SCK PA6:MISO PA7:MOSI
	spiGPIOs.pGPIO = GPIOA;
 8000548:	4b2e      	ldr	r3, [pc, #184]	; (8000604 <peripheral_Config_Ini+0x190>)
 800054a:	2290      	movs	r2, #144	; 0x90
 800054c:	05d2      	lsls	r2, r2, #23
 800054e:	601a      	str	r2, [r3, #0]
	spiGPIOs.GPIO_PinConfig.GPIO_PinMode = GPIO_ALTFUN;
 8000550:	4b2c      	ldr	r3, [pc, #176]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000552:	2202      	movs	r2, #2
 8000554:	715a      	strb	r2, [r3, #5]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 8000556:	4b2b      	ldr	r3, [pc, #172]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000558:	2200      	movs	r2, #0
 800055a:	719a      	strb	r2, [r3, #6]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_HIGHSPEED; //FAST SPEED
 800055c:	4b29      	ldr	r3, [pc, #164]	; (8000604 <peripheral_Config_Ini+0x190>)
 800055e:	2203      	movs	r2, #3
 8000560:	71da      	strb	r2, [r3, #7]
	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 8000562:	4b28      	ldr	r3, [pc, #160]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000564:	2200      	movs	r2, #0
 8000566:	721a      	strb	r2, [r3, #8]
	//SCK
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_SCK;//SCK
 8000568:	4b26      	ldr	r3, [pc, #152]	; (8000604 <peripheral_Config_Ini+0x190>)
 800056a:	2205      	movs	r2, #5
 800056c:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 800056e:	4b25      	ldr	r3, [pc, #148]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000570:	0018      	movs	r0, r3
 8000572:	f000 f929 	bl	80007c8 <GPIO_PinInit>

	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 8000576:	4b23      	ldr	r3, [pc, #140]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000578:	2201      	movs	r2, #1
 800057a:	721a      	strb	r2, [r3, #8]
	//NSS
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_NSS;//NSS
 800057c:	4b21      	ldr	r3, [pc, #132]	; (8000604 <peripheral_Config_Ini+0x190>)
 800057e:	2204      	movs	r2, #4
 8000580:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000582:	4b20      	ldr	r3, [pc, #128]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000584:	0018      	movs	r0, r3
 8000586:	f000 f91f 	bl	80007c8 <GPIO_PinInit>
	//MISO
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MISO;//MISO
 800058a:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <peripheral_Config_Ini+0x190>)
 800058c:	2206      	movs	r2, #6
 800058e:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000590:	4b1c      	ldr	r3, [pc, #112]	; (8000604 <peripheral_Config_Ini+0x190>)
 8000592:	0018      	movs	r0, r3
 8000594:	f000 f918 	bl	80007c8 <GPIO_PinInit>
	//MOSI
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MOSI;//MOSI
 8000598:	4b1a      	ldr	r3, [pc, #104]	; (8000604 <peripheral_Config_Ini+0x190>)
 800059a:	2207      	movs	r2, #7
 800059c:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 800059e:	4b19      	ldr	r3, [pc, #100]	; (8000604 <peripheral_Config_Ini+0x190>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 f911 	bl	80007c8 <GPIO_PinInit>

	/*SPI handle configuration and initialization*/
	//SPI configuration
	spi1.pSPI = SPI1_I2S1;
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005a8:	4a18      	ldr	r2, [pc, #96]	; (800060c <peripheral_Config_Ini+0x198>)
 80005aa:	601a      	str	r2, [r3, #0]
	spi1.SPI_Config.SPI_Mode = SPI_MASTER;
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	711a      	strb	r2, [r3, #4]
	spi1.SPI_Config.SPI_Speed = SPI_SPEED_2;
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	715a      	strb	r2, [r3, #5]
	spi1.SPI_Config.SPI_CommType = SPI_FULLDUPLEX;
 80005b8:	4b13      	ldr	r3, [pc, #76]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	719a      	strb	r2, [r3, #6]
	spi1.SPI_Config.SPI_DataSize = SPI_8BIT;
 80005be:	4b12      	ldr	r3, [pc, #72]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005c0:	2207      	movs	r2, #7
 80005c2:	71da      	strb	r2, [r3, #7]
	spi1.SPI_Config.SPI_SWslave = SPI_HW_MGMT;
 80005c4:	4b10      	ldr	r3, [pc, #64]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	721a      	strb	r2, [r3, #8]
	spi1.SPI_Config.SPI_Pol = SPI_CLK_IDLE_0;
 80005ca:	4b0f      	ldr	r3, [pc, #60]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	725a      	strb	r2, [r3, #9]
	spi1.SPI_Config.SPI_Phase = SPI_CLK_CAPT_FIRST;
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	729a      	strb	r2, [r3, #10]

	//SPI initialization
	SPI_Init(&spi1);
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005d8:	0018      	movs	r0, r3
 80005da:	f000 fb43 	bl	8000c64 <SPI_Init>

	//Set SSOE to 1 to make NSS output enable
	SPI_SSOE(&spi1,ENABLE);
 80005de:	4b0a      	ldr	r3, [pc, #40]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005e0:	2101      	movs	r1, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 fc04 	bl	8000df0 <SPI_SSOE>

	//Enable SPI peripheral
	SPI_EnableDisable(&spi1,ENABLE);
 80005e8:	4b07      	ldr	r3, [pc, #28]	; (8000608 <peripheral_Config_Ini+0x194>)
 80005ea:	2101      	movs	r1, #1
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fbdf 	bl	8000db0 <SPI_EnableDisable>
}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	2000002c 	.word	0x2000002c
 80005fc:	20000020 	.word	0x20000020
 8000600:	48000400 	.word	0x48000400
 8000604:	20000038 	.word	0x20000038
 8000608:	20000044 	.word	0x20000044
 800060c:	40013000 	.word	0x40013000

08000610 <Reset_Handler>:
 8000610:	480d      	ldr	r0, [pc, #52]	; (8000648 <LoopForever+0x2>)
 8000612:	4685      	mov	sp, r0
 8000614:	e000      	b.n	8000618 <Reset_Handler+0x8>
 8000616:	bf00      	nop
 8000618:	480c      	ldr	r0, [pc, #48]	; (800064c <LoopForever+0x6>)
 800061a:	490d      	ldr	r1, [pc, #52]	; (8000650 <LoopForever+0xa>)
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <LoopForever+0xe>)
 800061e:	2300      	movs	r3, #0
 8000620:	e002      	b.n	8000628 <LoopCopyDataInit>

08000622 <CopyDataInit>:
 8000622:	58d4      	ldr	r4, [r2, r3]
 8000624:	50c4      	str	r4, [r0, r3]
 8000626:	3304      	adds	r3, #4

08000628 <LoopCopyDataInit>:
 8000628:	18c4      	adds	r4, r0, r3
 800062a:	428c      	cmp	r4, r1
 800062c:	d3f9      	bcc.n	8000622 <CopyDataInit>
 800062e:	4a0a      	ldr	r2, [pc, #40]	; (8000658 <LoopForever+0x12>)
 8000630:	4c0a      	ldr	r4, [pc, #40]	; (800065c <LoopForever+0x16>)
 8000632:	2300      	movs	r3, #0
 8000634:	e001      	b.n	800063a <LoopFillZerobss>

08000636 <FillZerobss>:
 8000636:	6013      	str	r3, [r2, #0]
 8000638:	3204      	adds	r2, #4

0800063a <LoopFillZerobss>:
 800063a:	42a2      	cmp	r2, r4
 800063c:	d3fb      	bcc.n	8000636 <FillZerobss>
 800063e:	f000 fd53 	bl	80010e8 <__libc_init_array>
 8000642:	f7ff fd75 	bl	8000130 <main>

08000646 <LoopForever>:
 8000646:	e7fe      	b.n	8000646 <LoopForever>
 8000648:	20008000 	.word	0x20008000
 800064c:	20000000 	.word	0x20000000
 8000650:	20000004 	.word	0x20000004
 8000654:	08001184 	.word	0x08001184
 8000658:	20000004 	.word	0x20000004
 800065c:	20000070 	.word	0x20000070

08000660 <ADC_COMP_IRQHandler>:
 8000660:	e7fe      	b.n	8000660 <ADC_COMP_IRQHandler>
	...

08000664 <GPIO_ClockControl>:
 *      Author: danim
 */

#include "gpio.h"
/*********GPIO clock control***************/
void GPIO_ClockControl(GPIO_RegStruct_t *pGPIO, uint8_t EnableDisable){
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	000a      	movs	r2, r1
 800066e:	1cfb      	adds	r3, r7, #3
 8000670:	701a      	strb	r2, [r3, #0]

	if (EnableDisable == ENABLE) {
 8000672:	1cfb      	adds	r3, r7, #3
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d148      	bne.n	800070c <GPIO_ClockControl+0xa8>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	2390      	movs	r3, #144	; 0x90
 800067e:	05db      	lsls	r3, r3, #23
 8000680:	429a      	cmp	r2, r3
 8000682:	d107      	bne.n	8000694 <GPIO_ClockControl+0x30>
			GPIOA_EnableClock();
 8000684:	4b44      	ldr	r3, [pc, #272]	; (8000798 <GPIO_ClockControl+0x134>)
 8000686:	695a      	ldr	r2, [r3, #20]
 8000688:	4b43      	ldr	r3, [pc, #268]	; (8000798 <GPIO_ClockControl+0x134>)
 800068a:	2180      	movs	r1, #128	; 0x80
 800068c:	0289      	lsls	r1, r1, #10
 800068e:	430a      	orrs	r2, r1
 8000690:	615a      	str	r2, [r3, #20]
		}
		else if (pGPIO==GPIOF){
			GPIOF_DisableClock();
		}
	}
}
 8000692:	e07d      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a41      	ldr	r2, [pc, #260]	; (800079c <GPIO_ClockControl+0x138>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d107      	bne.n	80006ac <GPIO_ClockControl+0x48>
			GPIOB_EnableClock();
 800069c:	4b3e      	ldr	r3, [pc, #248]	; (8000798 <GPIO_ClockControl+0x134>)
 800069e:	695a      	ldr	r2, [r3, #20]
 80006a0:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <GPIO_ClockControl+0x134>)
 80006a2:	2180      	movs	r1, #128	; 0x80
 80006a4:	02c9      	lsls	r1, r1, #11
 80006a6:	430a      	orrs	r2, r1
 80006a8:	615a      	str	r2, [r3, #20]
}
 80006aa:	e071      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a3c      	ldr	r2, [pc, #240]	; (80007a0 <GPIO_ClockControl+0x13c>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d107      	bne.n	80006c4 <GPIO_ClockControl+0x60>
			GPIOC_EnableClock();
 80006b4:	4b38      	ldr	r3, [pc, #224]	; (8000798 <GPIO_ClockControl+0x134>)
 80006b6:	695a      	ldr	r2, [r3, #20]
 80006b8:	4b37      	ldr	r3, [pc, #220]	; (8000798 <GPIO_ClockControl+0x134>)
 80006ba:	2180      	movs	r1, #128	; 0x80
 80006bc:	0309      	lsls	r1, r1, #12
 80006be:	430a      	orrs	r2, r1
 80006c0:	615a      	str	r2, [r3, #20]
}
 80006c2:	e065      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a37      	ldr	r2, [pc, #220]	; (80007a4 <GPIO_ClockControl+0x140>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d107      	bne.n	80006dc <GPIO_ClockControl+0x78>
			GPIOD_EnableClock();
 80006cc:	4b32      	ldr	r3, [pc, #200]	; (8000798 <GPIO_ClockControl+0x134>)
 80006ce:	695a      	ldr	r2, [r3, #20]
 80006d0:	4b31      	ldr	r3, [pc, #196]	; (8000798 <GPIO_ClockControl+0x134>)
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	0349      	lsls	r1, r1, #13
 80006d6:	430a      	orrs	r2, r1
 80006d8:	615a      	str	r2, [r3, #20]
}
 80006da:	e059      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a32      	ldr	r2, [pc, #200]	; (80007a8 <GPIO_ClockControl+0x144>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d107      	bne.n	80006f4 <GPIO_ClockControl+0x90>
			GPIOE_EnableClock();
 80006e4:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <GPIO_ClockControl+0x134>)
 80006e6:	695a      	ldr	r2, [r3, #20]
 80006e8:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <GPIO_ClockControl+0x134>)
 80006ea:	2180      	movs	r1, #128	; 0x80
 80006ec:	0389      	lsls	r1, r1, #14
 80006ee:	430a      	orrs	r2, r1
 80006f0:	615a      	str	r2, [r3, #20]
}
 80006f2:	e04d      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a2d      	ldr	r2, [pc, #180]	; (80007ac <GPIO_ClockControl+0x148>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d149      	bne.n	8000790 <GPIO_ClockControl+0x12c>
			GPIOF_EnableClock();
 80006fc:	4b26      	ldr	r3, [pc, #152]	; (8000798 <GPIO_ClockControl+0x134>)
 80006fe:	695a      	ldr	r2, [r3, #20]
 8000700:	4b25      	ldr	r3, [pc, #148]	; (8000798 <GPIO_ClockControl+0x134>)
 8000702:	2180      	movs	r1, #128	; 0x80
 8000704:	03c9      	lsls	r1, r1, #15
 8000706:	430a      	orrs	r2, r1
 8000708:	615a      	str	r2, [r3, #20]
}
 800070a:	e041      	b.n	8000790 <GPIO_ClockControl+0x12c>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	2390      	movs	r3, #144	; 0x90
 8000710:	05db      	lsls	r3, r3, #23
 8000712:	429a      	cmp	r2, r3
 8000714:	d106      	bne.n	8000724 <GPIO_ClockControl+0xc0>
			GPIOA_DisableClock();
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <GPIO_ClockControl+0x134>)
 8000718:	695a      	ldr	r2, [r3, #20]
 800071a:	4b1f      	ldr	r3, [pc, #124]	; (8000798 <GPIO_ClockControl+0x134>)
 800071c:	4924      	ldr	r1, [pc, #144]	; (80007b0 <GPIO_ClockControl+0x14c>)
 800071e:	400a      	ands	r2, r1
 8000720:	615a      	str	r2, [r3, #20]
}
 8000722:	e035      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a1d      	ldr	r2, [pc, #116]	; (800079c <GPIO_ClockControl+0x138>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d106      	bne.n	800073a <GPIO_ClockControl+0xd6>
			GPIOB_DisableClock();
 800072c:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <GPIO_ClockControl+0x134>)
 800072e:	695a      	ldr	r2, [r3, #20]
 8000730:	4b19      	ldr	r3, [pc, #100]	; (8000798 <GPIO_ClockControl+0x134>)
 8000732:	4920      	ldr	r1, [pc, #128]	; (80007b4 <GPIO_ClockControl+0x150>)
 8000734:	400a      	ands	r2, r1
 8000736:	615a      	str	r2, [r3, #20]
}
 8000738:	e02a      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a18      	ldr	r2, [pc, #96]	; (80007a0 <GPIO_ClockControl+0x13c>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d106      	bne.n	8000750 <GPIO_ClockControl+0xec>
			GPIOC_DisableClock();
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <GPIO_ClockControl+0x134>)
 8000744:	695a      	ldr	r2, [r3, #20]
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <GPIO_ClockControl+0x134>)
 8000748:	491b      	ldr	r1, [pc, #108]	; (80007b8 <GPIO_ClockControl+0x154>)
 800074a:	400a      	ands	r2, r1
 800074c:	615a      	str	r2, [r3, #20]
}
 800074e:	e01f      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a14      	ldr	r2, [pc, #80]	; (80007a4 <GPIO_ClockControl+0x140>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d106      	bne.n	8000766 <GPIO_ClockControl+0x102>
			GPIOD_DisableClock();
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <GPIO_ClockControl+0x134>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <GPIO_ClockControl+0x134>)
 800075e:	4917      	ldr	r1, [pc, #92]	; (80007bc <GPIO_ClockControl+0x158>)
 8000760:	400a      	ands	r2, r1
 8000762:	615a      	str	r2, [r3, #20]
}
 8000764:	e014      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4a0f      	ldr	r2, [pc, #60]	; (80007a8 <GPIO_ClockControl+0x144>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d106      	bne.n	800077c <GPIO_ClockControl+0x118>
			GPIOE_DisableClock();
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <GPIO_ClockControl+0x134>)
 8000770:	695a      	ldr	r2, [r3, #20]
 8000772:	4b09      	ldr	r3, [pc, #36]	; (8000798 <GPIO_ClockControl+0x134>)
 8000774:	4912      	ldr	r1, [pc, #72]	; (80007c0 <GPIO_ClockControl+0x15c>)
 8000776:	400a      	ands	r2, r1
 8000778:	615a      	str	r2, [r3, #20]
}
 800077a:	e009      	b.n	8000790 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a0b      	ldr	r2, [pc, #44]	; (80007ac <GPIO_ClockControl+0x148>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d105      	bne.n	8000790 <GPIO_ClockControl+0x12c>
			GPIOF_DisableClock();
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <GPIO_ClockControl+0x134>)
 8000786:	695a      	ldr	r2, [r3, #20]
 8000788:	4b03      	ldr	r3, [pc, #12]	; (8000798 <GPIO_ClockControl+0x134>)
 800078a:	490e      	ldr	r1, [pc, #56]	; (80007c4 <GPIO_ClockControl+0x160>)
 800078c:	400a      	ands	r2, r1
 800078e:	615a      	str	r2, [r3, #20]
}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	b002      	add	sp, #8
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40021000 	.word	0x40021000
 800079c:	48000400 	.word	0x48000400
 80007a0:	48000800 	.word	0x48000800
 80007a4:	48000c00 	.word	0x48000c00
 80007a8:	48001000 	.word	0x48001000
 80007ac:	48001400 	.word	0x48001400
 80007b0:	fffdffff 	.word	0xfffdffff
 80007b4:	fffbffff 	.word	0xfffbffff
 80007b8:	fff7ffff 	.word	0xfff7ffff
 80007bc:	ffefffff 	.word	0xffefffff
 80007c0:	ffdfffff 	.word	0xffdfffff
 80007c4:	ffbfffff 	.word	0xffbfffff

080007c8 <GPIO_PinInit>:
/*********GPIO pin initialization*************/
void GPIO_PinInit(GPIO_PinHandle_t *GPIO_PinHandle){
 80007c8:	b5b0      	push	{r4, r5, r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	//local variables used for temporary values in operations
	uint8_t temp1;
	uint8_t temp2;

	//enable GPIO port clock
	GPIO_ClockControl(GPIO_PinHandle->pGPIO,ENABLE);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2101      	movs	r1, #1
 80007d6:	0018      	movs	r0, r3
 80007d8:	f7ff ff44 	bl	8000664 <GPIO_ClockControl>

	//configure MODE: if not interrupt, mode is input/output/analog/alternate function
	if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)<=GPIO_ANA){
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	795b      	ldrb	r3, [r3, #5]
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d81f      	bhi.n	8000824 <GPIO_PinInit+0x5c>
		// first,reset the 2 bits related to pin.ex:pin number 1 is for MODER bits 2 and 3. 3<<2*pin is 3<<2 aka 1100b.so MODER&=(~1100)=x..x00xx
		GPIO_PinHandle->pGPIO->MODER &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber))); //I guess I can use 3 instead of 0x3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	791b      	ldrb	r3, [r3, #4]
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	2103      	movs	r1, #3
 80007f2:	4099      	lsls	r1, r3
 80007f4:	000b      	movs	r3, r1
 80007f6:	43db      	mvns	r3, r3
 80007f8:	0019      	movs	r1, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	400a      	ands	r2, r1
 8000800:	601a      	str	r2, [r3, #0]
		//now set
		GPIO_PinHandle->pGPIO->MODER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	795b      	ldrb	r3, [r3, #5]
 800080c:	0019      	movs	r1, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	791b      	ldrb	r3, [r3, #4]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4099      	lsls	r1, r3
 8000816:	000b      	movs	r3, r1
 8000818:	0019      	movs	r1, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	430a      	orrs	r2, r1
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	e0af      	b.n	8000984 <GPIO_PinInit+0x1bc>
	}
	else{ //interrupts
		//Configure the edge trigger (EXTI FTSR and RTSR). EXTI line "y" is for pins "y"; example, EXTI15 is for GPIOA15..GPIOF15
		if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALL_TRIG){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	795b      	ldrb	r3, [r3, #5]
 8000828:	2b04      	cmp	r3, #4
 800082a:	d117      	bne.n	800085c <GPIO_PinInit+0x94>
			//set falling edge trigger
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800082c:	4ba5      	ldr	r3, [pc, #660]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 800082e:	68da      	ldr	r2, [r3, #12]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	791b      	ldrb	r3, [r3, #4]
 8000834:	0019      	movs	r1, r3
 8000836:	2301      	movs	r3, #1
 8000838:	408b      	lsls	r3, r1
 800083a:	0019      	movs	r1, r3
 800083c:	4ba1      	ldr	r3, [pc, #644]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 800083e:	430a      	orrs	r2, r1
 8000840:	60da      	str	r2, [r3, #12]
			//clear rising edge trigger!
			EXTI->RTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000842:	4ba0      	ldr	r3, [pc, #640]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000844:	689a      	ldr	r2, [r3, #8]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	791b      	ldrb	r3, [r3, #4]
 800084a:	0019      	movs	r1, r3
 800084c:	2301      	movs	r3, #1
 800084e:	408b      	lsls	r3, r1
 8000850:	43db      	mvns	r3, r3
 8000852:	0019      	movs	r1, r3
 8000854:	4b9b      	ldr	r3, [pc, #620]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000856:	400a      	ands	r2, r1
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	e035      	b.n	80008c8 <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_RISE_TRIG){
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	795b      	ldrb	r3, [r3, #5]
 8000860:	2b05      	cmp	r3, #5
 8000862:	d117      	bne.n	8000894 <GPIO_PinInit+0xcc>
			//set rising edge trigger
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000864:	4b97      	ldr	r3, [pc, #604]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000866:	689a      	ldr	r2, [r3, #8]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	791b      	ldrb	r3, [r3, #4]
 800086c:	0019      	movs	r1, r3
 800086e:	2301      	movs	r3, #1
 8000870:	408b      	lsls	r3, r1
 8000872:	0019      	movs	r1, r3
 8000874:	4b93      	ldr	r3, [pc, #588]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000876:	430a      	orrs	r2, r1
 8000878:	609a      	str	r2, [r3, #8]
			//clear falling edge trigger!
			EXTI->FTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800087a:	4b92      	ldr	r3, [pc, #584]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 800087c:	68da      	ldr	r2, [r3, #12]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	791b      	ldrb	r3, [r3, #4]
 8000882:	0019      	movs	r1, r3
 8000884:	2301      	movs	r3, #1
 8000886:	408b      	lsls	r3, r1
 8000888:	43db      	mvns	r3, r3
 800088a:	0019      	movs	r1, r3
 800088c:	4b8d      	ldr	r3, [pc, #564]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 800088e:	400a      	ands	r2, r1
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	e019      	b.n	80008c8 <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALLRISE_TRIG){
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	795b      	ldrb	r3, [r3, #5]
 8000898:	2b06      	cmp	r3, #6
 800089a:	d115      	bne.n	80008c8 <GPIO_PinInit+0x100>
			//set both falling and rising edge triggers
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800089c:	4b89      	ldr	r3, [pc, #548]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 800089e:	68da      	ldr	r2, [r3, #12]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	791b      	ldrb	r3, [r3, #4]
 80008a4:	0019      	movs	r1, r3
 80008a6:	2301      	movs	r3, #1
 80008a8:	408b      	lsls	r3, r1
 80008aa:	0019      	movs	r1, r3
 80008ac:	4b85      	ldr	r3, [pc, #532]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 80008ae:	430a      	orrs	r2, r1
 80008b0:	60da      	str	r2, [r3, #12]
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008b2:	4b84      	ldr	r3, [pc, #528]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 80008b4:	689a      	ldr	r2, [r3, #8]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	791b      	ldrb	r3, [r3, #4]
 80008ba:	0019      	movs	r1, r3
 80008bc:	2301      	movs	r3, #1
 80008be:	408b      	lsls	r3, r1
 80008c0:	0019      	movs	r1, r3
 80008c2:	4b80      	ldr	r3, [pc, #512]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 80008c4:	430a      	orrs	r2, r1
 80008c6:	609a      	str	r2, [r3, #8]
		}

		//EXTICR: select the GPIO for the interruption on corresponding EXTI line through EXTICR registers (every allows just one, so it's a decision)
		//EXTICR0:for GPIO pins 0-3. Blocks of 4 bits to select A-F.EXTICR1: for GPIO pins 4-7. Blocks of 4 bits to select A-F. And so on
		//if GPIOD10-->EXTICR3 (block1,that is,from bit4) because EXTICR1 is for pins 0-3, CR2 pins 4-7 and so on. GPIOD--> 010
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber/4; //to know which EXTICR
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	791a      	ldrb	r2, [r3, #4]
 80008cc:	200f      	movs	r0, #15
 80008ce:	183b      	adds	r3, r7, r0
 80008d0:	0892      	lsrs	r2, r2, #2
 80008d2:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber%4;//to know the block within EXTICR
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	791a      	ldrb	r2, [r3, #4]
 80008d8:	230e      	movs	r3, #14
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	2103      	movs	r1, #3
 80008de:	400a      	ands	r2, r1
 80008e0:	701a      	strb	r2, [r3, #0]
		//enable SYSCFG clock and configure the correspondingEXTICR
		SYSCFG_EnableClock();
 80008e2:	4b79      	ldr	r3, [pc, #484]	; (8000ac8 <GPIO_PinInit+0x300>)
 80008e4:	699a      	ldr	r2, [r3, #24]
 80008e6:	4b78      	ldr	r3, [pc, #480]	; (8000ac8 <GPIO_PinInit+0x300>)
 80008e8:	2101      	movs	r1, #1
 80008ea:	430a      	orrs	r2, r1
 80008ec:	619a      	str	r2, [r3, #24]
		SYSCFG->EXTICR[temp1] |= ((GPIO_PORT_TO_NUMBER(GPIO_PinHandle->pGPIO))<< (4*temp2) );
 80008ee:	4a77      	ldr	r2, [pc, #476]	; (8000acc <GPIO_PinInit+0x304>)
 80008f0:	183b      	adds	r3, r7, r0
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	3302      	adds	r3, #2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	589a      	ldr	r2, [r3, r2]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6819      	ldr	r1, [r3, #0]
 80008fe:	2390      	movs	r3, #144	; 0x90
 8000900:	05db      	lsls	r3, r3, #23
 8000902:	4299      	cmp	r1, r3
 8000904:	d024      	beq.n	8000950 <GPIO_PinInit+0x188>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4971      	ldr	r1, [pc, #452]	; (8000ad0 <GPIO_PinInit+0x308>)
 800090c:	428b      	cmp	r3, r1
 800090e:	d01d      	beq.n	800094c <GPIO_PinInit+0x184>
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	496f      	ldr	r1, [pc, #444]	; (8000ad4 <GPIO_PinInit+0x30c>)
 8000916:	428b      	cmp	r3, r1
 8000918:	d016      	beq.n	8000948 <GPIO_PinInit+0x180>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	496e      	ldr	r1, [pc, #440]	; (8000ad8 <GPIO_PinInit+0x310>)
 8000920:	428b      	cmp	r3, r1
 8000922:	d00f      	beq.n	8000944 <GPIO_PinInit+0x17c>
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	496c      	ldr	r1, [pc, #432]	; (8000adc <GPIO_PinInit+0x314>)
 800092a:	428b      	cmp	r3, r1
 800092c:	d008      	beq.n	8000940 <GPIO_PinInit+0x178>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	496b      	ldr	r1, [pc, #428]	; (8000ae0 <GPIO_PinInit+0x318>)
 8000934:	428b      	cmp	r3, r1
 8000936:	d101      	bne.n	800093c <GPIO_PinInit+0x174>
 8000938:	2305      	movs	r3, #5
 800093a:	e00a      	b.n	8000952 <GPIO_PinInit+0x18a>
 800093c:	2300      	movs	r3, #0
 800093e:	e008      	b.n	8000952 <GPIO_PinInit+0x18a>
 8000940:	2304      	movs	r3, #4
 8000942:	e006      	b.n	8000952 <GPIO_PinInit+0x18a>
 8000944:	2303      	movs	r3, #3
 8000946:	e004      	b.n	8000952 <GPIO_PinInit+0x18a>
 8000948:	2302      	movs	r3, #2
 800094a:	e002      	b.n	8000952 <GPIO_PinInit+0x18a>
 800094c:	2301      	movs	r3, #1
 800094e:	e000      	b.n	8000952 <GPIO_PinInit+0x18a>
 8000950:	2300      	movs	r3, #0
 8000952:	210e      	movs	r1, #14
 8000954:	1879      	adds	r1, r7, r1
 8000956:	7809      	ldrb	r1, [r1, #0]
 8000958:	0089      	lsls	r1, r1, #2
 800095a:	408b      	lsls	r3, r1
 800095c:	0018      	movs	r0, r3
 800095e:	495b      	ldr	r1, [pc, #364]	; (8000acc <GPIO_PinInit+0x304>)
 8000960:	230f      	movs	r3, #15
 8000962:	18fb      	adds	r3, r7, r3
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	4302      	orrs	r2, r0
 8000968:	3302      	adds	r3, #2
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	505a      	str	r2, [r3, r1]

		//ENABLE EXTI interrupt by means of interrupt mask register
		EXTI->IMR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800096e:	4b55      	ldr	r3, [pc, #340]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	791b      	ldrb	r3, [r3, #4]
 8000976:	0019      	movs	r1, r3
 8000978:	2301      	movs	r3, #1
 800097a:	408b      	lsls	r3, r1
 800097c:	0019      	movs	r1, r3
 800097e:	4b51      	ldr	r3, [pc, #324]	; (8000ac4 <GPIO_PinInit+0x2fc>)
 8000980:	430a      	orrs	r2, r1
 8000982:	601a      	str	r2, [r3, #0]
		/*Check specific functions for the configuration on processor side: NVIC (nested vector interrupt controller)*/
	}

	//OUTPUT TYPE. TBD:don't do if !=output mode?
	// first,reset the related bit
	GPIO_PinHandle->pGPIO->OTYPER &= (~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	685a      	ldr	r2, [r3, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	791b      	ldrb	r3, [r3, #4]
 800098e:	0019      	movs	r1, r3
 8000990:	2301      	movs	r3, #1
 8000992:	408b      	lsls	r3, r1
 8000994:	43db      	mvns	r3, r3
 8000996:	0019      	movs	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	400a      	ands	r2, r1
 800099e:	605a      	str	r2, [r3, #4]
	//now set
	GPIO_PinHandle->pGPIO->OTYPER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutType<<(GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	685a      	ldr	r2, [r3, #4]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	799b      	ldrb	r3, [r3, #6]
 80009aa:	0019      	movs	r1, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	791b      	ldrb	r3, [r3, #4]
 80009b0:	4099      	lsls	r1, r3
 80009b2:	000b      	movs	r3, r1
 80009b4:	0019      	movs	r1, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	430a      	orrs	r2, r1
 80009bc:	605a      	str	r2, [r3, #4]

	//OUTPUT SPEED. TBD:don't do if !=output mode?
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->OSPEEDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	791b      	ldrb	r3, [r3, #4]
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	2103      	movs	r1, #3
 80009cc:	4099      	lsls	r1, r3
 80009ce:	000b      	movs	r3, r1
 80009d0:	43db      	mvns	r3, r3
 80009d2:	0019      	movs	r1, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	400a      	ands	r2, r1
 80009da:	609a      	str	r2, [r3, #8]
	//now set
	GPIO_PinHandle->pGPIO->OSPEEDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutSpeed<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	689a      	ldr	r2, [r3, #8]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	79db      	ldrb	r3, [r3, #7]
 80009e6:	0019      	movs	r1, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	791b      	ldrb	r3, [r3, #4]
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	4099      	lsls	r1, r3
 80009f0:	000b      	movs	r3, r1
 80009f2:	0019      	movs	r1, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	430a      	orrs	r2, r1
 80009fa:	609a      	str	r2, [r3, #8]

	//PULL UP/DOWN
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->PUPDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	68da      	ldr	r2, [r3, #12]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	791b      	ldrb	r3, [r3, #4]
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	2103      	movs	r1, #3
 8000a0a:	4099      	lsls	r1, r3
 8000a0c:	000b      	movs	r3, r1
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	0019      	movs	r1, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	400a      	ands	r2, r1
 8000a18:	60da      	str	r2, [r3, #12]
	//now set
	GPIO_PinHandle->pGPIO->PUPDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinPullUpDown<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	68da      	ldr	r2, [r3, #12]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	7a1b      	ldrb	r3, [r3, #8]
 8000a24:	0019      	movs	r1, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	791b      	ldrb	r3, [r3, #4]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	4099      	lsls	r1, r3
 8000a2e:	000b      	movs	r3, r1
 8000a30:	0019      	movs	r1, r3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	430a      	orrs	r2, r1
 8000a38:	60da      	str	r2, [r3, #12]

	//ALTERNATE FUNCTION
	if (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_ALTFUN){
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	795b      	ldrb	r3, [r3, #5]
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d13b      	bne.n	8000aba <GPIO_PinInit+0x2f2>
		//as there are 2 registers, low is for pins 0-7 and high for 8-15.in our struct,AFR[2].We need to know where to actuate
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber / 8 ; //ex: pin 7-->reg 0,byte=7(last);pin12 --> reg1, byte=4
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	791a      	ldrb	r2, [r3, #4]
 8000a46:	240f      	movs	r4, #15
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	08d2      	lsrs	r2, r2, #3
 8000a4c:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	791a      	ldrb	r2, [r3, #4]
 8000a52:	250e      	movs	r5, #14
 8000a54:	197b      	adds	r3, r7, r5
 8000a56:	2107      	movs	r1, #7
 8000a58:	400a      	ands	r2, r1
 8000a5a:	701a      	strb	r2, [r3, #0]
		// first,reset the related bits. in this case, 4. ~1111 is ~0x0F
		GPIO_PinHandle->pGPIO->AFR[temp1] &= (~(0xF<<(4*temp2)));
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	193a      	adds	r2, r7, r4
 8000a62:	7812      	ldrb	r2, [r2, #0]
 8000a64:	3208      	adds	r2, #8
 8000a66:	0092      	lsls	r2, r2, #2
 8000a68:	58d1      	ldr	r1, [r2, r3]
 8000a6a:	197b      	adds	r3, r7, r5
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	220f      	movs	r2, #15
 8000a72:	409a      	lsls	r2, r3
 8000a74:	0013      	movs	r3, r2
 8000a76:	43db      	mvns	r3, r3
 8000a78:	0018      	movs	r0, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	193a      	adds	r2, r7, r4
 8000a80:	7812      	ldrb	r2, [r2, #0]
 8000a82:	4001      	ands	r1, r0
 8000a84:	3208      	adds	r2, #8
 8000a86:	0092      	lsls	r2, r2, #2
 8000a88:	50d1      	str	r1, [r2, r3]
		//now set
		GPIO_PinHandle->pGPIO->AFR[temp1] |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinAlterFunc<<(4*temp2));
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	193a      	adds	r2, r7, r4
 8000a90:	7812      	ldrb	r2, [r2, #0]
 8000a92:	3208      	adds	r2, #8
 8000a94:	0092      	lsls	r2, r2, #2
 8000a96:	58d1      	ldr	r1, [r2, r3]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	7a5b      	ldrb	r3, [r3, #9]
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	197b      	adds	r3, r7, r5
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	409a      	lsls	r2, r3
 8000aa6:	0013      	movs	r3, r2
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	193a      	adds	r2, r7, r4
 8000ab0:	7812      	ldrb	r2, [r2, #0]
 8000ab2:	4301      	orrs	r1, r0
 8000ab4:	3208      	adds	r2, #8
 8000ab6:	0092      	lsls	r2, r2, #2
 8000ab8:	50d1      	str	r1, [r2, r3]
	}
}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	b004      	add	sp, #16
 8000ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	40010400 	.word	0x40010400
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	40010000 	.word	0x40010000
 8000ad0:	48000400 	.word	0x48000400
 8000ad4:	48000800 	.word	0x48000800
 8000ad8:	48000c00 	.word	0x48000c00
 8000adc:	48001000 	.word	0x48001000
 8000ae0:	48001400 	.word	0x48001400

08000ae4 <GPIO_WritePin>:
uint16_t GPIO_ReadPort(GPIO_RegStruct_t *pGPIO){
	return (uint16_t)pGPIO->IDR;
}

/**************************Write to output (pin or port)************************/
void GPIO_WritePin(GPIO_RegStruct_t *pGPIO, uint8_t pin, uint8_t output){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	0008      	movs	r0, r1
 8000aee:	0011      	movs	r1, r2
 8000af0:	1cfb      	adds	r3, r7, #3
 8000af2:	1c02      	adds	r2, r0, #0
 8000af4:	701a      	strb	r2, [r3, #0]
 8000af6:	1cbb      	adds	r3, r7, #2
 8000af8:	1c0a      	adds	r2, r1, #0
 8000afa:	701a      	strb	r2, [r3, #0]
	//do not do first clear the related bit and then set.we don't want to modify the output
	//I prefer to do an if statement than using intermediate variables to clear and set
	if (output==1){
 8000afc:	1cbb      	adds	r3, r7, #2
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d10a      	bne.n	8000b1a <GPIO_WritePin+0x36>
		pGPIO->ODR |= (1<<pin);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	695b      	ldr	r3, [r3, #20]
 8000b08:	1cfa      	adds	r2, r7, #3
 8000b0a:	7812      	ldrb	r2, [r2, #0]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	4091      	lsls	r1, r2
 8000b10:	000a      	movs	r2, r1
 8000b12:	431a      	orrs	r2, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	615a      	str	r2, [r3, #20]
	}
	else { //0
		pGPIO->ODR &= (~(1<<pin));
	}

}
 8000b18:	e00a      	b.n	8000b30 <GPIO_WritePin+0x4c>
		pGPIO->ODR &= (~(1<<pin));
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	695b      	ldr	r3, [r3, #20]
 8000b1e:	1cfa      	adds	r2, r7, #3
 8000b20:	7812      	ldrb	r2, [r2, #0]
 8000b22:	2101      	movs	r1, #1
 8000b24:	4091      	lsls	r1, r2
 8000b26:	000a      	movs	r2, r1
 8000b28:	43d2      	mvns	r2, r2
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	615a      	str	r2, [r3, #20]
}
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b002      	add	sp, #8
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <GPIO_IRQ_EnableDisable>:
	pGPIO->ODR ^= (1<<pin); //^ is XOR. 1^0=0;0^1=1;1^1=0;0^0=0. So x^1 = !x
}

/*************************NVIC functions for IRQ*****************************************/
/*Enable or disable an IRQ*/
void GPIO_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	0002      	movs	r2, r0
 8000b40:	1dfb      	adds	r3, r7, #7
 8000b42:	701a      	strb	r2, [r3, #0]
 8000b44:	1dbb      	adds	r3, r7, #6
 8000b46:	1c0a      	adds	r2, r1, #0
 8000b48:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000b4a:	1dbb      	adds	r3, r7, #6
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d10b      	bne.n	8000b6a <GPIO_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000b52:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <GPIO_IRQ_EnableDisable+0x50>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	4099      	lsls	r1, r3
 8000b5e:	000b      	movs	r3, r1
 8000b60:	0019      	movs	r1, r3
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <GPIO_IRQ_EnableDisable+0x50>)
 8000b64:	430a      	orrs	r2, r1
 8000b66:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}

}
 8000b68:	e00a      	b.n	8000b80 <GPIO_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <GPIO_IRQ_EnableDisable+0x54>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2101      	movs	r1, #1
 8000b74:	4099      	lsls	r1, r3
 8000b76:	000b      	movs	r3, r1
 8000b78:	0019      	movs	r1, r3
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <GPIO_IRQ_EnableDisable+0x54>)
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	601a      	str	r2, [r3, #0]
}
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	b002      	add	sp, #8
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000e180 	.word	0xe000e180

08000b90 <GPIO_IRQ_Handling>:
	//Clear the block and set. Better if I use intermediate variables instead of modifying many times the IPR
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}
void GPIO_IRQ_Handling(uint8_t pin){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	0002      	movs	r2, r0
 8000b98:	1dfb      	adds	r3, r7, #7
 8000b9a:	701a      	strb	r2, [r3, #0]
	/*ISRs (handlers) are actually application specific and implement/override(weak) handlers defined in startup*/
	/*GPIO_IRQ_Handling will be called inside the ISR handler.*/
	//Clear the pending register of the EXTI(interrupt handling depends upon the peripheral).PR of processor is automatically cleared (I think)
	if ((EXTI->PR) & (1<<pin)){ //if PR[pin]==1
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <GPIO_IRQ_Handling+0x3c>)
 8000b9e:	695b      	ldr	r3, [r3, #20]
 8000ba0:	1dfa      	adds	r2, r7, #7
 8000ba2:	7812      	ldrb	r2, [r2, #0]
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	4091      	lsls	r1, r2
 8000ba8:	000a      	movs	r2, r1
 8000baa:	4013      	ands	r3, r2
 8000bac:	d00a      	beq.n	8000bc4 <GPIO_IRQ_Handling+0x34>
		(EXTI->PR) |= (1<<pin); //write 1 to clear the pending register
 8000bae:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <GPIO_IRQ_Handling+0x3c>)
 8000bb0:	695a      	ldr	r2, [r3, #20]
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	4099      	lsls	r1, r3
 8000bba:	000b      	movs	r3, r1
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <GPIO_IRQ_Handling+0x3c>)
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	615a      	str	r2, [r3, #20]
	}

}
 8000bc4:	46c0      	nop			; (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	b002      	add	sp, #8
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40010400 	.word	0x40010400

08000bd0 <SPI_ClockControl>:
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle);

/*Enable or disable SPI peripheral clock*/
void SPI_ClockControl(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	000a      	movs	r2, r1
 8000bda:	1cfb      	adds	r3, r7, #3
 8000bdc:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE) {
 8000bde:	1cfb      	adds	r3, r7, #3
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d119      	bne.n	8000c1a <SPI_ClockControl+0x4a>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a19      	ldr	r2, [pc, #100]	; (8000c50 <SPI_ClockControl+0x80>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d107      	bne.n	8000c00 <SPI_ClockControl+0x30>
			SPI1_I2S1_EnableClock();
 8000bf0:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <SPI_ClockControl+0x84>)
 8000bf2:	699a      	ldr	r2, [r3, #24]
 8000bf4:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <SPI_ClockControl+0x84>)
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	0149      	lsls	r1, r1, #5
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	619a      	str	r2, [r3, #24]
		}
		else if (pSPIhandle->pSPI == SPI2){
			SPI2_DisableClock();
		}
	}
}
 8000bfe:	e023      	b.n	8000c48 <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <SPI_ClockControl+0x88>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d11e      	bne.n	8000c48 <SPI_ClockControl+0x78>
			SPI2_EnableClock();
 8000c0a:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c0c:	69da      	ldr	r2, [r3, #28]
 8000c0e:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	01c9      	lsls	r1, r1, #7
 8000c14:	430a      	orrs	r2, r1
 8000c16:	61da      	str	r2, [r3, #28]
}
 8000c18:	e016      	b.n	8000c48 <SPI_ClockControl+0x78>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a0c      	ldr	r2, [pc, #48]	; (8000c50 <SPI_ClockControl+0x80>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d106      	bne.n	8000c32 <SPI_ClockControl+0x62>
			SPI1_I2S1_DisableClock();
 8000c24:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c26:	699a      	ldr	r2, [r3, #24]
 8000c28:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c2a:	490c      	ldr	r1, [pc, #48]	; (8000c5c <SPI_ClockControl+0x8c>)
 8000c2c:	400a      	ands	r2, r1
 8000c2e:	619a      	str	r2, [r3, #24]
}
 8000c30:	e00a      	b.n	8000c48 <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a08      	ldr	r2, [pc, #32]	; (8000c58 <SPI_ClockControl+0x88>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d105      	bne.n	8000c48 <SPI_ClockControl+0x78>
			SPI2_DisableClock();
 8000c3c:	4b05      	ldr	r3, [pc, #20]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c3e:	69da      	ldr	r2, [r3, #28]
 8000c40:	4b04      	ldr	r3, [pc, #16]	; (8000c54 <SPI_ClockControl+0x84>)
 8000c42:	4907      	ldr	r1, [pc, #28]	; (8000c60 <SPI_ClockControl+0x90>)
 8000c44:	400a      	ands	r2, r1
 8000c46:	61da      	str	r2, [r3, #28]
}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b002      	add	sp, #8
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40013000 	.word	0x40013000
 8000c54:	40021000 	.word	0x40021000
 8000c58:	40003800 	.word	0x40003800
 8000c5c:	ffffefff 	.word	0xffffefff
 8000c60:	ffffbfff 	.word	0xffffbfff

08000c64 <SPI_Init>:

/*SPI initialization, which does not mean to enable SPI (which is done through SPI_EnableDisable) */
void SPI_Init(SPI_Handle_t *pSPIhandle){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]

	SPI_ClockControl(pSPIhandle,ENABLE); //enable SPI peripheral clock
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2101      	movs	r1, #1
 8000c70:	0018      	movs	r0, r3
 8000c72:	f7ff ffad 	bl	8000bd0 <SPI_ClockControl>
	/*Configure CR1*/
	//first,CR1 can be reset completely as it is not related to other parts (it might be reset with memset in the app,too)
	pSPIhandle->pSPI->SPI_CR1 = 0;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]

	//master/slave
	pSPIhandle->pSPI->SPI_CR1 |= ((pSPIhandle->SPI_Config.SPI_Mode)<<SPI_CR1_MSTR); //bit MSTR set
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	791b      	ldrb	r3, [r3, #4]
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	0019      	movs	r1, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	430a      	orrs	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]

	//mode: full duplex/half duplex/simplex.Bits:BIDIMODE (full/half)+BIDIOE (output enabled)+RXONLY(1 if BIDIOE disabled)
	if (pSPIhandle->SPI_Config.SPI_Mode == SPI_FULLDUPLEX){
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	791b      	ldrb	r3, [r3, #4]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d108      	bne.n	8000cae <SPI_Init+0x4a>
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE); //not necessary to set 0 because SPI_CR1 had been initialized to 0,but makes code clearer
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	493f      	ldr	r1, [pc, #252]	; (8000da4 <SPI_Init+0x140>)
 8000ca8:	400a      	ands	r2, r1
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	e02a      	b.n	8000d04 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_HALFDUPLEX){
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	791b      	ldrb	r3, [r3, #4]
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d109      	bne.n	8000cca <SPI_Init+0x66>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_BIDIMODE);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2180      	movs	r1, #128	; 0x80
 8000cc2:	0209      	lsls	r1, r1, #8
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	e01c      	b.n	8000d04 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_CR1_RXONLY){
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	791b      	ldrb	r3, [r3, #4]
 8000cce:	2b0a      	cmp	r3, #10
 8000cd0:	d118      	bne.n	8000d04 <SPI_Init+0xa0>
		//acc to datasheet, Keep BIDIMODE bit clear when receive only mode is active.
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4931      	ldr	r1, [pc, #196]	; (8000da4 <SPI_Init+0x140>)
 8000cde:	400a      	ands	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIOE);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	492e      	ldr	r1, [pc, #184]	; (8000da8 <SPI_Init+0x144>)
 8000cee:	400a      	ands	r2, r1
 8000cf0:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_RXONLY);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	00c9      	lsls	r1, r1, #3
 8000d00:	430a      	orrs	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]
	}
	//simplex TX is actually full duplex

	//Phase
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Phase<<SPI_CR1_CPHA);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	7a9b      	ldrb	r3, [r3, #10]
 8000d0e:	0019      	movs	r1, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	430a      	orrs	r2, r1
 8000d16:	601a      	str	r2, [r3, #0]

	//Polarity
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Pol<<SPI_CR1_CPOL);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7a5b      	ldrb	r3, [r3, #9]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	0019      	movs	r1, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	601a      	str	r2, [r3, #0]

	//software slave management
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_SWslave<<SPI_CR1_SSM);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7a1b      	ldrb	r3, [r3, #8]
 8000d38:	025b      	lsls	r3, r3, #9
 8000d3a:	0019      	movs	r1, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	430a      	orrs	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]

	//Speed (baudrate)
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Speed<<SPI_CR1_BR);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	795b      	ldrb	r3, [r3, #5]
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0019      	movs	r1, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	430a      	orrs	r2, r1
 8000d58:	601a      	str	r2, [r3, #0]

	/*CR2. Not reset the whole CR2 to 0 as its bits can be modified from other parts of the code (enable interrupts)*/
	//Size --> this is in CR2!! First reset the data size (bits8-11) and then set it
	pSPIhandle->pSPI->SPI_CR2 &= (~(15<<SPI_CR2_DS)); //I had put pSPIhandle->pSPI->SPI_CR2 &= (~(7<<SPI_CR2_DS)). Why 7?
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4911      	ldr	r1, [pc, #68]	; (8000dac <SPI_Init+0x148>)
 8000d66:	400a      	ands	r2, r1
 8000d68:	605a      	str	r2, [r3, #4]
	pSPIhandle->pSPI->SPI_CR2 |= (pSPIhandle->SPI_Config.SPI_DataSize <<SPI_CR2_DS);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	79db      	ldrb	r3, [r3, #7]
 8000d74:	021b      	lsls	r3, r3, #8
 8000d76:	0019      	movs	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	605a      	str	r2, [r3, #4]

	//to avoid data packing, set FIFO threshold reception to 1/4 (8-bit). Read data packing section
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	79db      	ldrb	r3, [r3, #7]
 8000d84:	2b07      	cmp	r3, #7
 8000d86:	d108      	bne.n	8000d9a <SPI_Init+0x136>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_FRXTH);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2180      	movs	r1, #128	; 0x80
 8000d94:	0149      	lsls	r1, r1, #5
 8000d96:	430a      	orrs	r2, r1
 8000d98:	605a      	str	r2, [r3, #4]
	}
}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	ffff7fff 	.word	0xffff7fff
 8000da8:	ffffbfff 	.word	0xffffbfff
 8000dac:	fffff0ff 	.word	0xfffff0ff

08000db0 <SPI_EnableDisable>:

/*SPI control: enable/disable --> bit 6 CR1 */
void SPI_EnableDisable(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	000a      	movs	r2, r1
 8000dba:	1cfb      	adds	r3, r7, #3
 8000dbc:	701a      	strb	r2, [r3, #0]
	//instead of reset and set bit 6, I prefer to directly set the value
	if (EnableDisable == ENABLE){
 8000dbe:	1cfb      	adds	r3, r7, #3
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d108      	bne.n	8000dd8 <SPI_EnableDisable+0x28>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_SPE);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2140      	movs	r1, #64	; 0x40
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
	}
}
 8000dd6:	e007      	b.n	8000de8 <SPI_EnableDisable+0x38>
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2140      	movs	r1, #64	; 0x40
 8000de4:	438a      	bics	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b002      	add	sp, #8
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <SPI_SSOE>:
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SSI));
	}
}

/*SSOE: SS output enable*/
void SPI_SSOE(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	000a      	movs	r2, r1
 8000dfa:	1cfb      	adds	r3, r7, #3
 8000dfc:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE){
 8000dfe:	1cfb      	adds	r3, r7, #3
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d108      	bne.n	8000e18 <SPI_SSOE+0x28>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_SSOE);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2104      	movs	r1, #4
 8000e12:	430a      	orrs	r2, r1
 8000e14:	605a      	str	r2, [r3, #4]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
	}
}
 8000e16:	e007      	b.n	8000e28 <SPI_SSOE+0x38>
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2104      	movs	r1, #4
 8000e24:	438a      	bics	r2, r1
 8000e26:	605a      	str	r2, [r3, #4]
}
 8000e28:	46c0      	nop			; (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <SPI_IRQ_EnableDisable>:

}


/*IRQ Configuration and ISR handling*/
void SPI_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	0002      	movs	r2, r0
 8000e38:	1dfb      	adds	r3, r7, #7
 8000e3a:	701a      	strb	r2, [r3, #0]
 8000e3c:	1dbb      	adds	r3, r7, #6
 8000e3e:	1c0a      	adds	r2, r1, #0
 8000e40:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000e42:	1dbb      	adds	r3, r7, #6
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d10b      	bne.n	8000e62 <SPI_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <SPI_IRQ_EnableDisable+0x50>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2101      	movs	r1, #1
 8000e54:	4099      	lsls	r1, r3
 8000e56:	000b      	movs	r3, r1
 8000e58:	0019      	movs	r1, r3
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <SPI_IRQ_EnableDisable+0x50>)
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}
}
 8000e60:	e00a      	b.n	8000e78 <SPI_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000e62:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <SPI_IRQ_EnableDisable+0x54>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	4099      	lsls	r1, r3
 8000e6e:	000b      	movs	r3, r1
 8000e70:	0019      	movs	r1, r3
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <SPI_IRQ_EnableDisable+0x54>)
 8000e74:	430a      	orrs	r2, r1
 8000e76:	601a      	str	r2, [r3, #0]
}
 8000e78:	46c0      	nop			; (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b002      	add	sp, #8
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	e000e100 	.word	0xe000e100
 8000e84:	e000e180 	.word	0xe000e180

08000e88 <SPI_IRQ_Handling>:
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}

void SPI_IRQ_Handling(SPI_Handle_t *pSPIhandle){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
	//to handle the possible interrupts related to SPI:TXE,RXNE,MODF,OVR,FRE,CRCERR
	//Call the handler related to the interrupt if register is true as long as it is enabled
	//TXE TX empty (enable control:TXEIE).if set, TX buffer empty so it can be loaded.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_TXEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_TXE)) ){ //could use SPI_GetFlagStatus
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d009      	beq.n	8000eb0 <SPI_IRQ_Handling+0x28>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d003      	beq.n	8000eb0 <SPI_IRQ_Handling+0x28>
		SPI_TXE_handler(pSPIhandle);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 f824 	bl	8000ef8 <SPI_TXE_handler>
	}

	//RXNE RX not empty (enable control:RXNEIE). if set, RX not empty so it has data to be read.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_RXNEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_RXNE)) ){ //could use SPI_GetFlagStatus
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2240      	movs	r2, #64	; 0x40
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d009      	beq.n	8000ed0 <SPI_IRQ_Handling+0x48>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d003      	beq.n	8000ed0 <SPI_IRQ_Handling+0x48>
		SPI_RXNE_handler(pSPIhandle);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f000 f85d 	bl	8000f8a <SPI_RXNE_handler>
	MODF bit is set when the SS pin goes high during transmission.*/
	//To be implemented if someday I use multimaster

	/*OVR. Overrun. (enable control:ERRIE)occurs when data is received by a master or slave and the RXFIFO has not enough space to store
	 this received data.*/
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_ERRIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_OVR)) ){ //could use SPI_GetFlagStatus
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	4013      	ands	r3, r2
 8000eda:	d009      	beq.n	8000ef0 <SPI_IRQ_Handling+0x68>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	2240      	movs	r2, #64	; 0x40
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	d003      	beq.n	8000ef0 <SPI_IRQ_Handling+0x68>
		SPI_OVR_handler(pSPIhandle);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 f898 	bl	8001020 <SPI_OVR_handler>
	//FRE. TI frame format error.
	//To be implemented when I use TI mode (it seems that TI and Motorola modes are related to SSPFSSOUT output, which many devices don't use).

	//CRCERR
	//To be implemented
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b002      	add	sp, #8
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <SPI_TXE_handler>:

/*interrupt handlers*/
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
	/*When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master.*/
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	79db      	ldrb	r3, [r3, #7]
 8000f04:	2b07      	cmp	r3, #7
 8000f06:	d111      	bne.n	8000f2c <SPI_TXE_handler+0x34>
		/*this sends 2 bytes <--pSPIhandle->pSPI->SPI_DR = *(pSPIhandle->SPI_Comm.TX_buffer);*/
		//data packing happens. it transmits 16-bit unless we cast into uint8_t
		*((uint8_t*)&pSPIhandle->pSPI->SPI_DR) = *(pSPIhandle->SPI_Comm.TX_buffer);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	330c      	adds	r3, #12
 8000f12:	7812      	ldrb	r2, [r2, #0]
 8000f14:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.TX_buffer++;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	1c5a      	adds	r2, r3, #1
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length--;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	1e5a      	subs	r2, r3, #1
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	e013      	b.n	8000f54 <SPI_TXE_handler+0x5c>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	79db      	ldrb	r3, [r3, #7]
 8000f30:	2b0f      	cmp	r3, #15
 8000f32:	d10f      	bne.n	8000f54 <SPI_TXE_handler+0x5c>
		//TX_buffer is defined as 8-bit.additional treatment is necessary
		pSPIhandle->pSPI->SPI_DR = *((uint16_t*)(pSPIhandle->SPI_Comm.TX_buffer));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	881a      	ldrh	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	60da      	str	r2, [r3, #12]
		pSPIhandle->SPI_Comm.TX_buffer+=2;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	1c9a      	adds	r2, r3, #2
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length-=2;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	1e9a      	subs	r2, r3, #2
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	60da      	str	r2, [r3, #12]
	}
	//(I don't use else because DS allows more lengths)

	//Close transmission when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.TX_length == 0){
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d112      	bne.n	8000f82 <SPI_TXE_handler+0x8a>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_TXEIE)); //disable the TX interrupt.It will be enabled by SPI_Send in the next sending
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2180      	movs	r1, #128	; 0x80
 8000f68:	438a      	bics	r2, r1
 8000f6a:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.TX_buffer = NULL; //null pointer
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_state = SPI_READY; //important for loops in main!
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	751a      	strb	r2, [r3, #20]
		SPI_App_Callback(pSPIhandle,SPI_TX_FINISHED); //Inform the main application
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f000 f8a8 	bl	80010d2 <SPI_App_Callback>
	}
}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b002      	add	sp, #8
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <SPI_RXNE_handler>:

static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle){
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	79db      	ldrb	r3, [r3, #7]
 8000f96:	2b07      	cmp	r3, #7
 8000f98:	d111      	bne.n	8000fbe <SPI_RXNE_handler+0x34>
		*(pSPIhandle->SPI_Comm.RX_buffer) = ((uint8_t)pSPIhandle->pSPI->SPI_DR) ;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68da      	ldr	r2, [r3, #12]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer++;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	1c5a      	adds	r2, r3, #1
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length--;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	1e5a      	subs	r2, r3, #1
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	619a      	str	r2, [r3, #24]
 8000fbc:	e014      	b.n	8000fe8 <SPI_RXNE_handler+0x5e>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	79db      	ldrb	r3, [r3, #7]
 8000fc2:	2b0f      	cmp	r3, #15
 8000fc4:	d110      	bne.n	8000fe8 <SPI_RXNE_handler+0x5e>
		//RX_buffer is defined as 8-bit.additional treatment is necessary
		*((uint16_t*)pSPIhandle->SPI_Comm.RX_buffer) = ((uint16_t)pSPIhandle->pSPI->SPI_DR) ;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	b292      	uxth	r2, r2
 8000fd2:	801a      	strh	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer+=2;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	69db      	ldr	r3, [r3, #28]
 8000fd8:	1c9a      	adds	r2, r3, #2
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length-=2;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	1e9a      	subs	r2, r3, #2
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	619a      	str	r2, [r3, #24]
	}
	//(I don't use else because DS allows more lengths)

	//Close reception when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.RX_length == 0){
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d113      	bne.n	8001018 <SPI_RXNE_handler+0x8e>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_RXNEIE)); //disable the RX interrupt.It will be enabled by SPI_Receive in the next sending
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2140      	movs	r1, #64	; 0x40
 8000ffc:	438a      	bics	r2, r1
 8000ffe:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.RX_buffer = NULL; //null pointer
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_state = SPI_READY; //important for loops in main!
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2220      	movs	r2, #32
 800100a:	2100      	movs	r1, #0
 800100c:	5499      	strb	r1, [r3, r2]
		SPI_App_Callback(pSPIhandle,SPI_RX_FINISHED); //Inform the main application
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2102      	movs	r1, #2
 8001012:	0018      	movs	r0, r3
 8001014:	f000 f85d 	bl	80010d2 <SPI_App_Callback>
	}
}
 8001018:	46c0      	nop			; (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	b002      	add	sp, #8
 800101e:	bd80      	pop	{r7, pc}

08001020 <SPI_OVR_handler>:

static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle){
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	//Clearing OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register
	//if the error happens during transmission,as this error is related to RXFIFO,we won't clear it here. If so, the app will do it
	if (pSPIhandle->SPI_Comm.TX_state != SPI_DURING_TX){ //clear
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7d1b      	ldrb	r3, [r3, #20]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d007      	beq.n	8001040 <SPI_OVR_handler+0x20>
		uint32_t reading; //maybe with uint8_t enough to read DR and SR?
		reading = pSPIhandle->pSPI->SPI_DR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	60fb      	str	r3, [r7, #12]
		reading = pSPIhandle->pSPI->SPI_SR;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	60fb      	str	r3, [r7, #12]
	}
	//inform the main application
	SPI_App_Callback(pSPIhandle,SPI_OVR_EVENT);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2103      	movs	r1, #3
 8001044:	0018      	movs	r0, r3
 8001046:	f000 f844 	bl	80010d2 <SPI_App_Callback>
}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	b004      	add	sp, #16
 8001050:	bd80      	pop	{r7, pc}

08001052 <SPI_Send>:

/*Send or read data (through interrupts, not polling). Master always starts communication */
void SPI_Send(SPI_Handle_t *pSPIhandle, uint8_t *pTXbuffer, uint32_t length){
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	60f8      	str	r0, [r7, #12]
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
	//set TX state as busy (SPI_DURING_TX) and configure the transmission
	if (pSPIhandle->SPI_Comm.TX_state != SPI_DURING_TX){
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	7d1b      	ldrb	r3, [r3, #20]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d010      	beq.n	8001088 <SPI_Send+0x36>
		pSPIhandle->SPI_Comm.TX_state = SPI_DURING_TX;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2201      	movs	r2, #1
 800106a:	751a      	strb	r2, [r3, #20]
		pSPIhandle->SPI_Comm.TX_buffer = pTXbuffer;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length = length;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	60da      	str	r2, [r3, #12]
		pSPIhandle->pSPI->SPI_CR2 |= (1 << SPI_CR2_TXEIE);//enable the TX interrupt to start transmission
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	430a      	orrs	r2, r1
 8001086:	605a      	str	r2, [r3, #4]
	}
}
 8001088:	46c0      	nop			; (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	b004      	add	sp, #16
 800108e:	bd80      	pop	{r7, pc}

08001090 <SPI_Read>:
void SPI_Read(SPI_Handle_t *pSPIhandle, volatile uint8_t *pRXbuffer, uint32_t length){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
	//set RX state as busy (SPI_DURING_RX) and configure the reading process (DR fetches from RX buffer).
	if (pSPIhandle->SPI_Comm.RX_state != SPI_DURING_RX){
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2220      	movs	r2, #32
 80010a0:	5c9b      	ldrb	r3, [r3, r2]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d011      	beq.n	80010ca <SPI_Read+0x3a>
		pSPIhandle->SPI_Comm.RX_state = SPI_DURING_RX;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2220      	movs	r2, #32
 80010aa:	2101      	movs	r1, #1
 80010ac:	5499      	strb	r1, [r3, r2]
		pSPIhandle->SPI_Comm.RX_buffer = pRXbuffer;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length = length;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	619a      	str	r2, [r3, #24]
		pSPIhandle->pSPI->SPI_CR2 |= (1 << SPI_CR2_RXNEIE);//enable the RX interrupt to start reception
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2140      	movs	r1, #64	; 0x40
 80010c6:	430a      	orrs	r2, r1
 80010c8:	605a      	str	r2, [r3, #4]
	}
}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b004      	add	sp, #16
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <SPI_App_Callback>:

/*Callback to application */
__attribute__((weak)) void SPI_App_Callback(SPI_Handle_t *pSPIhandle,uint8_t Event){
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	000a      	movs	r2, r1
 80010dc:	1cfb      	adds	r3, r7, #3
 80010de:	701a      	strb	r2, [r3, #0]
	//This function will be implemented in every particular application. Thus, the weak attribute
}
 80010e0:	46c0      	nop			; (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b002      	add	sp, #8
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <__libc_init_array>:
 80010e8:	b570      	push	{r4, r5, r6, lr}
 80010ea:	2600      	movs	r6, #0
 80010ec:	4d0c      	ldr	r5, [pc, #48]	; (8001120 <__libc_init_array+0x38>)
 80010ee:	4c0d      	ldr	r4, [pc, #52]	; (8001124 <__libc_init_array+0x3c>)
 80010f0:	1b64      	subs	r4, r4, r5
 80010f2:	10a4      	asrs	r4, r4, #2
 80010f4:	42a6      	cmp	r6, r4
 80010f6:	d109      	bne.n	800110c <__libc_init_array+0x24>
 80010f8:	2600      	movs	r6, #0
 80010fa:	f000 f821 	bl	8001140 <_init>
 80010fe:	4d0a      	ldr	r5, [pc, #40]	; (8001128 <__libc_init_array+0x40>)
 8001100:	4c0a      	ldr	r4, [pc, #40]	; (800112c <__libc_init_array+0x44>)
 8001102:	1b64      	subs	r4, r4, r5
 8001104:	10a4      	asrs	r4, r4, #2
 8001106:	42a6      	cmp	r6, r4
 8001108:	d105      	bne.n	8001116 <__libc_init_array+0x2e>
 800110a:	bd70      	pop	{r4, r5, r6, pc}
 800110c:	00b3      	lsls	r3, r6, #2
 800110e:	58eb      	ldr	r3, [r5, r3]
 8001110:	4798      	blx	r3
 8001112:	3601      	adds	r6, #1
 8001114:	e7ee      	b.n	80010f4 <__libc_init_array+0xc>
 8001116:	00b3      	lsls	r3, r6, #2
 8001118:	58eb      	ldr	r3, [r5, r3]
 800111a:	4798      	blx	r3
 800111c:	3601      	adds	r6, #1
 800111e:	e7f2      	b.n	8001106 <__libc_init_array+0x1e>
 8001120:	0800117c 	.word	0x0800117c
 8001124:	0800117c 	.word	0x0800117c
 8001128:	0800117c 	.word	0x0800117c
 800112c:	08001180 	.word	0x08001180

08001130 <memset>:
 8001130:	0003      	movs	r3, r0
 8001132:	1882      	adds	r2, r0, r2
 8001134:	4293      	cmp	r3, r2
 8001136:	d100      	bne.n	800113a <memset+0xa>
 8001138:	4770      	bx	lr
 800113a:	7019      	strb	r1, [r3, #0]
 800113c:	3301      	adds	r3, #1
 800113e:	e7f9      	b.n	8001134 <memset+0x4>

08001140 <_init>:
 8001140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001146:	bc08      	pop	{r3}
 8001148:	469e      	mov	lr, r3
 800114a:	4770      	bx	lr

0800114c <_fini>:
 800114c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001152:	bc08      	pop	{r3}
 8001154:	469e      	mov	lr, r3
 8001156:	4770      	bx	lr
