
IMU_Kalman.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00001280  00001314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001280  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000fb  00800110  00800110  00001324  2**0
                  ALLOC
  3 .debug_aranges 00000758  00000000  00000000  00001324  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000012c2  00000000  00000000  00001a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000084b5  00000000  00000000  00002d3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001b23  00000000  00000000  0000b1f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00004842  00000000  00000000  0000cd16  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000d70  00000000  00000000  00011558  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000219c  00000000  00000000  000122c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000468e  00000000  00000000  00014464  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000006e0  00000000  00000000  00018af2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
}
       0:	0c 94 65 00 	jmp	0xca	; 0xca <__ctors_end>
}

void SPIClass::setDataMode(uint8_t mode)
{
  SPCR = (SPCR & ~SPI_MODE_MASK) | mode;
}
       4:	0c 94 4c 07 	jmp	0xe98	; 0xe98 <__vector_1>
 * Description:	Constructor for GyroKalman object
 */
GyroKalman::GyroKalman(void) {

	return;
} // end of GyroKalman()
       8:	0c 94 79 07 	jmp	0xef2	; 0xef2 <__vector_2>
	offsetz = 0;						// initialize to zero.  offset for z-axis reading
	magx_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
	magy_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
	magz_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
	return;
}
       c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
 * Arguments:	none
 * Description:	returns identity of the MPU6000
 */
byte MPU6000::GetIdentity(void) {
	return identity;
}
      10:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
#endif
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
      14:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
	timer0_millis = m;
	timer0_overflow_count++;
}

unsigned long millis()
{
      18:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      1c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      20:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      24:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      28:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      2c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      30:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      34:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      38:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      3c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      40:	0c 94 b5 07 	jmp	0xf6a	; 0xf6a <__vector_16>
      44:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      48:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      4c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      50:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      54:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      58:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      5c:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>
      60:	0c 94 6e 01 	jmp	0x2dc	; 0x2dc <__vector_24>
      64:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__bad_interrupt>

00000068 <port_to_mode_PGM>:
      68:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

00000072 <port_to_output_PGM>:
      72:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000007c <port_to_input_PGM>:
      7c:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

00000086 <digital_pin_to_port_PGM>:
      86:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      96:	03 03 03 03                                         ....

0000009a <digital_pin_to_bit_mask_PGM>:
      9a:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      aa:	04 08 10 20                                         ... 

000000ae <digital_pin_to_timer_PGM>:
      ae:	00 00 00 07 00 02 01 00 00 03 04 06 00 00 00 00     ................
      be:	00 00 00 00                                         ....

000000c2 <__ctors_start>:
      c2:	57 03       	mulsu	r21, r23
      c4:	2a 04       	cpc	r2, r10
      c6:	2b 04       	cpc	r2, r11
      c8:	7e 05       	cpc	r23, r14

000000ca <__ctors_end>:
      ca:	11 24       	eor	r1, r1
      cc:	1f be       	out	0x3f, r1	; 63
      ce:	cf ef       	ldi	r28, 0xFF	; 255
      d0:	d8 e0       	ldi	r29, 0x08	; 8
      d2:	de bf       	out	0x3e, r29	; 62
      d4:	cd bf       	out	0x3d, r28	; 61

000000d6 <__do_copy_data>:
      d6:	11 e0       	ldi	r17, 0x01	; 1
      d8:	a0 e0       	ldi	r26, 0x00	; 0
      da:	b1 e0       	ldi	r27, 0x01	; 1
      dc:	e0 e8       	ldi	r30, 0x80	; 128
      de:	f2 e1       	ldi	r31, 0x12	; 18
      e0:	02 c0       	rjmp	.+4      	; 0xe6 <.do_copy_data_start>

000000e2 <.do_copy_data_loop>:
      e2:	05 90       	lpm	r0, Z+
      e4:	0d 92       	st	X+, r0

000000e6 <.do_copy_data_start>:
      e6:	a0 31       	cpi	r26, 0x10	; 16
      e8:	b1 07       	cpc	r27, r17
      ea:	d9 f7       	brne	.-10     	; 0xe2 <.do_copy_data_loop>

000000ec <__do_clear_bss>:
      ec:	12 e0       	ldi	r17, 0x02	; 2
      ee:	a0 e1       	ldi	r26, 0x10	; 16
      f0:	b1 e0       	ldi	r27, 0x01	; 1
      f2:	01 c0       	rjmp	.+2      	; 0xf6 <.do_clear_bss_start>

000000f4 <.do_clear_bss_loop>:
      f4:	1d 92       	st	X+, r1

000000f6 <.do_clear_bss_start>:
      f6:	ab 30       	cpi	r26, 0x0B	; 11
      f8:	b1 07       	cpc	r27, r17
      fa:	e1 f7       	brne	.-8      	; 0xf4 <.do_clear_bss_loop>

000000fc <__do_global_ctors>:
      fc:	10 e0       	ldi	r17, 0x00	; 0
      fe:	ca ec       	ldi	r28, 0xCA	; 202
     100:	d0 e0       	ldi	r29, 0x00	; 0
     102:	04 c0       	rjmp	.+8      	; 0x10c <.do_global_ctors_start>

00000104 <.do_global_ctors_loop>:
     104:	22 97       	sbiw	r28, 0x02	; 2
     106:	fe 01       	movw	r30, r28
     108:	0e 94 3a 09 	call	0x1274	; 0x1274 <__tablejump__>

0000010c <.do_global_ctors_start>:
     10c:	c2 3c       	cpi	r28, 0xC2	; 194
     10e:	d1 07       	cpc	r29, r17
     110:	c9 f7       	brne	.-14     	; 0x104 <.do_global_ctors_loop>
     112:	0e 94 a6 07 	call	0xf4c	; 0xf4c <main>
     116:	0c 94 3e 09 	jmp	0x127c	; 0x127c <_exit>

0000011a <__bad_interrupt>:
     11a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000011e <twi_setAddress>:
 * Output   none
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
     11e:	88 0f       	add	r24, r24
     120:	80 93 ba 00 	sts	0x00BA, r24
}
     124:	08 95       	ret

00000126 <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
     126:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     128:	41 32       	cpi	r20, 0x21	; 33
     12a:	10 f0       	brcs	.+4      	; 0x130 <twi_readFrom+0xa>
     12c:	40 e0       	ldi	r20, 0x00	; 0
     12e:	42 c0       	rjmp	.+132    	; 0x1b4 <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
     130:	80 91 10 01 	lds	r24, 0x0110
     134:	88 23       	and	r24, r24
     136:	e1 f7       	brne	.-8      	; 0x130 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
     138:	91 e0       	ldi	r25, 0x01	; 1
     13a:	90 93 10 01 	sts	0x0110, r25
  twi_sendStop = sendStop;
     13e:	20 93 12 01 	sts	0x0112, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     142:	8f ef       	ldi	r24, 0xFF	; 255
     144:	80 93 7d 01 	sts	0x017D, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     148:	10 92 38 01 	sts	0x0138, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
     14c:	41 50       	subi	r20, 0x01	; 1
     14e:	40 93 39 01 	sts	0x0139, r20
     152:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
     154:	90 93 11 01 	sts	0x0111, r25
  twi_slarw |= address << 1;
     158:	80 91 11 01 	lds	r24, 0x0111
     15c:	33 0f       	add	r19, r19
     15e:	83 2b       	or	r24, r19
     160:	80 93 11 01 	sts	0x0111, r24

  if (true == twi_inRepStart) {
     164:	80 91 13 01 	lds	r24, 0x0113
     168:	81 30       	cpi	r24, 0x01	; 1
     16a:	41 f4       	brne	.+16     	; 0x17c <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     16c:	10 92 13 01 	sts	0x0113, r1
    TWDR = twi_slarw;
     170:	80 91 11 01 	lds	r24, 0x0111
     174:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     178:	85 ec       	ldi	r24, 0xC5	; 197
     17a:	01 c0       	rjmp	.+2      	; 0x17e <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
     17c:	85 ee       	ldi	r24, 0xE5	; 229
     17e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
     182:	80 91 10 01 	lds	r24, 0x0110
     186:	81 30       	cpi	r24, 0x01	; 1
     188:	e1 f3       	breq	.-8      	; 0x182 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
     18a:	80 91 38 01 	lds	r24, 0x0138
     18e:	84 17       	cp	r24, r20
     190:	10 f4       	brcc	.+4      	; 0x196 <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
     192:	40 91 38 01 	lds	r20, 0x0138
     196:	20 e0       	ldi	r18, 0x00	; 0
     198:	30 e0       	ldi	r19, 0x00	; 0
     19a:	0a c0       	rjmp	.+20     	; 0x1b0 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
     19c:	fb 01       	movw	r30, r22
     19e:	e2 0f       	add	r30, r18
     1a0:	f3 1f       	adc	r31, r19
     1a2:	d9 01       	movw	r26, r18
     1a4:	a8 5e       	subi	r26, 0xE8	; 232
     1a6:	be 4f       	sbci	r27, 0xFE	; 254
     1a8:	8c 91       	ld	r24, X
     1aa:	80 83       	st	Z, r24
     1ac:	2f 5f       	subi	r18, 0xFF	; 255
     1ae:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
     1b0:	24 17       	cp	r18, r20
     1b2:	a0 f3       	brcs	.-24     	; 0x19c <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
     1b4:	84 2f       	mov	r24, r20
     1b6:	08 95       	ret

000001b8 <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
     1b8:	0f 93       	push	r16
     1ba:	1f 93       	push	r17
     1bc:	58 2f       	mov	r21, r24
     1be:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     1c0:	41 32       	cpi	r20, 0x21	; 33
     1c2:	10 f0       	brcs	.+4      	; 0x1c8 <twi_writeTo+0x10>
     1c4:	81 e0       	ldi	r24, 0x01	; 1
     1c6:	4a c0       	rjmp	.+148    	; 0x25c <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
     1c8:	80 91 10 01 	lds	r24, 0x0110
     1cc:	88 23       	and	r24, r24
     1ce:	e1 f7       	brne	.-8      	; 0x1c8 <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
     1d0:	82 e0       	ldi	r24, 0x02	; 2
     1d2:	80 93 10 01 	sts	0x0110, r24
  twi_sendStop = sendStop;
     1d6:	00 93 12 01 	sts	0x0112, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     1da:	8f ef       	ldi	r24, 0xFF	; 255
     1dc:	80 93 7d 01 	sts	0x017D, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     1e0:	10 92 38 01 	sts	0x0138, r1
  twi_masterBufferLength = length;
     1e4:	40 93 39 01 	sts	0x0139, r20
     1e8:	a8 e1       	ldi	r26, 0x18	; 24
     1ea:	b1 e0       	ldi	r27, 0x01	; 1
     1ec:	fb 01       	movw	r30, r22
     1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
     1f0:	81 91       	ld	r24, Z+
     1f2:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
     1f4:	8e 2f       	mov	r24, r30
     1f6:	86 1b       	sub	r24, r22
     1f8:	84 17       	cp	r24, r20
     1fa:	d0 f3       	brcs	.-12     	; 0x1f0 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
     1fc:	10 92 11 01 	sts	0x0111, r1
  twi_slarw |= address << 1;
     200:	80 91 11 01 	lds	r24, 0x0111
     204:	55 0f       	add	r21, r21
     206:	85 2b       	or	r24, r21
     208:	80 93 11 01 	sts	0x0111, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
     20c:	80 91 13 01 	lds	r24, 0x0113
     210:	81 30       	cpi	r24, 0x01	; 1
     212:	41 f4       	brne	.+16     	; 0x224 <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     214:	10 92 13 01 	sts	0x0113, r1
    TWDR = twi_slarw;				
     218:	80 91 11 01 	lds	r24, 0x0111
     21c:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     220:	85 ec       	ldi	r24, 0xC5	; 197
     222:	01 c0       	rjmp	.+2      	; 0x226 <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
     224:	85 ee       	ldi	r24, 0xE5	; 229
     226:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
     22a:	11 23       	and	r17, r17
     22c:	21 f0       	breq	.+8      	; 0x236 <twi_writeTo+0x7e>
     22e:	80 91 10 01 	lds	r24, 0x0110
     232:	82 30       	cpi	r24, 0x02	; 2
     234:	e1 f3       	breq	.-8      	; 0x22e <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
     236:	80 91 7d 01 	lds	r24, 0x017D
     23a:	8f 3f       	cpi	r24, 0xFF	; 255
     23c:	11 f4       	brne	.+4      	; 0x242 <twi_writeTo+0x8a>
     23e:	80 e0       	ldi	r24, 0x00	; 0
     240:	0d c0       	rjmp	.+26     	; 0x25c <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
     242:	80 91 7d 01 	lds	r24, 0x017D
     246:	80 32       	cpi	r24, 0x20	; 32
     248:	11 f4       	brne	.+4      	; 0x24e <twi_writeTo+0x96>
     24a:	82 e0       	ldi	r24, 0x02	; 2
     24c:	07 c0       	rjmp	.+14     	; 0x25c <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
     24e:	80 91 7d 01 	lds	r24, 0x017D
     252:	80 33       	cpi	r24, 0x30	; 48
     254:	11 f0       	breq	.+4      	; 0x25a <twi_writeTo+0xa2>
     256:	84 e0       	ldi	r24, 0x04	; 4
     258:	01 c0       	rjmp	.+2      	; 0x25c <twi_writeTo+0xa4>
     25a:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
     25c:	1f 91       	pop	r17
     25e:	0f 91       	pop	r16
     260:	08 95       	ret

00000262 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
     262:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     264:	61 32       	cpi	r22, 0x21	; 33
     266:	10 f0       	brcs	.+4      	; 0x26c <twi_transmit+0xa>
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
     26c:	80 91 10 01 	lds	r24, 0x0110
     270:	84 30       	cpi	r24, 0x04	; 4
     272:	11 f0       	breq	.+4      	; 0x278 <twi_transmit+0x16>
     274:	82 e0       	ldi	r24, 0x02	; 2
     276:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
     278:	60 93 5b 01 	sts	0x015B, r22
     27c:	aa e3       	ldi	r26, 0x3A	; 58
     27e:	b1 e0       	ldi	r27, 0x01	; 1
     280:	84 2f       	mov	r24, r20
     282:	9c 01       	movw	r18, r24
     284:	f9 01       	movw	r30, r18
     286:	02 c0       	rjmp	.+4      	; 0x28c <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
     288:	81 91       	ld	r24, Z+
     28a:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
     28c:	8e 2f       	mov	r24, r30
     28e:	84 1b       	sub	r24, r20
     290:	86 17       	cp	r24, r22
     292:	d0 f3       	brcs	.-12     	; 0x288 <twi_transmit+0x26>
     294:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
     296:	08 95       	ret

00000298 <twi_attachSlaveRxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
  twi_onSlaveReceive = function;
     298:	90 93 17 01 	sts	0x0117, r25
     29c:	80 93 16 01 	sts	0x0116, r24
}
     2a0:	08 95       	ret

000002a2 <twi_attachSlaveTxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveTxEvent( void (*function)(void) )
{
  twi_onSlaveTransmit = function;
     2a2:	90 93 15 01 	sts	0x0115, r25
     2a6:	80 93 14 01 	sts	0x0114, r24
}
     2aa:	08 95       	ret

000002ac <twi_reply>:
 * Output   none
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
     2ac:	88 23       	and	r24, r24
     2ae:	11 f0       	breq	.+4      	; 0x2b4 <twi_reply+0x8>
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     2b0:	85 ec       	ldi	r24, 0xC5	; 197
     2b2:	01 c0       	rjmp	.+2      	; 0x2b6 <twi_reply+0xa>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     2b4:	85 e8       	ldi	r24, 0x85	; 133
     2b6:	80 93 bc 00 	sts	0x00BC, r24
     2ba:	08 95       	ret

000002bc <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     2bc:	85 ed       	ldi	r24, 0xD5	; 213
     2be:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     2c2:	80 91 bc 00 	lds	r24, 0x00BC
     2c6:	84 fd       	sbrc	r24, 4
     2c8:	fc cf       	rjmp	.-8      	; 0x2c2 <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     2ca:	10 92 10 01 	sts	0x0110, r1
}
     2ce:	08 95       	ret

000002d0 <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     2d0:	85 ec       	ldi	r24, 0xC5	; 197
     2d2:	80 93 bc 00 	sts	0x00BC, r24

  // update twi state
  twi_state = TWI_READY;
     2d6:	10 92 10 01 	sts	0x0110, r1
}
     2da:	08 95       	ret

000002dc <__vector_24>:

SIGNAL(TWI_vect)
{
     2dc:	1f 92       	push	r1
     2de:	0f 92       	push	r0
     2e0:	0f b6       	in	r0, 0x3f	; 63
     2e2:	0f 92       	push	r0
     2e4:	11 24       	eor	r1, r1
     2e6:	2f 93       	push	r18
     2e8:	3f 93       	push	r19
     2ea:	4f 93       	push	r20
     2ec:	5f 93       	push	r21
     2ee:	6f 93       	push	r22
     2f0:	7f 93       	push	r23
     2f2:	8f 93       	push	r24
     2f4:	9f 93       	push	r25
     2f6:	af 93       	push	r26
     2f8:	bf 93       	push	r27
     2fa:	ef 93       	push	r30
     2fc:	ff 93       	push	r31
  switch(TW_STATUS){
     2fe:	80 91 b9 00 	lds	r24, 0x00B9
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	88 7f       	andi	r24, 0xF8	; 248
     306:	90 70       	andi	r25, 0x00	; 0
     308:	80 36       	cpi	r24, 0x60	; 96
     30a:	91 05       	cpc	r25, r1
     30c:	09 f4       	brne	.+2      	; 0x310 <__vector_24+0x34>
     30e:	f2 c0       	rjmp	.+484    	; 0x4f4 <__vector_24+0x218>
     310:	81 36       	cpi	r24, 0x61	; 97
     312:	91 05       	cpc	r25, r1
     314:	cc f5       	brge	.+114    	; 0x388 <__vector_24+0xac>
     316:	88 32       	cpi	r24, 0x28	; 40
     318:	91 05       	cpc	r25, r1
     31a:	09 f4       	brne	.+2      	; 0x31e <__vector_24+0x42>
     31c:	7b c0       	rjmp	.+246    	; 0x414 <__vector_24+0x138>
     31e:	89 32       	cpi	r24, 0x29	; 41
     320:	91 05       	cpc	r25, r1
     322:	b4 f4       	brge	.+44     	; 0x350 <__vector_24+0x74>
     324:	80 31       	cpi	r24, 0x10	; 16
     326:	91 05       	cpc	r25, r1
     328:	09 f4       	brne	.+2      	; 0x32c <__vector_24+0x50>
     32a:	6f c0       	rjmp	.+222    	; 0x40a <__vector_24+0x12e>
     32c:	81 31       	cpi	r24, 0x11	; 17
     32e:	91 05       	cpc	r25, r1
     330:	3c f4       	brge	.+14     	; 0x340 <__vector_24+0x64>
     332:	00 97       	sbiw	r24, 0x00	; 0
     334:	09 f4       	brne	.+2      	; 0x338 <__vector_24+0x5c>
     336:	47 c1       	rjmp	.+654    	; 0x5c6 <__vector_24+0x2ea>
     338:	08 97       	sbiw	r24, 0x08	; 8
     33a:	09 f0       	breq	.+2      	; 0x33e <__vector_24+0x62>
     33c:	4f c1       	rjmp	.+670    	; 0x5dc <__vector_24+0x300>
     33e:	65 c0       	rjmp	.+202    	; 0x40a <__vector_24+0x12e>
     340:	88 31       	cpi	r24, 0x18	; 24
     342:	91 05       	cpc	r25, r1
     344:	09 f4       	brne	.+2      	; 0x348 <__vector_24+0x6c>
     346:	66 c0       	rjmp	.+204    	; 0x414 <__vector_24+0x138>
     348:	80 97       	sbiw	r24, 0x20	; 32
     34a:	09 f0       	breq	.+2      	; 0x34e <__vector_24+0x72>
     34c:	47 c1       	rjmp	.+654    	; 0x5dc <__vector_24+0x300>
     34e:	82 c0       	rjmp	.+260    	; 0x454 <__vector_24+0x178>
     350:	80 34       	cpi	r24, 0x40	; 64
     352:	91 05       	cpc	r25, r1
     354:	09 f4       	brne	.+2      	; 0x358 <__vector_24+0x7c>
     356:	a4 c0       	rjmp	.+328    	; 0x4a0 <__vector_24+0x1c4>
     358:	81 34       	cpi	r24, 0x41	; 65
     35a:	91 05       	cpc	r25, r1
     35c:	44 f4       	brge	.+16     	; 0x36e <__vector_24+0x92>
     35e:	80 33       	cpi	r24, 0x30	; 48
     360:	91 05       	cpc	r25, r1
     362:	09 f4       	brne	.+2      	; 0x366 <__vector_24+0x8a>
     364:	82 c0       	rjmp	.+260    	; 0x46a <__vector_24+0x18e>
     366:	c8 97       	sbiw	r24, 0x38	; 56
     368:	09 f0       	breq	.+2      	; 0x36c <__vector_24+0x90>
     36a:	38 c1       	rjmp	.+624    	; 0x5dc <__vector_24+0x300>
     36c:	89 c0       	rjmp	.+274    	; 0x480 <__vector_24+0x1a4>
     36e:	80 35       	cpi	r24, 0x50	; 80
     370:	91 05       	cpc	r25, r1
     372:	09 f4       	brne	.+2      	; 0x376 <__vector_24+0x9a>
     374:	89 c0       	rjmp	.+274    	; 0x488 <__vector_24+0x1ac>
     376:	88 35       	cpi	r24, 0x58	; 88
     378:	91 05       	cpc	r25, r1
     37a:	09 f4       	brne	.+2      	; 0x37e <__vector_24+0xa2>
     37c:	96 c0       	rjmp	.+300    	; 0x4aa <__vector_24+0x1ce>
     37e:	88 34       	cpi	r24, 0x48	; 72
     380:	91 05       	cpc	r25, r1
     382:	09 f0       	breq	.+2      	; 0x386 <__vector_24+0xaa>
     384:	2b c1       	rjmp	.+598    	; 0x5dc <__vector_24+0x300>
     386:	ae c0       	rjmp	.+348    	; 0x4e4 <__vector_24+0x208>
     388:	88 39       	cpi	r24, 0x98	; 152
     38a:	91 05       	cpc	r25, r1
     38c:	09 f4       	brne	.+2      	; 0x390 <__vector_24+0xb4>
     38e:	13 c1       	rjmp	.+550    	; 0x5b6 <__vector_24+0x2da>
     390:	89 39       	cpi	r24, 0x99	; 153
     392:	91 05       	cpc	r25, r1
     394:	ec f4       	brge	.+58     	; 0x3d0 <__vector_24+0xf4>
     396:	88 37       	cpi	r24, 0x78	; 120
     398:	91 05       	cpc	r25, r1
     39a:	09 f4       	brne	.+2      	; 0x39e <__vector_24+0xc2>
     39c:	ab c0       	rjmp	.+342    	; 0x4f4 <__vector_24+0x218>
     39e:	89 37       	cpi	r24, 0x79	; 121
     3a0:	91 05       	cpc	r25, r1
     3a2:	4c f4       	brge	.+18     	; 0x3b6 <__vector_24+0xda>
     3a4:	88 36       	cpi	r24, 0x68	; 104
     3a6:	91 05       	cpc	r25, r1
     3a8:	09 f4       	brne	.+2      	; 0x3ac <__vector_24+0xd0>
     3aa:	a4 c0       	rjmp	.+328    	; 0x4f4 <__vector_24+0x218>
     3ac:	80 37       	cpi	r24, 0x70	; 112
     3ae:	91 05       	cpc	r25, r1
     3b0:	09 f0       	breq	.+2      	; 0x3b4 <__vector_24+0xd8>
     3b2:	14 c1       	rjmp	.+552    	; 0x5dc <__vector_24+0x300>
     3b4:	9f c0       	rjmp	.+318    	; 0x4f4 <__vector_24+0x218>
     3b6:	88 38       	cpi	r24, 0x88	; 136
     3b8:	91 05       	cpc	r25, r1
     3ba:	09 f4       	brne	.+2      	; 0x3be <__vector_24+0xe2>
     3bc:	fc c0       	rjmp	.+504    	; 0x5b6 <__vector_24+0x2da>
     3be:	80 39       	cpi	r24, 0x90	; 144
     3c0:	91 05       	cpc	r25, r1
     3c2:	09 f4       	brne	.+2      	; 0x3c6 <__vector_24+0xea>
     3c4:	9d c0       	rjmp	.+314    	; 0x500 <__vector_24+0x224>
     3c6:	80 38       	cpi	r24, 0x80	; 128
     3c8:	91 05       	cpc	r25, r1
     3ca:	09 f0       	breq	.+2      	; 0x3ce <__vector_24+0xf2>
     3cc:	07 c1       	rjmp	.+526    	; 0x5dc <__vector_24+0x300>
     3ce:	98 c0       	rjmp	.+304    	; 0x500 <__vector_24+0x224>
     3d0:	80 3b       	cpi	r24, 0xB0	; 176
     3d2:	91 05       	cpc	r25, r1
     3d4:	09 f4       	brne	.+2      	; 0x3d8 <__vector_24+0xfc>
     3d6:	c6 c0       	rjmp	.+396    	; 0x564 <__vector_24+0x288>
     3d8:	81 3b       	cpi	r24, 0xB1	; 177
     3da:	91 05       	cpc	r25, r1
     3dc:	4c f4       	brge	.+18     	; 0x3f0 <__vector_24+0x114>
     3de:	80 3a       	cpi	r24, 0xA0	; 160
     3e0:	91 05       	cpc	r25, r1
     3e2:	09 f4       	brne	.+2      	; 0x3e6 <__vector_24+0x10a>
     3e4:	9f c0       	rjmp	.+318    	; 0x524 <__vector_24+0x248>
     3e6:	88 3a       	cpi	r24, 0xA8	; 168
     3e8:	91 05       	cpc	r25, r1
     3ea:	09 f0       	breq	.+2      	; 0x3ee <__vector_24+0x112>
     3ec:	f7 c0       	rjmp	.+494    	; 0x5dc <__vector_24+0x300>
     3ee:	ba c0       	rjmp	.+372    	; 0x564 <__vector_24+0x288>
     3f0:	80 3c       	cpi	r24, 0xC0	; 192
     3f2:	91 05       	cpc	r25, r1
     3f4:	09 f4       	brne	.+2      	; 0x3f8 <__vector_24+0x11c>
     3f6:	e3 c0       	rjmp	.+454    	; 0x5be <__vector_24+0x2e2>
     3f8:	88 3c       	cpi	r24, 0xC8	; 200
     3fa:	91 05       	cpc	r25, r1
     3fc:	09 f4       	brne	.+2      	; 0x400 <__vector_24+0x124>
     3fe:	df c0       	rjmp	.+446    	; 0x5be <__vector_24+0x2e2>
     400:	88 3b       	cpi	r24, 0xB8	; 184
     402:	91 05       	cpc	r25, r1
     404:	09 f0       	breq	.+2      	; 0x408 <__vector_24+0x12c>
     406:	ea c0       	rjmp	.+468    	; 0x5dc <__vector_24+0x300>
     408:	c2 c0       	rjmp	.+388    	; 0x58e <__vector_24+0x2b2>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     40a:	80 91 11 01 	lds	r24, 0x0111
     40e:	80 93 bb 00 	sts	0x00BB, r24
     412:	cf c0       	rjmp	.+414    	; 0x5b2 <__vector_24+0x2d6>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     414:	90 91 38 01 	lds	r25, 0x0138
     418:	80 91 39 01 	lds	r24, 0x0139
     41c:	98 17       	cp	r25, r24
     41e:	68 f4       	brcc	.+26     	; 0x43a <__vector_24+0x15e>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     420:	90 91 38 01 	lds	r25, 0x0138
     424:	e9 2f       	mov	r30, r25
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	e8 5e       	subi	r30, 0xE8	; 232
     42a:	fe 4f       	sbci	r31, 0xFE	; 254
     42c:	80 81       	ld	r24, Z
     42e:	80 93 bb 00 	sts	0x00BB, r24
     432:	9f 5f       	subi	r25, 0xFF	; 255
     434:	90 93 38 01 	sts	0x0138, r25
     438:	bc c0       	rjmp	.+376    	; 0x5b2 <__vector_24+0x2d6>
        twi_reply(1);
      }else{
	if (twi_sendStop)
     43a:	80 91 12 01 	lds	r24, 0x0112
     43e:	88 23       	and	r24, r24
     440:	09 f4       	brne	.+2      	; 0x444 <__vector_24+0x168>
     442:	4b c0       	rjmp	.+150    	; 0x4da <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     444:	85 ed       	ldi	r24, 0xD5	; 213
     446:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     44a:	80 91 bc 00 	lds	r24, 0x00BC
     44e:	84 fd       	sbrc	r24, 4
     450:	fc cf       	rjmp	.-8      	; 0x44a <__vector_24+0x16e>
     452:	c2 c0       	rjmp	.+388    	; 0x5d8 <__vector_24+0x2fc>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
     454:	80 e2       	ldi	r24, 0x20	; 32
     456:	80 93 7d 01 	sts	0x017D, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     45a:	85 ed       	ldi	r24, 0xD5	; 213
     45c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     460:	80 91 bc 00 	lds	r24, 0x00BC
     464:	84 fd       	sbrc	r24, 4
     466:	fc cf       	rjmp	.-8      	; 0x460 <__vector_24+0x184>
     468:	b7 c0       	rjmp	.+366    	; 0x5d8 <__vector_24+0x2fc>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     46a:	80 e3       	ldi	r24, 0x30	; 48
     46c:	80 93 7d 01 	sts	0x017D, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     470:	85 ed       	ldi	r24, 0xD5	; 213
     472:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     476:	80 91 bc 00 	lds	r24, 0x00BC
     47a:	84 fd       	sbrc	r24, 4
     47c:	fc cf       	rjmp	.-8      	; 0x476 <__vector_24+0x19a>
     47e:	ac c0       	rjmp	.+344    	; 0x5d8 <__vector_24+0x2fc>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     480:	88 e3       	ldi	r24, 0x38	; 56
     482:	80 93 7d 01 	sts	0x017D, r24
     486:	9b c0       	rjmp	.+310    	; 0x5be <__vector_24+0x2e2>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     488:	80 91 38 01 	lds	r24, 0x0138
     48c:	90 91 bb 00 	lds	r25, 0x00BB
     490:	e8 2f       	mov	r30, r24
     492:	f0 e0       	ldi	r31, 0x00	; 0
     494:	e8 5e       	subi	r30, 0xE8	; 232
     496:	fe 4f       	sbci	r31, 0xFE	; 254
     498:	90 83       	st	Z, r25
     49a:	8f 5f       	subi	r24, 0xFF	; 255
     49c:	80 93 38 01 	sts	0x0138, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     4a0:	90 91 38 01 	lds	r25, 0x0138
     4a4:	80 91 39 01 	lds	r24, 0x0139
     4a8:	82 c0       	rjmp	.+260    	; 0x5ae <__vector_24+0x2d2>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     4aa:	80 91 38 01 	lds	r24, 0x0138
     4ae:	90 91 bb 00 	lds	r25, 0x00BB
     4b2:	e8 2f       	mov	r30, r24
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	e8 5e       	subi	r30, 0xE8	; 232
     4b8:	fe 4f       	sbci	r31, 0xFE	; 254
     4ba:	90 83       	st	Z, r25
     4bc:	8f 5f       	subi	r24, 0xFF	; 255
     4be:	80 93 38 01 	sts	0x0138, r24
	if (twi_sendStop)
     4c2:	80 91 12 01 	lds	r24, 0x0112
     4c6:	88 23       	and	r24, r24
     4c8:	41 f0       	breq	.+16     	; 0x4da <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     4ca:	85 ed       	ldi	r24, 0xD5	; 213
     4cc:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     4d0:	80 91 bc 00 	lds	r24, 0x00BC
     4d4:	84 fd       	sbrc	r24, 4
     4d6:	fc cf       	rjmp	.-8      	; 0x4d0 <__vector_24+0x1f4>
     4d8:	7f c0       	rjmp	.+254    	; 0x5d8 <__vector_24+0x2fc>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	80 93 13 01 	sts	0x0113, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     4e0:	84 ea       	ldi	r24, 0xA4	; 164
     4e2:	6e c0       	rjmp	.+220    	; 0x5c0 <__vector_24+0x2e4>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     4e4:	85 ed       	ldi	r24, 0xD5	; 213
     4e6:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     4ea:	80 91 bc 00 	lds	r24, 0x00BC
     4ee:	84 fd       	sbrc	r24, 4
     4f0:	fc cf       	rjmp	.-8      	; 0x4ea <__vector_24+0x20e>
     4f2:	72 c0       	rjmp	.+228    	; 0x5d8 <__vector_24+0x2fc>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     4f4:	83 e0       	ldi	r24, 0x03	; 3
     4f6:	80 93 10 01 	sts	0x0110, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     4fa:	10 92 7c 01 	sts	0x017C, r1
     4fe:	59 c0       	rjmp	.+178    	; 0x5b2 <__vector_24+0x2d6>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     500:	80 91 7c 01 	lds	r24, 0x017C
     504:	80 32       	cpi	r24, 0x20	; 32
     506:	08 f0       	brcs	.+2      	; 0x50a <__vector_24+0x22e>
     508:	56 c0       	rjmp	.+172    	; 0x5b6 <__vector_24+0x2da>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     50a:	80 91 7c 01 	lds	r24, 0x017C
     50e:	90 91 bb 00 	lds	r25, 0x00BB
     512:	e8 2f       	mov	r30, r24
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	e4 5a       	subi	r30, 0xA4	; 164
     518:	fe 4f       	sbci	r31, 0xFE	; 254
     51a:	90 83       	st	Z, r25
     51c:	8f 5f       	subi	r24, 0xFF	; 255
     51e:	80 93 7c 01 	sts	0x017C, r24
     522:	47 c0       	rjmp	.+142    	; 0x5b2 <__vector_24+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     524:	80 91 7c 01 	lds	r24, 0x017C
     528:	80 32       	cpi	r24, 0x20	; 32
     52a:	30 f4       	brcc	.+12     	; 0x538 <__vector_24+0x25c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     52c:	e0 91 7c 01 	lds	r30, 0x017C
     530:	f0 e0       	ldi	r31, 0x00	; 0
     532:	e4 5a       	subi	r30, 0xA4	; 164
     534:	fe 4f       	sbci	r31, 0xFE	; 254
     536:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     538:	85 ed       	ldi	r24, 0xD5	; 213
     53a:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     53e:	80 91 bc 00 	lds	r24, 0x00BC
     542:	84 fd       	sbrc	r24, 4
     544:	fc cf       	rjmp	.-8      	; 0x53e <__vector_24+0x262>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     546:	10 92 10 01 	sts	0x0110, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     54a:	60 91 7c 01 	lds	r22, 0x017C
     54e:	e0 91 16 01 	lds	r30, 0x0116
     552:	f0 91 17 01 	lds	r31, 0x0117
     556:	8c e5       	ldi	r24, 0x5C	; 92
     558:	91 e0       	ldi	r25, 0x01	; 1
     55a:	70 e0       	ldi	r23, 0x00	; 0
     55c:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     55e:	10 92 7c 01 	sts	0x017C, r1
     562:	2d c0       	rjmp	.+90     	; 0x5be <__vector_24+0x2e2>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     564:	84 e0       	ldi	r24, 0x04	; 4
     566:	80 93 10 01 	sts	0x0110, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     56a:	10 92 5a 01 	sts	0x015A, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     56e:	10 92 5b 01 	sts	0x015B, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     572:	e0 91 14 01 	lds	r30, 0x0114
     576:	f0 91 15 01 	lds	r31, 0x0115
     57a:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     57c:	80 91 5b 01 	lds	r24, 0x015B
     580:	88 23       	and	r24, r24
     582:	29 f4       	brne	.+10     	; 0x58e <__vector_24+0x2b2>
        twi_txBufferLength = 1;
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	80 93 5b 01 	sts	0x015B, r24
        twi_txBuffer[0] = 0x00;
     58a:	10 92 3a 01 	sts	0x013A, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     58e:	90 91 5a 01 	lds	r25, 0x015A
     592:	e9 2f       	mov	r30, r25
     594:	f0 e0       	ldi	r31, 0x00	; 0
     596:	e6 5c       	subi	r30, 0xC6	; 198
     598:	fe 4f       	sbci	r31, 0xFE	; 254
     59a:	80 81       	ld	r24, Z
     59c:	80 93 bb 00 	sts	0x00BB, r24
     5a0:	9f 5f       	subi	r25, 0xFF	; 255
     5a2:	90 93 5a 01 	sts	0x015A, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     5a6:	90 91 5a 01 	lds	r25, 0x015A
     5aa:	80 91 5b 01 	lds	r24, 0x015B
     5ae:	98 17       	cp	r25, r24
     5b0:	10 f4       	brcc	.+4      	; 0x5b6 <__vector_24+0x2da>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     5b2:	85 ec       	ldi	r24, 0xC5	; 197
     5b4:	01 c0       	rjmp	.+2      	; 0x5b8 <__vector_24+0x2dc>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     5b6:	85 e8       	ldi	r24, 0x85	; 133
     5b8:	80 93 bc 00 	sts	0x00BC, r24
     5bc:	0f c0       	rjmp	.+30     	; 0x5dc <__vector_24+0x300>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     5be:	85 ec       	ldi	r24, 0xC5	; 197
     5c0:	80 93 bc 00 	sts	0x00BC, r24
     5c4:	09 c0       	rjmp	.+18     	; 0x5d8 <__vector_24+0x2fc>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     5c6:	10 92 7d 01 	sts	0x017D, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     5ca:	85 ed       	ldi	r24, 0xD5	; 213
     5cc:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     5d0:	80 91 bc 00 	lds	r24, 0x00BC
     5d4:	84 fd       	sbrc	r24, 4
     5d6:	fc cf       	rjmp	.-8      	; 0x5d0 <__vector_24+0x2f4>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     5d8:	10 92 10 01 	sts	0x0110, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
     5dc:	ff 91       	pop	r31
     5de:	ef 91       	pop	r30
     5e0:	bf 91       	pop	r27
     5e2:	af 91       	pop	r26
     5e4:	9f 91       	pop	r25
     5e6:	8f 91       	pop	r24
     5e8:	7f 91       	pop	r23
     5ea:	6f 91       	pop	r22
     5ec:	5f 91       	pop	r21
     5ee:	4f 91       	pop	r20
     5f0:	3f 91       	pop	r19
     5f2:	2f 91       	pop	r18
     5f4:	0f 90       	pop	r0
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
     5fe:	10 92 10 01 	sts	0x0110, r1
  twi_sendStop = true;		// default value
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	80 93 12 01 	sts	0x0112, r24
  twi_inRepStart = false;
     608:	10 92 13 01 	sts	0x0113, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
     60c:	82 e1       	ldi	r24, 0x12	; 18
     60e:	61 e0       	ldi	r22, 0x01	; 1
     610:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>
  digitalWrite(SCL, 1);
     614:	83 e1       	ldi	r24, 0x13	; 19
     616:	61 e0       	ldi	r22, 0x01	; 1
     618:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
     61c:	e9 eb       	ldi	r30, 0xB9	; 185
     61e:	f0 e0       	ldi	r31, 0x00	; 0
     620:	80 81       	ld	r24, Z
     622:	8e 7f       	andi	r24, 0xFE	; 254
     624:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
     626:	80 81       	ld	r24, Z
     628:	8d 7f       	andi	r24, 0xFD	; 253
     62a:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
     62c:	88 e4       	ldi	r24, 0x48	; 72
     62e:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
     632:	85 e4       	ldi	r24, 0x45	; 69
     634:	80 93 bc 00 	sts	0x00BC, r24
}
     638:	08 95       	ret

0000063a <_ZN7TwoWire17beginTransmissionEi>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	80 93 c3 01 	sts	0x01C3, r24
  // set address of targeted slave
  txAddress = address;
     640:	60 93 a0 01 	sts	0x01A0, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     644:	10 92 c1 01 	sts	0x01C1, r1
  txBufferLength = 0;
     648:	10 92 c2 01 	sts	0x01C2, r1
}

void TwoWire::beginTransmission(int address)
{
  beginTransmission((uint8_t)address);
}
     64c:	08 95       	ret

0000064e <_ZN7TwoWire9availableEv>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
     64e:	20 91 9f 01 	lds	r18, 0x019F
     652:	30 e0       	ldi	r19, 0x00	; 0
     654:	80 91 9e 01 	lds	r24, 0x019E
     658:	28 1b       	sub	r18, r24
     65a:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
     65c:	c9 01       	movw	r24, r18
     65e:	08 95       	ret

00000660 <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
     660:	40 91 9e 01 	lds	r20, 0x019E
     664:	80 91 9f 01 	lds	r24, 0x019F
     668:	48 17       	cp	r20, r24
     66a:	18 f0       	brcs	.+6      	; 0x672 <_ZN7TwoWire4readEv+0x12>
     66c:	2f ef       	ldi	r18, 0xFF	; 255
     66e:	3f ef       	ldi	r19, 0xFF	; 255
     670:	0a c0       	rjmp	.+20     	; 0x686 <_ZN7TwoWire4readEv+0x26>
    value = rxBuffer[rxBufferIndex];
     672:	e4 2f       	mov	r30, r20
     674:	f0 e0       	ldi	r31, 0x00	; 0
     676:	e2 58       	subi	r30, 0x82	; 130
     678:	fe 4f       	sbci	r31, 0xFE	; 254
     67a:	80 81       	ld	r24, Z
     67c:	28 2f       	mov	r18, r24
     67e:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
     680:	4f 5f       	subi	r20, 0xFF	; 255
     682:	40 93 9e 01 	sts	0x019E, r20
  }

  return value;
}
     686:	c9 01       	movw	r24, r18
     688:	08 95       	ret

0000068a <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
     68a:	e0 91 9e 01 	lds	r30, 0x019E
     68e:	80 91 9f 01 	lds	r24, 0x019F
     692:	e8 17       	cp	r30, r24
     694:	18 f0       	brcs	.+6      	; 0x69c <_ZN7TwoWire4peekEv+0x12>
     696:	ef ef       	ldi	r30, 0xFF	; 255
     698:	ff ef       	ldi	r31, 0xFF	; 255
     69a:	06 c0       	rjmp	.+12     	; 0x6a8 <_ZN7TwoWire4peekEv+0x1e>
    value = rxBuffer[rxBufferIndex];
     69c:	f0 e0       	ldi	r31, 0x00	; 0
     69e:	e2 58       	subi	r30, 0x82	; 130
     6a0:	fe 4f       	sbci	r31, 0xFE	; 254
     6a2:	80 81       	ld	r24, Z
     6a4:	e8 2f       	mov	r30, r24
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
     6a8:	cf 01       	movw	r24, r30
     6aa:	08 95       	ret

000006ac <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
     6ac:	08 95       	ret

000006ae <_GLOBAL__I__ZN7TwoWire8rxBufferE>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     6ae:	10 92 c7 01 	sts	0x01C7, r1
     6b2:	10 92 c6 01 	sts	0x01C6, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     6b6:	88 ee       	ldi	r24, 0xE8	; 232
     6b8:	93 e0       	ldi	r25, 0x03	; 3
     6ba:	a0 e0       	ldi	r26, 0x00	; 0
     6bc:	b0 e0       	ldi	r27, 0x00	; 0
     6be:	80 93 c8 01 	sts	0x01C8, r24
     6c2:	90 93 c9 01 	sts	0x01C9, r25
     6c6:	a0 93 ca 01 	sts	0x01CA, r26
     6ca:	b0 93 cb 01 	sts	0x01CB, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
     6ce:	84 e0       	ldi	r24, 0x04	; 4
     6d0:	91 e0       	ldi	r25, 0x01	; 1
     6d2:	90 93 c5 01 	sts	0x01C5, r25
     6d6:	80 93 c4 01 	sts	0x01C4, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
     6da:	08 95       	ret

000006dc <_ZN7TwoWire5writeEPKhj>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
     6dc:	cf 92       	push	r12
     6de:	df 92       	push	r13
     6e0:	ef 92       	push	r14
     6e2:	ff 92       	push	r15
     6e4:	0f 93       	push	r16
     6e6:	1f 93       	push	r17
     6e8:	cf 93       	push	r28
     6ea:	df 93       	push	r29
     6ec:	7c 01       	movw	r14, r24
     6ee:	6b 01       	movw	r12, r22
     6f0:	8a 01       	movw	r16, r20
{
  if(transmitting){
     6f2:	80 91 c3 01 	lds	r24, 0x01C3
     6f6:	88 23       	and	r24, r24
     6f8:	a1 f0       	breq	.+40     	; 0x722 <_ZN7TwoWire5writeEPKhj+0x46>
     6fa:	c0 e0       	ldi	r28, 0x00	; 0
     6fc:	d0 e0       	ldi	r29, 0x00	; 0
     6fe:	0d c0       	rjmp	.+26     	; 0x71a <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
     700:	d7 01       	movw	r26, r14
     702:	ed 91       	ld	r30, X+
     704:	fc 91       	ld	r31, X
     706:	d6 01       	movw	r26, r12
     708:	ac 0f       	add	r26, r28
     70a:	bd 1f       	adc	r27, r29
     70c:	01 90       	ld	r0, Z+
     70e:	f0 81       	ld	r31, Z
     710:	e0 2d       	mov	r30, r0
     712:	c7 01       	movw	r24, r14
     714:	6c 91       	ld	r22, X
     716:	09 95       	icall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
     718:	21 96       	adiw	r28, 0x01	; 1
     71a:	c0 17       	cp	r28, r16
     71c:	d1 07       	cpc	r29, r17
     71e:	80 f3       	brcs	.-32     	; 0x700 <_ZN7TwoWire5writeEPKhj+0x24>
     720:	04 c0       	rjmp	.+8      	; 0x72a <_ZN7TwoWire5writeEPKhj+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
     722:	cb 01       	movw	r24, r22
     724:	64 2f       	mov	r22, r20
     726:	0e 94 31 01 	call	0x262	; 0x262 <twi_transmit>
  }
  return quantity;
}
     72a:	c8 01       	movw	r24, r16
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	1f 91       	pop	r17
     732:	0f 91       	pop	r16
     734:	ff 90       	pop	r15
     736:	ef 90       	pop	r14
     738:	df 90       	pop	r13
     73a:	cf 90       	pop	r12
     73c:	08 95       	ret

0000073e <_ZN7TwoWire5writeEh>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
     73e:	df 93       	push	r29
     740:	cf 93       	push	r28
     742:	0f 92       	push	r0
     744:	cd b7       	in	r28, 0x3d	; 61
     746:	de b7       	in	r29, 0x3e	; 62
     748:	fc 01       	movw	r30, r24
     74a:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
     74c:	80 91 c3 01 	lds	r24, 0x01C3
     750:	88 23       	and	r24, r24
     752:	c9 f0       	breq	.+50     	; 0x786 <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
     754:	80 91 c2 01 	lds	r24, 0x01C2
     758:	80 32       	cpi	r24, 0x20	; 32
     75a:	38 f0       	brcs	.+14     	; 0x76a <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
     75c:	81 e0       	ldi	r24, 0x01	; 1
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	93 83       	std	Z+3, r25	; 0x03
     762:	82 83       	std	Z+2, r24	; 0x02
     764:	20 e0       	ldi	r18, 0x00	; 0
     766:	30 e0       	ldi	r19, 0x00	; 0
     768:	15 c0       	rjmp	.+42     	; 0x794 <_ZN7TwoWire5writeEh+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
     76a:	80 91 c1 01 	lds	r24, 0x01C1
     76e:	e8 2f       	mov	r30, r24
     770:	f0 e0       	ldi	r31, 0x00	; 0
     772:	ef 55       	subi	r30, 0x5F	; 95
     774:	fe 4f       	sbci	r31, 0xFE	; 254
     776:	99 81       	ldd	r25, Y+1	; 0x01
     778:	90 83       	st	Z, r25
    ++txBufferIndex;
     77a:	8f 5f       	subi	r24, 0xFF	; 255
     77c:	80 93 c1 01 	sts	0x01C1, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
     780:	80 93 c2 01 	sts	0x01C2, r24
     784:	05 c0       	rjmp	.+10     	; 0x790 <_ZN7TwoWire5writeEh+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
     786:	ce 01       	movw	r24, r28
     788:	01 96       	adiw	r24, 0x01	; 1
     78a:	61 e0       	ldi	r22, 0x01	; 1
     78c:	0e 94 31 01 	call	0x262	; 0x262 <twi_transmit>
     790:	21 e0       	ldi	r18, 0x01	; 1
     792:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
     794:	c9 01       	movw	r24, r18
     796:	0f 90       	pop	r0
     798:	cf 91       	pop	r28
     79a:	df 91       	pop	r29
     79c:	08 95       	ret

0000079e <_ZN7TwoWire15endTransmissionEh>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
     79e:	0f 93       	push	r16
     7a0:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
     7a2:	80 91 a0 01 	lds	r24, 0x01A0
     7a6:	61 ea       	ldi	r22, 0xA1	; 161
     7a8:	71 e0       	ldi	r23, 0x01	; 1
     7aa:	40 91 c2 01 	lds	r20, 0x01C2
     7ae:	21 e0       	ldi	r18, 0x01	; 1
     7b0:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     7b4:	10 92 c1 01 	sts	0x01C1, r1
  txBufferLength = 0;
     7b8:	10 92 c2 01 	sts	0x01C2, r1
  // indicate that we are done transmitting
  transmitting = 0;
     7bc:	10 92 c3 01 	sts	0x01C3, r1
  return ret;
}
     7c0:	0f 91       	pop	r16
     7c2:	08 95       	ret

000007c4 <_ZN7TwoWire15endTransmissionEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
     7c4:	61 e0       	ldi	r22, 0x01	; 1
     7c6:	0e 94 cf 03 	call	0x79e	; 0x79e <_ZN7TwoWire15endTransmissionEh>
}
     7ca:	08 95       	ret

000007cc <_ZN7TwoWire11requestFromEhhh>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
     7cc:	41 32       	cpi	r20, 0x21	; 33
     7ce:	08 f0       	brcs	.+2      	; 0x7d2 <_ZN7TwoWire11requestFromEhhh+0x6>
     7d0:	40 e2       	ldi	r20, 0x20	; 32
     7d2:	86 2f       	mov	r24, r22
     7d4:	6e e7       	ldi	r22, 0x7E	; 126
     7d6:	71 e0       	ldi	r23, 0x01	; 1
     7d8:	0e 94 93 00 	call	0x126	; 0x126 <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
     7dc:	10 92 9e 01 	sts	0x019E, r1
  rxBufferLength = read;
     7e0:	80 93 9f 01 	sts	0x019F, r24

  return read;
}
     7e4:	08 95       	ret

000007e6 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
     7e6:	21 e0       	ldi	r18, 0x01	; 1
     7e8:	0e 94 e6 03 	call	0x7cc	; 0x7cc <_ZN7TwoWire11requestFromEhhh>
}
     7ec:	08 95       	ret

000007ee <_ZN7TwoWire5beginEv>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
     7ee:	10 92 9e 01 	sts	0x019E, r1
  rxBufferLength = 0;
     7f2:	10 92 9f 01 	sts	0x019F, r1

  txBufferIndex = 0;
     7f6:	10 92 c1 01 	sts	0x01C1, r1
  txBufferLength = 0;
     7fa:	10 92 c2 01 	sts	0x01C2, r1

  twi_init();
     7fe:	0e 94 ff 02 	call	0x5fe	; 0x5fe <twi_init>
}
     802:	08 95       	ret

00000804 <_ZN8SPIClass15setClockDividerEh>:

void SPIClass::setClockDivider(uint8_t rate)
{
  SPCR = (SPCR & ~SPI_CLOCK_MASK) | (rate & SPI_CLOCK_MASK);
     804:	2c b5       	in	r18, 0x2c	; 44
     806:	38 2f       	mov	r19, r24
     808:	33 70       	andi	r19, 0x03	; 3
     80a:	2c 7f       	andi	r18, 0xFC	; 252
     80c:	32 2b       	or	r19, r18
     80e:	3c bd       	out	0x2c, r19	; 44
  SPSR = (SPSR & ~SPI_2XCLOCK_MASK) | ((rate >> 2) & SPI_2XCLOCK_MASK);
     810:	2d b5       	in	r18, 0x2d	; 45
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	95 95       	asr	r25
     816:	87 95       	ror	r24
     818:	95 95       	asr	r25
     81a:	87 95       	ror	r24
     81c:	81 70       	andi	r24, 0x01	; 1
     81e:	2e 7f       	andi	r18, 0xFE	; 254
     820:	82 2b       	or	r24, r18
     822:	8d bd       	out	0x2d, r24	; 45
}
     824:	08 95       	ret

00000826 <_ZN8SPIClass5beginEv>:
SPIClass SPI;

void SPIClass::begin() {

  // Set SS to high so a connected chip will be "deselected" by default
  digitalWrite(SS, HIGH);
     826:	8a e0       	ldi	r24, 0x0A	; 10
     828:	61 e0       	ldi	r22, 0x01	; 1
     82a:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>

  // When the SS pin is set as OUTPUT, it can be used as
  // a general purpose output port (it doesn't influence
  // SPI operations).
  pinMode(SS, OUTPUT);
     82e:	8a e0       	ldi	r24, 0x0A	; 10
     830:	61 e0       	ldi	r22, 0x01	; 1
     832:	0e 94 91 08 	call	0x1122	; 0x1122 <pinMode>

  // Warning: if the SS pin ever becomes a LOW INPUT then SPI
  // automatically switches to Slave, so the data direction of
  // the SS pin MUST be kept as OUTPUT.
  SPCR |= _BV(MSTR);
     836:	8c b5       	in	r24, 0x2c	; 44
     838:	80 61       	ori	r24, 0x10	; 16
     83a:	8c bd       	out	0x2c, r24	; 44
  SPCR |= _BV(SPE);
     83c:	8c b5       	in	r24, 0x2c	; 44
     83e:	80 64       	ori	r24, 0x40	; 64
     840:	8c bd       	out	0x2c, r24	; 44
  // MISO pin automatically overrides to INPUT.
  // By doing this AFTER enabling SPI, we avoid accidentally
  // clocking in a single bit since the lines go directly
  // from "input" to SPI control.  
  // http://code.google.com/p/arduino/issues/detail?id=888
  pinMode(SCK, OUTPUT);
     842:	8d e0       	ldi	r24, 0x0D	; 13
     844:	61 e0       	ldi	r22, 0x01	; 1
     846:	0e 94 91 08 	call	0x1122	; 0x1122 <pinMode>
  pinMode(MOSI, OUTPUT);
     84a:	8b e0       	ldi	r24, 0x0B	; 11
     84c:	61 e0       	ldi	r22, 0x01	; 1
     84e:	0e 94 91 08 	call	0x1122	; 0x1122 <pinMode>
}
     852:	08 95       	ret

00000854 <_GLOBAL__I_XAxisGyroKalman>:
     854:	08 95       	ret

00000856 <_GLOBAL__I_Hmc5883>:
 * Scope:		Public
 * Arguments:	None
 * Description:	Constructor for HMC5883 object
 */
HMC5883::HMC5883(void) {
	identity[0] = 0;					// initialize to zero.  first byte of identifier of device.  must be ascii H when read
     856:	10 92 d0 01 	sts	0x01D0, r1
	identity[1] = 0;					// initialize to zero.  second byte of identifier of device.  must be ascii 4 when read
     85a:	10 92 d1 01 	sts	0x01D1, r1
	identity[2] = 0;					// initialize to zero.  third byte of identifier of device.  must be ascii 3 when read
     85e:	10 92 d2 01 	sts	0x01D2, r1
	offsetx = 0;						// initialize to zero.  offset for x-axis reading
     862:	10 92 d4 01 	sts	0x01D4, r1
     866:	10 92 d3 01 	sts	0x01D3, r1
	offsety = 0;						// initialize to zero.  offset for y-axis reading
     86a:	10 92 d6 01 	sts	0x01D6, r1
     86e:	10 92 d5 01 	sts	0x01D5, r1
	offsetz = 0;						// initialize to zero.  offset for z-axis reading
     872:	10 92 d8 01 	sts	0x01D8, r1
     876:	10 92 d7 01 	sts	0x01D7, r1
	magx_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     87a:	10 92 da 01 	sts	0x01DA, r1
     87e:	10 92 d9 01 	sts	0x01D9, r1
	magy_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     882:	10 92 dc 01 	sts	0x01DC, r1
     886:	10 92 db 01 	sts	0x01DB, r1
	magz_counts = 0;					// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     88a:	10 92 de 01 	sts	0x01DE, r1
     88e:	10 92 dd 01 	sts	0x01DD, r1
	Wire.beginTransmission(COMPASS_ADDRESS);	// Begin I2C transmission with the magnetometer
	Wire.write(addr);							// Tell magnetometer which register we are writing to
	Wire.write(data);							// write specified value to register
	Wire.endTransmission();						// end transmission
	return;
}
     892:	08 95       	ret

00000894 <_ZN7HMC58835writeEhh>:
 * Function:	write()
 * Scope:		private
 * Arguments:	None
 * Description:	This function writes the specified data at the specified address of the HMC5883
 */
void HMC5883::write(byte addr, byte data) {
     894:	ef 92       	push	r14
     896:	ff 92       	push	r15
     898:	0f 93       	push	r16
     89a:	1f 93       	push	r17
     89c:	16 2f       	mov	r17, r22
     89e:	04 2f       	mov	r16, r20
	Wire.beginTransmission(COMPASS_ADDRESS);	// Begin I2C transmission with the magnetometer
     8a0:	84 ec       	ldi	r24, 0xC4	; 196
     8a2:	e8 2e       	mov	r14, r24
     8a4:	81 e0       	ldi	r24, 0x01	; 1
     8a6:	f8 2e       	mov	r15, r24
     8a8:	c7 01       	movw	r24, r14
     8aa:	6e e1       	ldi	r22, 0x1E	; 30
     8ac:	70 e0       	ldi	r23, 0x00	; 0
     8ae:	0e 94 1d 03 	call	0x63a	; 0x63a <_ZN7TwoWire17beginTransmissionEi>
	Wire.write(addr);							// Tell magnetometer which register we are writing to
     8b2:	c7 01       	movw	r24, r14
     8b4:	61 2f       	mov	r22, r17
     8b6:	0e 94 9f 03 	call	0x73e	; 0x73e <_ZN7TwoWire5writeEh>
	Wire.write(data);							// write specified value to register
     8ba:	c7 01       	movw	r24, r14
     8bc:	60 2f       	mov	r22, r16
     8be:	0e 94 9f 03 	call	0x73e	; 0x73e <_ZN7TwoWire5writeEh>
	Wire.endTransmission();						// end transmission
     8c2:	c7 01       	movw	r24, r14
     8c4:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <_ZN7TwoWire15endTransmissionEv>
	return;
}
     8c8:	1f 91       	pop	r17
     8ca:	0f 91       	pop	r16
     8cc:	ff 90       	pop	r15
     8ce:	ef 90       	pop	r14
     8d0:	08 95       	ret

000008d2 <_ZN7HMC58834readEhhPh>:
 * Scope:		private
 * Arguments:	None
 * Description:	This function reads the specified number of bytes, starting from the specified
 * 				address of the HMC5883.  It places this data in the specified databuffer.
 */
boolean HMC5883::read(byte startaddr, byte numbytes, byte * databuffer) {
     8d2:	0f 93       	push	r16
     8d4:	1f 93       	push	r17
     8d6:	cf 93       	push	r28
     8d8:	df 93       	push	r29
     8da:	16 2f       	mov	r17, r22
     8dc:	04 2f       	mov	r16, r20
     8de:	e9 01       	movw	r28, r18
	boolean rtn = true;	// value to return (true or false for success or failure)
	byte i = 0;			// initialize index used for counting received bytes

	Wire.beginTransmission(COMPASS_ADDRESS);		// Begin I2C transmission with the magnetometer
     8e0:	84 ec       	ldi	r24, 0xC4	; 196
     8e2:	91 e0       	ldi	r25, 0x01	; 1
     8e4:	6e e1       	ldi	r22, 0x1E	; 30
     8e6:	70 e0       	ldi	r23, 0x00	; 0
     8e8:	0e 94 1d 03 	call	0x63a	; 0x63a <_ZN7TwoWire17beginTransmissionEi>
	Wire.write(startaddr);							// send starting address to read from
     8ec:	84 ec       	ldi	r24, 0xC4	; 196
     8ee:	91 e0       	ldi	r25, 0x01	; 1
     8f0:	61 2f       	mov	r22, r17
     8f2:	0e 94 9f 03 	call	0x73e	; 0x73e <_ZN7TwoWire5writeEh>
	Wire.endTransmission();							// end I2C transmission
     8f6:	84 ec       	ldi	r24, 0xC4	; 196
     8f8:	91 e0       	ldi	r25, 0x01	; 1
     8fa:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <_ZN7TwoWire15endTransmissionEv>

	Wire.requestFrom((byte)COMPASS_ADDRESS,numbytes);		// request specified number of bytes from HMC5883
     8fe:	84 ec       	ldi	r24, 0xC4	; 196
     900:	91 e0       	ldi	r25, 0x01	; 1
     902:	6e e1       	ldi	r22, 0x1E	; 30
     904:	40 2f       	mov	r20, r16
     906:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <_ZN7TwoWire11requestFromEhh>
     90a:	10 e0       	ldi	r17, 0x00	; 0
     90c:	09 c0       	rjmp	.+18     	; 0x920 <__stack+0x21>
	while(Wire.available())							// while data is available on I2C bus
	{
		*(databuffer+i) = Wire.read();				// receive one byte
     90e:	84 ec       	ldi	r24, 0xC4	; 196
     910:	91 e0       	ldi	r25, 0x01	; 1
     912:	0e 94 30 03 	call	0x660	; 0x660 <_ZN7TwoWire4readEv>
     916:	fe 01       	movw	r30, r28
     918:	e1 0f       	add	r30, r17
     91a:	f1 1d       	adc	r31, r1
     91c:	80 83       	st	Z, r24
		i++;										// increment counter of received bytes
     91e:	1f 5f       	subi	r17, 0xFF	; 255
	Wire.beginTransmission(COMPASS_ADDRESS);		// Begin I2C transmission with the magnetometer
	Wire.write(startaddr);							// send starting address to read from
	Wire.endTransmission();							// end I2C transmission

	Wire.requestFrom((byte)COMPASS_ADDRESS,numbytes);		// request specified number of bytes from HMC5883
	while(Wire.available())							// while data is available on I2C bus
     920:	84 ec       	ldi	r24, 0xC4	; 196
     922:	91 e0       	ldi	r25, 0x01	; 1
     924:	0e 94 27 03 	call	0x64e	; 0x64e <_ZN7TwoWire9availableEv>
     928:	89 2b       	or	r24, r25
     92a:	89 f7       	brne	.-30     	; 0x90e <__stack+0xf>
	{
		*(databuffer+i) = Wire.read();				// receive one byte
		i++;										// increment counter of received bytes
	}
	Wire.endTransmission();							// end I2C transmission
     92c:	84 ec       	ldi	r24, 0xC4	; 196
     92e:	91 e0       	ldi	r25, 0x01	; 1
     930:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <_ZN7TwoWire15endTransmissionEv>
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	10 17       	cp	r17, r16
     938:	09 f4       	brne	.+2      	; 0x93c <__stack+0x3d>
     93a:	81 e0       	ldi	r24, 0x01	; 1
	if (i != numbytes)								// if number of bytes received does not match request
	{
		rtn = false;								// set return to false to indicate failure
	}
	return rtn;										// return
} // end of read()
     93c:	df 91       	pop	r29
     93e:	cf 91       	pop	r28
     940:	1f 91       	pop	r17
     942:	0f 91       	pop	r16
     944:	08 95       	ret

00000946 <_ZN7HMC588310InitializeEhhhh>:
 * Function:	Initialize()
 * Scope:		Public
 * Arguments:	None
 * Description:	This function initializes the HMC5883 device
 */
boolean HMC5883::Initialize(byte SampleAvgSel, byte DataRateSel, byte MeasBiasSel, byte MagRangeSel) {
     946:	df 92       	push	r13
     948:	ef 92       	push	r14
     94a:	ff 92       	push	r15
     94c:	0f 93       	push	r16
     94e:	1f 93       	push	r17
     950:	cf 93       	push	r28
     952:	df 93       	push	r29
     954:	ec 01       	movw	r28, r24
     956:	f6 2e       	mov	r15, r22
     958:	14 2f       	mov	r17, r20
     95a:	d2 2e       	mov	r13, r18
	boolean rtn = true;							// value to return at end of function
	byte	write_value;						// this byte temporarily stores info to transmit to magnetometer

	Wire.begin();								// initialize and begin the I2C communications line
     95c:	84 ec       	ldi	r24, 0xC4	; 196
     95e:	91 e0       	ldi	r25, 0x01	; 1
     960:	0e 94 f7 03 	call	0x7ee	; 0x7ee <_ZN7TwoWire5beginEv>
	delay(10);									// wait 10 ms
     964:	6a e0       	ldi	r22, 0x0A	; 10
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// read the identifier letters
	if (!read(IDENTREGA,3,(byte*)&identity))	// read identity bytes from HMC3883
     970:	ce 01       	movw	r24, r28
     972:	6a e0       	ldi	r22, 0x0A	; 10
     974:	43 e0       	ldi	r20, 0x03	; 3
     976:	9e 01       	movw	r18, r28
     978:	0e 94 69 04 	call	0x8d2	; 0x8d2 <_ZN7HMC58834readEhhPh>
     97c:	68 2f       	mov	r22, r24
	{
		rtn = false;							// if failed to succesfully read, set return value to false, indicating failure
	}

	// check to ensure identifier bytes match expected values for the HMC3883
	if (	(identity[0] != 'H') |				// if the first identifier byte is not 'H'
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	88 81       	ld	r24, Y
     982:	88 34       	cpi	r24, 0x48	; 72
     984:	09 f0       	breq	.+2      	; 0x988 <_ZN7HMC588310InitializeEhhhh+0x42>
     986:	91 e0       	ldi	r25, 0x01	; 1
     988:	20 e0       	ldi	r18, 0x00	; 0
     98a:	89 81       	ldd	r24, Y+1	; 0x01
     98c:	84 33       	cpi	r24, 0x34	; 52
     98e:	09 f0       	breq	.+2      	; 0x992 <_ZN7HMC588310InitializeEhhhh+0x4c>
     990:	21 e0       	ldi	r18, 0x01	; 1
     992:	92 2b       	or	r25, r18
     994:	29 2f       	mov	r18, r25
     996:	30 e0       	ldi	r19, 0x00	; 0
     998:	40 e0       	ldi	r20, 0x00	; 0
     99a:	50 e0       	ldi	r21, 0x00	; 0
     99c:	8a 81       	ldd	r24, Y+2	; 0x02
     99e:	83 33       	cpi	r24, 0x33	; 51
     9a0:	11 f0       	breq	.+4      	; 0x9a6 <_ZN7HMC588310InitializeEhhhh+0x60>
     9a2:	41 e0       	ldi	r20, 0x01	; 1
     9a4:	50 e0       	ldi	r21, 0x00	; 0
     9a6:	24 2b       	or	r18, r20
     9a8:	35 2b       	or	r19, r21
     9aa:	23 2b       	or	r18, r19
     9ac:	11 f0       	breq	.+4      	; 0x9b2 <_ZN7HMC588310InitializeEhhhh+0x6c>
     9ae:	ee 24       	eor	r14, r14
     9b0:	04 c0       	rjmp	.+8      	; 0x9ba <_ZN7HMC588310InitializeEhhhh+0x74>
     9b2:	86 2f       	mov	r24, r22
     9b4:	61 11       	cpse	r22, r1
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	e8 2e       	mov	r14, r24
	{
		rtn = false;							// set return value to false, indicating failure
	}

	// prepare to write configuration selections in config register A
	switch (SampleAvgSel)						// determine which bits to set for selected sample average setting
     9ba:	81 e0       	ldi	r24, 0x01	; 1
     9bc:	f8 16       	cp	r15, r24
     9be:	49 f0       	breq	.+18     	; 0x9d2 <_ZN7HMC588310InitializeEhhhh+0x8c>
     9c0:	f8 16       	cp	r15, r24
     9c2:	48 f0       	brcs	.+18     	; 0x9d6 <_ZN7HMC588310InitializeEhhhh+0x90>
     9c4:	82 e0       	ldi	r24, 0x02	; 2
     9c6:	f8 16       	cp	r15, r24
     9c8:	41 f0       	breq	.+16     	; 0x9da <_ZN7HMC588310InitializeEhhhh+0x94>
     9ca:	83 e0       	ldi	r24, 0x03	; 3
     9cc:	f8 16       	cp	r15, r24
     9ce:	39 f4       	brne	.+14     	; 0x9de <_ZN7HMC588310InitializeEhhhh+0x98>
     9d0:	07 c0       	rjmp	.+14     	; 0x9e0 <_ZN7HMC588310InitializeEhhhh+0x9a>
     9d2:	40 e2       	ldi	r20, 0x20	; 32
     9d4:	06 c0       	rjmp	.+12     	; 0x9e2 <_ZN7HMC588310InitializeEhhhh+0x9c>
     9d6:	40 e0       	ldi	r20, 0x00	; 0
     9d8:	04 c0       	rjmp	.+8      	; 0x9e2 <_ZN7HMC588310InitializeEhhhh+0x9c>
     9da:	40 e4       	ldi	r20, 0x40	; 64
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <_ZN7HMC588310InitializeEhhhh+0x9c>
	case SAMPLEAVERAGING_SEL_4:					// if selected 4 samples
		write_value = SAMPLEAVERAGING_4;		// set correct bits for 4 samples
		break;
	case SAMPLEAVERAGING_SEL_8:					// if selected 8 samples
		write_value = SAMPLEAVERAGING_8;		// set correct bits for 8 samples
		break;
     9de:	ee 24       	eor	r14, r14
     9e0:	40 e6       	ldi	r20, 0x60	; 96
	default:									// if an invalid value is specified
		write_value = SAMPLEAVERANING_SEL_DEFAULT << 5;	// set bits for default value
		rtn = false;							// set return value to false, indicating failure with selection
	}

	switch (DataRateSel)						// determine which bits to set for selected data rate setting
     9e2:	13 30       	cpi	r17, 0x03	; 3
     9e4:	99 f0       	breq	.+38     	; 0xa0c <_ZN7HMC588310InitializeEhhhh+0xc6>
     9e6:	14 30       	cpi	r17, 0x04	; 4
     9e8:	28 f4       	brcc	.+10     	; 0x9f4 <_ZN7HMC588310InitializeEhhhh+0xae>
     9ea:	11 30       	cpi	r17, 0x01	; 1
     9ec:	59 f0       	breq	.+22     	; 0xa04 <_ZN7HMC588310InitializeEhhhh+0xbe>
     9ee:	12 30       	cpi	r17, 0x02	; 2
     9f0:	58 f4       	brcc	.+22     	; 0xa08 <_ZN7HMC588310InitializeEhhhh+0xc2>
     9f2:	13 c0       	rjmp	.+38     	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
     9f4:	15 30       	cpi	r17, 0x05	; 5
     9f6:	71 f0       	breq	.+28     	; 0xa14 <_ZN7HMC588310InitializeEhhhh+0xce>
     9f8:	15 30       	cpi	r17, 0x05	; 5
     9fa:	50 f0       	brcs	.+20     	; 0xa10 <_ZN7HMC588310InitializeEhhhh+0xca>
     9fc:	48 61       	ori	r20, 0x18	; 24
     9fe:	16 30       	cpi	r17, 0x06	; 6
     a00:	59 f4       	brne	.+22     	; 0xa18 <_ZN7HMC588310InitializeEhhhh+0xd2>
     a02:	0b c0       	rjmp	.+22     	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
	{
	case DATAOUTPUTSEL_0_75HZ:					// if selected 0.75 Hz data rate
		write_value |= DATAOUTPUTRATE_0_75HZ;	// set correct bits for 0.75 Hz data rate
		break;
	case DATAOUTPUTSEL_1_5HZ:					// if selected 1.5 Hz data rate
		write_value |= DATAOUTPUTRATE_1_5HZ;	// set correct bits for 1.5 Hz data rate
     a04:	44 60       	ori	r20, 0x04	; 4
     a06:	09 c0       	rjmp	.+18     	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_3HZ:						// if selected 3 Hz data rate
		write_value |= DATAOUTPUTRATE_3HZ;		// set correct bits for 3 Hz data rate
     a08:	48 60       	ori	r20, 0x08	; 8
     a0a:	07 c0       	rjmp	.+14     	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_7_5HZ:					// if selected 7.5 Hz data rate
		write_value |= DATAOUTPUTRATE_7_5HZ;	// set correct bits for 7.5 Hz data rate
     a0c:	4c 60       	ori	r20, 0x0C	; 12
     a0e:	05 c0       	rjmp	.+10     	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_15HZ:					// if selected 15 Hz data rate
		write_value |= DATAOUTPUTRATE_15HZ;		// set correct bits for 15 Hz data rate
     a10:	40 61       	ori	r20, 0x10	; 16
     a12:	03 c0       	rjmp	.+6      	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_30HZ:					// if selected 30 Hz data rate
		write_value |= DATAOUTPUTRATE_30HZ;		// set correct bits for 30 Hz data rate
     a14:	44 61       	ori	r20, 0x14	; 20
     a16:	01 c0       	rjmp	.+2      	; 0xa1a <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_75HZ:					// if selected 75 Hz data rate
		write_value |= DATAOUTPUTRATE_75HZ;		// set correct bits for 75 Hz data rate
		break;
	default:									// if an invalid value is specified
		write_value |= DATAOUTPUTSEL_DEFAULT << 2;	// set bits for default value
     a18:	ee 24       	eor	r14, r14
		rtn = false;							// set return value to false, indicating failure with selection
	}

	switch (MeasBiasSel)						// determine which bits to set for selected measurement configuration bits
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	d8 16       	cp	r13, r24
     a1e:	39 f0       	breq	.+14     	; 0xa2e <_ZN7HMC588310InitializeEhhhh+0xe8>
     a20:	d8 16       	cp	r13, r24
     a22:	40 f0       	brcs	.+16     	; 0xa34 <_ZN7HMC588310InitializeEhhhh+0xee>
     a24:	82 e0       	ldi	r24, 0x02	; 2
     a26:	d8 16       	cp	r13, r24
     a28:	21 f0       	breq	.+8      	; 0xa32 <_ZN7HMC588310InitializeEhhhh+0xec>
     a2a:	ee 24       	eor	r14, r14
     a2c:	03 c0       	rjmp	.+6      	; 0xa34 <_ZN7HMC588310InitializeEhhhh+0xee>
	{
	case NORMALOPERATION_SEL:					// if selected normal operation
		write_value |= NORMALOPERATION;			// set correct bits for normal operation
		break;
	case POSITIVEBIASCONFIG_SEL:				// if selected operation with positive bias
		write_value |= POSITIVEBIASCONFIG;		// set correct bits for operation with positive bias
     a2e:	41 60       	ori	r20, 0x01	; 1
     a30:	01 c0       	rjmp	.+2      	; 0xa34 <_ZN7HMC588310InitializeEhhhh+0xee>
		break;
	case NEGATIVEBIASCONFIG_SEL:				// if selected operation with negative bias
		write_value |= NEGATIVEBIASCONFIG;		// set correct bits for operation with negative bias
     a32:	42 60       	ori	r20, 0x02	; 2
	default:									// if invalid value is specified
		write_value |= BIASSEL_DEFAULT;			// set bits for default value
		rtn = false;							// set return value to fale, indicating failure with selection
	}

	write(CONFIGREGA,write_value);				// write specified value in Config Register A
     a34:	ce 01       	movw	r24, r28
     a36:	60 e0       	ldi	r22, 0x00	; 0
     a38:	0e 94 4a 04 	call	0x894	; 0x894 <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
     a3c:	62 e3       	ldi	r22, 0x32	; 50
     a3e:	70 e0       	ldi	r23, 0x00	; 0
     a40:	80 e0       	ldi	r24, 0x00	; 0
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// prepare to write selections in config register B
	switch (MagRangeSel)						// determine which bits to set for magnetic range selection
     a48:	03 30       	cpi	r16, 0x03	; 3
     a4a:	a1 f0       	breq	.+40     	; 0xa74 <_ZN7HMC588310InitializeEhhhh+0x12e>
     a4c:	04 30       	cpi	r16, 0x04	; 4
     a4e:	28 f4       	brcc	.+10     	; 0xa5a <_ZN7HMC588310InitializeEhhhh+0x114>
     a50:	01 30       	cpi	r16, 0x01	; 1
     a52:	d9 f0       	breq	.+54     	; 0xa8a <_ZN7HMC588310InitializeEhhhh+0x144>
     a54:	02 30       	cpi	r16, 0x02	; 2
     a56:	60 f4       	brcc	.+24     	; 0xa70 <_ZN7HMC588310InitializeEhhhh+0x12a>
     a58:	09 c0       	rjmp	.+18     	; 0xa6c <_ZN7HMC588310InitializeEhhhh+0x126>
     a5a:	05 30       	cpi	r16, 0x05	; 5
     a5c:	79 f0       	breq	.+30     	; 0xa7c <_ZN7HMC588310InitializeEhhhh+0x136>
     a5e:	05 30       	cpi	r16, 0x05	; 5
     a60:	58 f0       	brcs	.+22     	; 0xa78 <_ZN7HMC588310InitializeEhhhh+0x132>
     a62:	06 30       	cpi	r16, 0x06	; 6
     a64:	69 f0       	breq	.+26     	; 0xa80 <_ZN7HMC588310InitializeEhhhh+0x13a>
     a66:	07 30       	cpi	r16, 0x07	; 7
     a68:	79 f4       	brne	.+30     	; 0xa88 <_ZN7HMC588310InitializeEhhhh+0x142>
     a6a:	0c c0       	rjmp	.+24     	; 0xa84 <_ZN7HMC588310InitializeEhhhh+0x13e>
     a6c:	40 e0       	ldi	r20, 0x00	; 0
     a6e:	0e c0       	rjmp	.+28     	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
     a70:	40 e4       	ldi	r20, 0x40	; 64
     a72:	0c c0       	rjmp	.+24     	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_1_3:						// if selected +-1.3 Gauss full-scale range
		write_value = MAGRANGE_1_3;				// set correct bits for +-1.3 Gauss full-scale range
		break;
	case MAGRANGE_SEL_1_9:						// if selected +-1.9 Gauss full-scale range
		write_value = MAGRANGE_1_9;				// set correct bits for +-1.9 Gauss full-scale range
		break;
     a74:	40 e6       	ldi	r20, 0x60	; 96
     a76:	0a c0       	rjmp	.+20     	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_2_5:						// if selected +-2.5 Gauss full-scale range
		write_value = MAGRANGE_2_5;				// set correct bits for +-2.5 Gauss full-scale range
		break;
     a78:	40 e8       	ldi	r20, 0x80	; 128
     a7a:	08 c0       	rjmp	.+16     	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_4_0:						// if selected +-4.0 Gauss full-scale range
		write_value = MAGRANGE_4_0;				// set correct bits for +-4.0 Gauss full-scale range
		break;
     a7c:	40 ea       	ldi	r20, 0xA0	; 160
     a7e:	06 c0       	rjmp	.+12     	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_4_7:						// if selected +-4.7 Gauss full-scale range
		write_value = MAGRANGE_4_7;				// set correct bits for +-4.7 Gauss full-scale range
		break;
     a80:	40 ec       	ldi	r20, 0xC0	; 192
     a82:	04 c0       	rjmp	.+8      	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_5_6:						// if selected +-5.6 Gauss full-scale range
		write_value = MAGRANGE_5_6;				// set correct bits for +-5.6 Gauss full-scale range
		break;
     a84:	40 ee       	ldi	r20, 0xE0	; 224
     a86:	02 c0       	rjmp	.+4      	; 0xa8c <_ZN7HMC588310InitializeEhhhh+0x146>
	case MAGRANGE_SEL_8_1:						// if selected +-8.1 Gauss full-scale range
		write_value = MAGRANGE_8_1;				// set correct bits for +-8.1 Gauss full-scale range
		break;
     a88:	ee 24       	eor	r14, r14
     a8a:	40 e2       	ldi	r20, 0x20	; 32
	default:									// if invalid value is specified
		write_value = MAGGAIN_SELDEFAULT << 5;	// set bits for default value
		rtn = false;							// set return value to fale, indicating failure with selection
}

	write(CONFIGREGB,write_value);				// write specified value in config register B
     a8c:	ce 01       	movw	r24, r28
     a8e:	61 e0       	ldi	r22, 0x01	; 1
     a90:	0e 94 4a 04 	call	0x894	; 0x894 <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
     a94:	62 e3       	ldi	r22, 0x32	; 50
     a96:	70 e0       	ldi	r23, 0x00	; 0
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// prepare to write selections in mode register
	write_value = CONTINUOUSCONVERSION;			// set mode to continuous conversion
	write(MODEREG,write_value);					// write specified value in mode register
     aa0:	ce 01       	movw	r24, r28
     aa2:	62 e0       	ldi	r22, 0x02	; 2
     aa4:	40 e0       	ldi	r20, 0x00	; 0
     aa6:	0e 94 4a 04 	call	0x894	; 0x894 <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
     aaa:	62 e3       	ldi	r22, 0x32	; 50
     aac:	70 e0       	ldi	r23, 0x00	; 0
     aae:	80 e0       	ldi	r24, 0x00	; 0
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	return rtn;									// return
}
     ab6:	8e 2d       	mov	r24, r14
     ab8:	df 91       	pop	r29
     aba:	cf 91       	pop	r28
     abc:	1f 91       	pop	r17
     abe:	0f 91       	pop	r16
     ac0:	ff 90       	pop	r15
     ac2:	ef 90       	pop	r14
     ac4:	df 90       	pop	r13
     ac6:	08 95       	ret

00000ac8 <loop>:

// The loop function is called in an endless loop
void loop()
{
//Add your repeated code here
}
     ac8:	08 95       	ret

00000aca <setup>:

// Do not remove the include below
#include "Imu_Kalman.h"

//The setup function is called once at startup of the sketch
void setup()
     aca:	0f 93       	push	r16
// Add your initialization code here

	Mpu6000.Initialize(	400,
						SEL_DLPF_DIS,
						SEL_GYRO_1000,
						SEL_ACCEL_4);				// initialize MPU6000 with 400 Hz sample rate, no low pass filter, +-1000 dps gyro scale, and +- 4g accel scale
     acc:	8f ed       	ldi	r24, 0xDF	; 223
     ace:	91 e0       	ldi	r25, 0x01	; 1
     ad0:	60 e9       	ldi	r22, 0x90	; 144
     ad2:	71 e0       	ldi	r23, 0x01	; 1
     ad4:	40 e0       	ldi	r20, 0x00	; 0
     ad6:	22 e0       	ldi	r18, 0x02	; 2
     ad8:	01 e0       	ldi	r16, 0x01	; 1
     ada:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <_ZN7MPU600010InitializeEjhhh>
	Hmc5883.Initialize(	SAMPLEAVERAGING_SEL_8,
						DATAOUTPUTSEL_75HZ,
						NORMALOPERATION_SEL,
						MAGRANGE_SEL_1_3);			// initialize HMC5883 with 8 sample averaging, 75 Hz data rate, normal (no bias) operation, and +-1.3 gauss scale
     ade:	80 ed       	ldi	r24, 0xD0	; 208
     ae0:	91 e0       	ldi	r25, 0x01	; 1
     ae2:	63 e0       	ldi	r22, 0x03	; 3
     ae4:	46 e0       	ldi	r20, 0x06	; 6
     ae6:	20 e0       	ldi	r18, 0x00	; 0
     ae8:	0e 94 a3 04 	call	0x946	; 0x946 <_ZN7HMC588310InitializeEhhhh>
}
     aec:	0f 91       	pop	r16
     aee:	08 95       	ret

00000af0 <_Z16MPU6000_data_intv>:
 * Scope:		public
 * Arguments:	none
 * Description:	Increments counter which tells new data is ready
 */
void MPU6000::data_int(void) {
	datacount++;
     af0:	80 91 f9 01 	lds	r24, 0x01F9
     af4:	8f 5f       	subi	r24, 0xFF	; 255
     af6:	80 93 f9 01 	sts	0x01F9, r24
 */
 void MPU6000_data_int(void)
 {
	 Mpu6000.data_int();
	 return;
 }
     afa:	08 95       	ret

00000afc <_GLOBAL__I_Mpu6000>:
 * Scope:		Public
 * Arguments:	None
 * Description:	Constructor for MPU6000 object
 */
MPU6000::MPU6000(){
	accelX = 0;							// Initial value of 0.  X-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     afc:	10 92 df 01 	sts	0x01DF, r1
     b00:	10 92 e0 01 	sts	0x01E0, r1
     b04:	10 92 e1 01 	sts	0x01E1, r1
     b08:	10 92 e2 01 	sts	0x01E2, r1
	accelY = 0;							// Initial value of 0.  Y-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     b0c:	10 92 e3 01 	sts	0x01E3, r1
     b10:	10 92 e4 01 	sts	0x01E4, r1
     b14:	10 92 e5 01 	sts	0x01E5, r1
     b18:	10 92 e6 01 	sts	0x01E6, r1
	accelZ = 0;							// Initial value of 0.  Z-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     b1c:	10 92 e7 01 	sts	0x01E7, r1
     b20:	10 92 e8 01 	sts	0x01E8, r1
     b24:	10 92 e9 01 	sts	0x01E9, r1
     b28:	10 92 ea 01 	sts	0x01EA, r1
	gyroX = 0;							// Initial value of 0.  X-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     b2c:	10 92 eb 01 	sts	0x01EB, r1
     b30:	10 92 ec 01 	sts	0x01EC, r1
     b34:	10 92 ed 01 	sts	0x01ED, r1
     b38:	10 92 ee 01 	sts	0x01EE, r1
	gyroY = 0;							// Initial value of 0.  Y-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     b3c:	10 92 ef 01 	sts	0x01EF, r1
     b40:	10 92 f0 01 	sts	0x01F0, r1
     b44:	10 92 f1 01 	sts	0x01F1, r1
     b48:	10 92 f2 01 	sts	0x01F2, r1
	gyroZ = 0;							// Initial value of 0.  Z-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     b4c:	10 92 f3 01 	sts	0x01F3, r1
     b50:	10 92 f4 01 	sts	0x01F4, r1
     b54:	10 92 f5 01 	sts	0x01F5, r1
     b58:	10 92 f6 01 	sts	0x01F6, r1
	temp = 0;							// Initial value of 0.  temperature of MPU6000, degC*2^8
     b5c:	10 92 f8 01 	sts	0x01F8, r1
     b60:	10 92 f7 01 	sts	0x01F7, r1
	datacount = 0;						// Initial value of 0.  this counter increments whenever new data is available, and decrements when it is read
     b64:	10 92 f9 01 	sts	0x01F9, r1
	identity = 0;						// Initial value of 0.  stores the identity code of the MPU6000 processor
     b68:	10 92 fa 01 	sts	0x01FA, r1
	DLPF_Select = SEL_DLPF_DEFAULT;		// Initial value of default.  stores the Digital Low Pass Filter (DLPF) cutoff frequency selection
     b6c:	10 92 fb 01 	sts	0x01FB, r1
	Gyro_Select = SEL_GYRO_DEFAULT;		// Initial value of default.  stores the gyroscope scale selection
     b70:	82 e0       	ldi	r24, 0x02	; 2
     b72:	80 93 fc 01 	sts	0x01FC, r24
	Accel_Select = SEL_ACCEL_DEFAULT;	// Initial value of default.  stores the accelerometer scale selection
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	80 93 fd 01 	sts	0x01FD, r24
 */
 void MPU6000_data_int(void)
 {
	 Mpu6000.data_int();
	 return;
 }
     b7c:	08 95       	ret

00000b7e <_ZN7MPU60008SPI_readEh>:
 * Function:	SPI_read()
 * Scope:		private
 * Arguments:	byte reg 	- MPU6000 register to write to
 * Description:	reads a register in the MPU6000 using SPI
 */
byte MPU6000::SPI_read(byte reg){
     b7e:	1f 93       	push	r17
     b80:	16 2f       	mov	r17, r22
  byte return_value;		// value to return
  byte addr = reg | 0x80; 	// Set most significant bit to signify this is a read operation
     b82:	10 68       	ori	r17, 0x80	; 128

  digitalWrite(MPU6000_CHIP_SELECT_PIN, LOW);	// set chip select low to enable SPI comms with MPU6000
     b84:	84 e0       	ldi	r24, 0x04	; 4
     b86:	60 e0       	ldi	r22, 0x00	; 0
     b88:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     b8c:	1e bd       	out	0x2e, r17	; 46
  while (!(SPSR & _BV(SPIF)))
     b8e:	0d b4       	in	r0, 0x2d	; 45
     b90:	07 fe       	sbrs	r0, 7
     b92:	fd cf       	rjmp	.-6      	; 0xb8e <_ZN7MPU60008SPI_readEh+0x10>
    ;
  return SPDR;
     b94:	8e b5       	in	r24, 0x2e	; 46
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     b96:	1e bc       	out	0x2e, r1	; 46
  while (!(SPSR & _BV(SPIF)))
     b98:	0d b4       	in	r0, 0x2d	; 45
     b9a:	07 fe       	sbrs	r0, 7
     b9c:	fd cf       	rjmp	.-6      	; 0xb98 <_ZN7MPU60008SPI_readEh+0x1a>
    ;
  return SPDR;
     b9e:	1e b5       	in	r17, 0x2e	; 46
  SPI.transfer(addr);							// first transmit the register to write to
  return_value = SPI.transfer(0);				// then receive the data from that register
  digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);	// return chip select high to disable SPI comms with MPU6000
     ba0:	84 e0       	ldi	r24, 0x04	; 4
     ba2:	61 e0       	ldi	r22, 0x01	; 1
     ba4:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>
  return(return_value);
}
     ba8:	81 2f       	mov	r24, r17
     baa:	1f 91       	pop	r17
     bac:	08 95       	ret

00000bae <_ZN7MPU60009SPI_writeEhh>:
 * Scope:		private
 * Arguments:	byte reg 	- MPU6000 register to write to
 * 				byte data	- data to write in that register
 * Description:	Writes to a register in the MPU6000 using SPI
 */
void MPU6000::SPI_write(byte reg, byte data){
     bae:	0f 93       	push	r16
     bb0:	1f 93       	push	r17
     bb2:	16 2f       	mov	r17, r22
     bb4:	04 2f       	mov	r16, r20
	  digitalWrite(MPU6000_CHIP_SELECT_PIN, LOW);	// set chip select low to enable SPI comms with MPU6000
     bb6:	84 e0       	ldi	r24, 0x04	; 4
     bb8:	60 e0       	ldi	r22, 0x00	; 0
     bba:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     bbe:	1e bd       	out	0x2e, r17	; 46
  while (!(SPSR & _BV(SPIF)))
     bc0:	0d b4       	in	r0, 0x2d	; 45
     bc2:	07 fe       	sbrs	r0, 7
     bc4:	fd cf       	rjmp	.-6      	; 0xbc0 <_ZN7MPU60009SPI_writeEhh+0x12>
    ;
  return SPDR;
     bc6:	8e b5       	in	r24, 0x2e	; 46
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     bc8:	0e bd       	out	0x2e, r16	; 46
  while (!(SPSR & _BV(SPIF)))
     bca:	0d b4       	in	r0, 0x2d	; 45
     bcc:	07 fe       	sbrs	r0, 7
     bce:	fd cf       	rjmp	.-6      	; 0xbca <_ZN7MPU60009SPI_writeEhh+0x1c>
    ;
  return SPDR;
     bd0:	8e b5       	in	r24, 0x2e	; 46
	  SPI.transfer(reg);						// first transmit the register to write to
	  SPI.transfer(data);					// then transmit the data to write
	  digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);	// return chip select high to disable SPI comms with MPU6000
     bd2:	84 e0       	ldi	r24, 0x04	; 4
     bd4:	61 e0       	ldi	r22, 0x01	; 1
     bd6:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>
	  return;
}
     bda:	1f 91       	pop	r17
     bdc:	0f 91       	pop	r16
     bde:	08 95       	ret

00000be0 <_ZN7MPU600010InitializeEjhhh>:
 * 												SEL_ACCEL_8 - Full Scale range of +- 8g.
 * 												SEL_ACCEL_16 - Full Scale range of +- 16g.
 * 												anything else - sets full scale range of +- 4g and returns false.
 * Description:	This function initializes the MPU6000 object using settings supplied in argument
 */
boolean MPU6000::Initialize(unsigned int SampleRate, byte DLPFSelect, byte GyroScaleSelect, byte AccelScaleSelect){
     be0:	cf 92       	push	r12
     be2:	df 92       	push	r13
     be4:	ef 92       	push	r14
     be6:	ff 92       	push	r15
     be8:	0f 93       	push	r16
     bea:	1f 93       	push	r17
     bec:	cf 93       	push	r28
     bee:	df 93       	push	r29
     bf0:	ec 01       	movw	r28, r24
     bf2:	7b 01       	movw	r14, r22
     bf4:	14 2f       	mov	r17, r20
     bf6:	d2 2e       	mov	r13, r18
     bf8:	c0 2e       	mov	r12, r16
	boolean rtn = true;	// value to return at end
	byte SmplRtDiv;		// Sample Rate Divisor value to be stored in MPUREG_SMPLRT_DIV register

	DLPF_Select = DLPFSelect;				// store value of DLPF cutoff
     bfa:	4c 8f       	std	Y+28, r20	; 0x1c
	Gyro_Select = GyroScaleSelect;			// store value of gyroscope scale
     bfc:	2d 8f       	std	Y+29, r18	; 0x1d
	Accel_Select = AccelScaleSelect;		// store value of accelerometer scale
     bfe:	0e 8f       	std	Y+30, r16	; 0x1e

	// MPU6000 chip select setup
	pinMode(MPU6000_CHIP_SELECT_PIN, OUTPUT);
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	61 e0       	ldi	r22, 0x01	; 1
     c04:	0e 94 91 08 	call	0x1122	; 0x1122 <pinMode>
	digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);
     c08:	84 e0       	ldi	r24, 0x04	; 4
     c0a:	61 e0       	ldi	r22, 0x01	; 1
     c0c:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <digitalWrite>

	// SPI initialization
	SPI.begin();
     c10:	0e 94 13 04 	call	0x826	; 0x826 <_ZN8SPIClass5beginEv>
	SPI.setClockDivider(SPI_CLOCK_DIV16);      // SPI at 1Mhz (on 16Mhz clock)
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	0e 94 02 04 	call	0x804	; 0x804 <_ZN8SPIClass15setClockDividerEh>
	delay(10);
     c1a:	6a e0       	ldi	r22, 0x0A	; 10
     c1c:	70 e0       	ldi	r23, 0x00	; 0
     c1e:	80 e0       	ldi	r24, 0x00	; 0
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Chip reset
	SPI_write(MPUREG_PWR_MGMT_1, BIT_H_RESET);
     c26:	ce 01       	movw	r24, r28
     c28:	6b e6       	ldi	r22, 0x6B	; 107
     c2a:	40 e8       	ldi	r20, 0x80	; 128
     c2c:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(100);
     c30:	64 e6       	ldi	r22, 0x64	; 100
     c32:	70 e0       	ldi	r23, 0x00	; 0
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Wake up device and select GyroZ clock (better performance)
	SPI_write(MPUREG_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROZ);
     c3c:	ce 01       	movw	r24, r28
     c3e:	6b e6       	ldi	r22, 0x6B	; 107
     c40:	43 e0       	ldi	r20, 0x03	; 3
     c42:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     c46:	61 e0       	ldi	r22, 0x01	; 1
     c48:	70 e0       	ldi	r23, 0x00	; 0
     c4a:	80 e0       	ldi	r24, 0x00	; 0
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Disable I2C bus (recommended on datasheet)
	SPI_write(MPUREG_USER_CTRL, BIT_I2C_IF_DIS);
     c52:	ce 01       	movw	r24, r28
     c54:	6a e6       	ldi	r22, 0x6A	; 106
     c56:	40 e1       	ldi	r20, 0x10	; 16
     c58:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     c5c:	61 e0       	ldi	r22, 0x01	; 1
     c5e:	70 e0       	ldi	r23, 0x00	; 0
     c60:	80 e0       	ldi	r24, 0x00	; 0
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Get identity of the device, 'cause why not.  Note this identifier is only really used for I2C comms which we aren't using.  But here it is.
	identity = (SPI_read(MPUREG_WHOAMI) & 0x7E);
     c68:	ce 01       	movw	r24, r28
     c6a:	65 e7       	ldi	r22, 0x75	; 117
     c6c:	0e 94 bf 05 	call	0xb7e	; 0xb7e <_ZN7MPU60008SPI_readEh>
     c70:	8e 77       	andi	r24, 0x7E	; 126
     c72:	8b 8f       	std	Y+27, r24	; 0x1b

	// Set No External Sync, and select appropriate DLPF cutoff frequency
	switch (DLPFSelect)
     c74:	13 30       	cpi	r17, 0x03	; 3
     c76:	f1 f0       	breq	.+60     	; 0xcb4 <_ZN7MPU600010InitializeEjhhh+0xd4>
     c78:	14 30       	cpi	r17, 0x04	; 4
     c7a:	28 f4       	brcc	.+10     	; 0xc86 <_ZN7MPU600010InitializeEjhhh+0xa6>
     c7c:	11 30       	cpi	r17, 0x01	; 1
     c7e:	91 f0       	breq	.+36     	; 0xca4 <_ZN7MPU600010InitializeEjhhh+0xc4>
     c80:	12 30       	cpi	r17, 0x02	; 2
     c82:	a0 f4       	brcc	.+40     	; 0xcac <_ZN7MPU600010InitializeEjhhh+0xcc>
     c84:	07 c0       	rjmp	.+14     	; 0xc94 <_ZN7MPU600010InitializeEjhhh+0xb4>
     c86:	15 30       	cpi	r17, 0x05	; 5
     c88:	e9 f0       	breq	.+58     	; 0xcc4 <_ZN7MPU600010InitializeEjhhh+0xe4>
     c8a:	15 30       	cpi	r17, 0x05	; 5
     c8c:	b8 f0       	brcs	.+46     	; 0xcbc <_ZN7MPU600010InitializeEjhhh+0xdc>
     c8e:	16 30       	cpi	r17, 0x06	; 6
     c90:	a1 f5       	brne	.+104    	; 0xcfa <_ZN7MPU600010InitializeEjhhh+0x11a>
     c92:	1c c0       	rjmp	.+56     	; 0xccc <_ZN7MPU600010InitializeEjhhh+0xec>
	{
	case SEL_DLPF_DIS:	// DLPF disabled, GyroOutRate = 8 kHz.  Also, calculate sample rate divisor value using SmplRtDiv= GyroOutRate/SampleRate - 1.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_256HZ_NOLPF);	// set bits of config register
     c94:	ce 01       	movw	r24, r28
     c96:	6a e1       	ldi	r22, 0x1A	; 26
     c98:	40 e0       	ldi	r20, 0x00	; 0
     c9a:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)8000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     c9e:	80 e4       	ldi	r24, 0x40	; 64
     ca0:	9f e1       	ldi	r25, 0x1F	; 31
     ca2:	1b c0       	rjmp	.+54     	; 0xcda <_ZN7MPU600010InitializeEjhhh+0xfa>
		break;
	case SEL_DLPF_188:	// DLPF cutoff 188 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_188HZ);		// set bits of config register
     ca4:	ce 01       	movw	r24, r28
     ca6:	6a e1       	ldi	r22, 0x1A	; 26
     ca8:	41 e0       	ldi	r20, 0x01	; 1
     caa:	13 c0       	rjmp	.+38     	; 0xcd2 <_ZN7MPU600010InitializeEjhhh+0xf2>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_98:	// DLPF cutoff 98 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_98HZ);			// set bits of config register
     cac:	ce 01       	movw	r24, r28
     cae:	6a e1       	ldi	r22, 0x1A	; 26
     cb0:	42 e0       	ldi	r20, 0x02	; 2
     cb2:	0f c0       	rjmp	.+30     	; 0xcd2 <_ZN7MPU600010InitializeEjhhh+0xf2>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_42:	// DLPF cutoff 42 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_42HZ);			// set bits of config register
     cb4:	ce 01       	movw	r24, r28
     cb6:	6a e1       	ldi	r22, 0x1A	; 26
     cb8:	43 e0       	ldi	r20, 0x03	; 3
     cba:	0b c0       	rjmp	.+22     	; 0xcd2 <_ZN7MPU600010InitializeEjhhh+0xf2>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_20:	// DLPF cutoff 20 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_20HZ);			// set bits of config register
     cbc:	ce 01       	movw	r24, r28
     cbe:	6a e1       	ldi	r22, 0x1A	; 26
     cc0:	44 e0       	ldi	r20, 0x04	; 4
     cc2:	07 c0       	rjmp	.+14     	; 0xcd2 <_ZN7MPU600010InitializeEjhhh+0xf2>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_10:	// DLPF cutoff 10 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_10HZ);			// set bits of config register
     cc4:	ce 01       	movw	r24, r28
     cc6:	6a e1       	ldi	r22, 0x1A	; 26
     cc8:	45 e0       	ldi	r20, 0x05	; 5
     cca:	03 c0       	rjmp	.+6      	; 0xcd2 <_ZN7MPU600010InitializeEjhhh+0xf2>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_5:	// DLPF cutoff 5 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_5HZ);			// set bits of config register
     ccc:	ce 01       	movw	r24, r28
     cce:	6a e1       	ldi	r22, 0x1A	; 26
     cd0:	46 e0       	ldi	r20, 0x06	; 6
     cd2:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     cd6:	88 ee       	ldi	r24, 0xE8	; 232
     cd8:	93 e0       	ldi	r25, 0x03	; 3
     cda:	b7 01       	movw	r22, r14
     cdc:	0e 94 24 09 	call	0x1248	; 0x1248 <__udivmodhi4>
     ce0:	61 15       	cp	r22, r1
     ce2:	71 05       	cpc	r23, r1
     ce4:	21 f1       	breq	.+72     	; 0xd2e <_ZN7MPU600010InitializeEjhhh+0x14e>
     ce6:	6f 3f       	cpi	r22, 0xFF	; 255
     ce8:	71 05       	cpc	r23, r1
     cea:	19 f0       	breq	.+6      	; 0xcf2 <_ZN7MPU600010InitializeEjhhh+0x112>
     cec:	10 f0       	brcs	.+4      	; 0xcf2 <_ZN7MPU600010InitializeEjhhh+0x112>
     cee:	6f ef       	ldi	r22, 0xFF	; 255
     cf0:	70 e0       	ldi	r23, 0x00	; 0
     cf2:	16 2f       	mov	r17, r22
     cf4:	11 50       	subi	r17, 0x01	; 1
     cf6:	01 e0       	ldi	r16, 0x01	; 1
     cf8:	1c c0       	rjmp	.+56     	; 0xd32 <_ZN7MPU600010InitializeEjhhh+0x152>
		break;
	default:			// DLPF disabled, GyroOutRate = 8 kHz.  return false.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | SEL_DLPF_DEFAULT );	// set bits of config register
     cfa:	ce 01       	movw	r24, r28
     cfc:	6a e1       	ldi	r22, 0x1A	; 26
     cfe:	40 e0       	ldi	r20, 0x00	; 0
     d00:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)(SEL_DLPF_DEFAULT == SEL_DLPF_DIS ? 8000:1000)/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     d04:	80 e4       	ldi	r24, 0x40	; 64
     d06:	9f e1       	ldi	r25, 0x1F	; 31
     d08:	b7 01       	movw	r22, r14
     d0a:	0e 94 24 09 	call	0x1248	; 0x1248 <__udivmodhi4>
     d0e:	61 15       	cp	r22, r1
     d10:	71 05       	cpc	r23, r1
     d12:	11 f4       	brne	.+4      	; 0xd18 <_ZN7MPU600010InitializeEjhhh+0x138>
     d14:	10 e0       	ldi	r17, 0x00	; 0
     d16:	08 c0       	rjmp	.+16     	; 0xd28 <_ZN7MPU600010InitializeEjhhh+0x148>
     d18:	6f 3f       	cpi	r22, 0xFF	; 255
     d1a:	71 05       	cpc	r23, r1
     d1c:	19 f0       	breq	.+6      	; 0xd24 <_ZN7MPU600010InitializeEjhhh+0x144>
     d1e:	10 f0       	brcs	.+4      	; 0xd24 <_ZN7MPU600010InitializeEjhhh+0x144>
     d20:	6f ef       	ldi	r22, 0xFF	; 255
     d22:	70 e0       	ldi	r23, 0x00	; 0
     d24:	16 2f       	mov	r17, r22
     d26:	11 50       	subi	r17, 0x01	; 1
		DLPF_Select = SEL_DLPF_DEFAULT;
     d28:	1c 8e       	std	Y+28, r1	; 0x1c
     d2a:	00 e0       	ldi	r16, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <_ZN7MPU600010InitializeEjhhh+0x152>
     d2e:	01 e0       	ldi	r16, 0x01	; 1
     d30:	10 e0       	ldi	r17, 0x00	; 0
		rtn = false;
	}
	delay(1);
     d32:	61 e0       	ldi	r22, 0x01	; 1
     d34:	70 e0       	ldi	r23, 0x00	; 0
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// SAMPLE RATE
	SPI_write(MPUREG_SMPLRT_DIV,SmplRtDiv);     // Set desired sample rate
     d3e:	ce 01       	movw	r24, r28
     d40:	69 e1       	ldi	r22, 0x19	; 25
     d42:	41 2f       	mov	r20, r17
     d44:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     d48:	61 e0       	ldi	r22, 0x01	; 1
     d4a:	70 e0       	ldi	r23, 0x00	; 0
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Set Gyroscope Scale and ensure it is not in self-test mode
	switch (GyroScaleSelect)
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	d8 16       	cp	r13, r24
     d58:	69 f0       	breq	.+26     	; 0xd74 <_ZN7MPU600010InitializeEjhhh+0x194>
     d5a:	d8 16       	cp	r13, r24
     d5c:	38 f0       	brcs	.+14     	; 0xd6c <_ZN7MPU600010InitializeEjhhh+0x18c>
     d5e:	82 e0       	ldi	r24, 0x02	; 2
     d60:	d8 16       	cp	r13, r24
     d62:	71 f0       	breq	.+28     	; 0xd80 <_ZN7MPU600010InitializeEjhhh+0x1a0>
     d64:	83 e0       	ldi	r24, 0x03	; 3
     d66:	d8 16       	cp	r13, r24
     d68:	99 f4       	brne	.+38     	; 0xd90 <_ZN7MPU600010InitializeEjhhh+0x1b0>
     d6a:	0e c0       	rjmp	.+28     	; 0xd88 <_ZN7MPU600010InitializeEjhhh+0x1a8>
	{
	case SEL_GYRO_250: 	// Gyro scale +-250/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_250DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 250/s
     d6c:	ce 01       	movw	r24, r28
     d6e:	6b e1       	ldi	r22, 0x1B	; 27
     d70:	40 e0       	ldi	r20, 0x00	; 0
     d72:	03 c0       	rjmp	.+6      	; 0xd7a <_ZN7MPU600010InitializeEjhhh+0x19a>
		break;
	case SEL_GYRO_500:	// Gyro scale +-500/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_500DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 500/s
     d74:	ce 01       	movw	r24, r28
     d76:	6b e1       	ldi	r22, 0x1B	; 27
     d78:	48 e0       	ldi	r20, 0x08	; 8
     d7a:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
     d7e:	10 c0       	rjmp	.+32     	; 0xda0 <_ZN7MPU600010InitializeEjhhh+0x1c0>
		break;
	case SEL_GYRO_1000:	// Gyro scale +-1000/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_1000DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 1000/s
     d80:	ce 01       	movw	r24, r28
     d82:	6b e1       	ldi	r22, 0x1B	; 27
     d84:	40 e1       	ldi	r20, 0x10	; 16
     d86:	f9 cf       	rjmp	.-14     	; 0xd7a <_ZN7MPU600010InitializeEjhhh+0x19a>
		break;
	case SEL_GYRO_2000:	// Gyro scale +-2000/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_2000DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 2000/s
     d88:	ce 01       	movw	r24, r28
     d8a:	6b e1       	ldi	r22, 0x1B	; 27
     d8c:	48 e1       	ldi	r20, 0x18	; 24
     d8e:	f5 cf       	rjmp	.-22     	; 0xd7a <_ZN7MPU600010InitializeEjhhh+0x19a>
		break;
	default:			// Gyro scale +-1000/s and return false
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | (SEL_GYRO_DEFAULT<<3));  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 1000/s
     d90:	ce 01       	movw	r24, r28
     d92:	6b e1       	ldi	r22, 0x1B	; 27
     d94:	40 e1       	ldi	r20, 0x10	; 16
     d96:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
		Gyro_Select = SEL_GYRO_DEFAULT;		// store default selection
     d9a:	82 e0       	ldi	r24, 0x02	; 2
     d9c:	8d 8f       	std	Y+29, r24	; 0x1d
     d9e:	00 e0       	ldi	r16, 0x00	; 0
		rtn = false;
	}
	delay(1);
     da0:	61 e0       	ldi	r22, 0x01	; 1
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// Set Accelerometer Scale and nsure it is not in self-test mode
	switch (AccelScaleSelect)
     dac:	81 e0       	ldi	r24, 0x01	; 1
     dae:	c8 16       	cp	r12, r24
     db0:	69 f0       	breq	.+26     	; 0xdcc <_ZN7MPU600010InitializeEjhhh+0x1ec>
     db2:	c8 16       	cp	r12, r24
     db4:	38 f0       	brcs	.+14     	; 0xdc4 <_ZN7MPU600010InitializeEjhhh+0x1e4>
     db6:	82 e0       	ldi	r24, 0x02	; 2
     db8:	c8 16       	cp	r12, r24
     dba:	71 f0       	breq	.+28     	; 0xdd8 <_ZN7MPU600010InitializeEjhhh+0x1f8>
     dbc:	83 e0       	ldi	r24, 0x03	; 3
     dbe:	c8 16       	cp	r12, r24
     dc0:	99 f4       	brne	.+38     	; 0xde8 <_ZN7MPU600010InitializeEjhhh+0x208>
     dc2:	0e c0       	rjmp	.+28     	; 0xde0 <_ZN7MPU600010InitializeEjhhh+0x200>
	{
	case SEL_ACCEL_2:	// Accel scale +-2g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_2G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 2g
     dc4:	ce 01       	movw	r24, r28
     dc6:	6c e1       	ldi	r22, 0x1C	; 28
     dc8:	40 e0       	ldi	r20, 0x00	; 0
     dca:	03 c0       	rjmp	.+6      	; 0xdd2 <_ZN7MPU600010InitializeEjhhh+0x1f2>
		break;
	case SEL_ACCEL_4:	// Accel scale +-4g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_4G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 4g
     dcc:	ce 01       	movw	r24, r28
     dce:	6c e1       	ldi	r22, 0x1C	; 28
     dd0:	48 e0       	ldi	r20, 0x08	; 8
     dd2:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
     dd6:	10 c0       	rjmp	.+32     	; 0xdf8 <_ZN7MPU600010InitializeEjhhh+0x218>
		break;
	case SEL_ACCEL_8:	// Accel scale +-8g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_8G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 8g
     dd8:	ce 01       	movw	r24, r28
     dda:	6c e1       	ldi	r22, 0x1C	; 28
     ddc:	40 e1       	ldi	r20, 0x10	; 16
     dde:	f9 cf       	rjmp	.-14     	; 0xdd2 <_ZN7MPU600010InitializeEjhhh+0x1f2>
		break;
	case SEL_ACCEL_16:	// Accel scale +-16g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_16G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 16g
     de0:	ce 01       	movw	r24, r28
     de2:	6c e1       	ldi	r22, 0x1C	; 28
     de4:	48 e1       	ldi	r20, 0x18	; 24
     de6:	f5 cf       	rjmp	.-22     	; 0xdd2 <_ZN7MPU600010InitializeEjhhh+0x1f2>
		break;
	default:			// Accel scale +-4g and return false
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | (SEL_ACCEL_DEFAULT<<3));      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 4g
     de8:	ce 01       	movw	r24, r28
     dea:	6c e1       	ldi	r22, 0x1C	; 28
     dec:	48 e0       	ldi	r20, 0x08	; 8
     dee:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
		Accel_Select = SEL_ACCEL_DEFAULT;	// store default selection
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	8e 8f       	std	Y+30, r24	; 0x1e
     df6:	00 e0       	ldi	r16, 0x00	; 0
		rtn = false;
	}
	delay(1);
     df8:	61 e0       	ldi	r22, 0x01	; 1
     dfa:	70 e0       	ldi	r23, 0x00	; 0
     dfc:	80 e0       	ldi	r24, 0x00	; 0
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// INT CFG => Interrupt on Data Ready
	SPI_write(MPUREG_INT_ENABLE,BIT_RAW_RDY_EN);         // INT: Raw data ready
     e04:	ce 01       	movw	r24, r28
     e06:	68 e3       	ldi	r22, 0x38	; 56
     e08:	41 e0       	ldi	r20, 0x01	; 1
     e0a:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     e0e:	61 e0       	ldi	r22, 0x01	; 1
     e10:	70 e0       	ldi	r23, 0x00	; 0
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>
	SPI_write(MPUREG_INT_PIN_CFG,BIT_INT_ANYRD_2CLEAR);  // INT: Clear on any read
     e1a:	ce 01       	movw	r24, r28
     e1c:	67 e3       	ldi	r22, 0x37	; 55
     e1e:	40 e1       	ldi	r20, 0x10	; 16
     e20:	0e 94 d7 05 	call	0xbae	; 0xbae <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     e24:	61 e0       	ldi	r22, 0x01	; 1
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	80 e0       	ldi	r24, 0x00	; 0
     e2a:	90 e0       	ldi	r25, 0x00	; 0
     e2c:	0e 94 fd 07 	call	0xffa	; 0xffa <delay>

	// MPU_INT is connected to INT 0. Enable interrupt on INT0
	attachInterrupt(0,MPU6000_data_int,RISING);
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	68 e7       	ldi	r22, 0x78	; 120
     e34:	75 e0       	ldi	r23, 0x05	; 5
     e36:	43 e0       	ldi	r20, 0x03	; 3
     e38:	50 e0       	ldi	r21, 0x00	; 0
     e3a:	0e 94 29 07 	call	0xe52	; 0xe52 <attachInterrupt>

	return rtn;
}
     e3e:	80 2f       	mov	r24, r16
     e40:	df 91       	pop	r29
     e42:	cf 91       	pop	r28
     e44:	1f 91       	pop	r17
     e46:	0f 91       	pop	r16
     e48:	ff 90       	pop	r15
     e4a:	ef 90       	pop	r14
     e4c:	df 90       	pop	r13
     e4e:	cf 90       	pop	r12
     e50:	08 95       	ret

00000e52 <attachInterrupt>:

static volatile voidFuncPtr intFunc[EXTERNAL_NUM_INTERRUPTS];
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
     e52:	82 30       	cpi	r24, 0x02	; 2
     e54:	00 f5       	brcc	.+64     	; 0xe96 <attachInterrupt+0x44>
    intFunc[interruptNum] = userFunc;
     e56:	e8 2f       	mov	r30, r24
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	ee 0f       	add	r30, r30
     e5c:	ff 1f       	adc	r31, r31
     e5e:	e2 50       	subi	r30, 0x02	; 2
     e60:	fe 4f       	sbci	r31, 0xFE	; 254
     e62:	71 83       	std	Z+1, r23	; 0x01
     e64:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
     e66:	88 23       	and	r24, r24
     e68:	19 f0       	breq	.+6      	; 0xe70 <attachInterrupt+0x1e>
     e6a:	81 30       	cpi	r24, 0x01	; 1
     e6c:	a1 f4       	brne	.+40     	; 0xe96 <attachInterrupt+0x44>
     e6e:	08 c0       	rjmp	.+16     	; 0xe80 <attachInterrupt+0x2e>
      EIMSK |= (1 << INT7);
      break;
#else		
    case 0:
    #if defined(EICRA) && defined(ISC00) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
     e70:	80 91 69 00 	lds	r24, 0x0069
     e74:	8c 7f       	andi	r24, 0xFC	; 252
     e76:	84 2b       	or	r24, r20
     e78:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT0);
     e7c:	e8 9a       	sbi	0x1d, 0	; 29
     e7e:	08 95       	ret
    #endif
      break;

    case 1:
    #if defined(EICRA) && defined(ISC10) && defined(ISC11) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
     e80:	80 91 69 00 	lds	r24, 0x0069
     e84:	44 0f       	add	r20, r20
     e86:	55 1f       	adc	r21, r21
     e88:	44 0f       	add	r20, r20
     e8a:	55 1f       	adc	r21, r21
     e8c:	83 7f       	andi	r24, 0xF3	; 243
     e8e:	84 2b       	or	r24, r20
     e90:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT1);
     e94:	e9 9a       	sbi	0x1d, 1	; 29
     e96:	08 95       	ret

00000e98 <__vector_1>:
    intFunc[EXTERNAL_INT_7]();
}

#else

SIGNAL(INT0_vect) {
     e98:	1f 92       	push	r1
     e9a:	0f 92       	push	r0
     e9c:	0f b6       	in	r0, 0x3f	; 63
     e9e:	0f 92       	push	r0
     ea0:	11 24       	eor	r1, r1
     ea2:	2f 93       	push	r18
     ea4:	3f 93       	push	r19
     ea6:	4f 93       	push	r20
     ea8:	5f 93       	push	r21
     eaa:	6f 93       	push	r22
     eac:	7f 93       	push	r23
     eae:	8f 93       	push	r24
     eb0:	9f 93       	push	r25
     eb2:	af 93       	push	r26
     eb4:	bf 93       	push	r27
     eb6:	ef 93       	push	r30
     eb8:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_0])
     eba:	80 91 fe 01 	lds	r24, 0x01FE
     ebe:	90 91 ff 01 	lds	r25, 0x01FF
     ec2:	89 2b       	or	r24, r25
     ec4:	29 f0       	breq	.+10     	; 0xed0 <__vector_1+0x38>
    intFunc[EXTERNAL_INT_0]();
     ec6:	e0 91 fe 01 	lds	r30, 0x01FE
     eca:	f0 91 ff 01 	lds	r31, 0x01FF
     ece:	09 95       	icall
}
     ed0:	ff 91       	pop	r31
     ed2:	ef 91       	pop	r30
     ed4:	bf 91       	pop	r27
     ed6:	af 91       	pop	r26
     ed8:	9f 91       	pop	r25
     eda:	8f 91       	pop	r24
     edc:	7f 91       	pop	r23
     ede:	6f 91       	pop	r22
     ee0:	5f 91       	pop	r21
     ee2:	4f 91       	pop	r20
     ee4:	3f 91       	pop	r19
     ee6:	2f 91       	pop	r18
     ee8:	0f 90       	pop	r0
     eea:	0f be       	out	0x3f, r0	; 63
     eec:	0f 90       	pop	r0
     eee:	1f 90       	pop	r1
     ef0:	18 95       	reti

00000ef2 <__vector_2>:

SIGNAL(INT1_vect) {
     ef2:	1f 92       	push	r1
     ef4:	0f 92       	push	r0
     ef6:	0f b6       	in	r0, 0x3f	; 63
     ef8:	0f 92       	push	r0
     efa:	11 24       	eor	r1, r1
     efc:	2f 93       	push	r18
     efe:	3f 93       	push	r19
     f00:	4f 93       	push	r20
     f02:	5f 93       	push	r21
     f04:	6f 93       	push	r22
     f06:	7f 93       	push	r23
     f08:	8f 93       	push	r24
     f0a:	9f 93       	push	r25
     f0c:	af 93       	push	r26
     f0e:	bf 93       	push	r27
     f10:	ef 93       	push	r30
     f12:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_1])
     f14:	80 91 00 02 	lds	r24, 0x0200
     f18:	90 91 01 02 	lds	r25, 0x0201
     f1c:	89 2b       	or	r24, r25
     f1e:	29 f0       	breq	.+10     	; 0xf2a <__vector_2+0x38>
    intFunc[EXTERNAL_INT_1]();
     f20:	e0 91 00 02 	lds	r30, 0x0200
     f24:	f0 91 01 02 	lds	r31, 0x0201
     f28:	09 95       	icall
}
     f2a:	ff 91       	pop	r31
     f2c:	ef 91       	pop	r30
     f2e:	bf 91       	pop	r27
     f30:	af 91       	pop	r26
     f32:	9f 91       	pop	r25
     f34:	8f 91       	pop	r24
     f36:	7f 91       	pop	r23
     f38:	6f 91       	pop	r22
     f3a:	5f 91       	pop	r21
     f3c:	4f 91       	pop	r20
     f3e:	3f 91       	pop	r19
     f40:	2f 91       	pop	r18
     f42:	0f 90       	pop	r0
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	0f 90       	pop	r0
     f48:	1f 90       	pop	r1
     f4a:	18 95       	reti

00000f4c <main>:
#include <Arduino.h>

int main(void)
     f4c:	cf 93       	push	r28
     f4e:	df 93       	push	r29
{
	init();
     f50:	0e 94 56 08 	call	0x10ac	; 0x10ac <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     f54:	0e 94 65 05 	call	0xaca	; 0xaca <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     f58:	c0 e0       	ldi	r28, 0x00	; 0
     f5a:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
     f5c:	0e 94 64 05 	call	0xac8	; 0xac8 <loop>
		if (serialEventRun) serialEventRun();
     f60:	20 97       	sbiw	r28, 0x00	; 0
     f62:	e1 f3       	breq	.-8      	; 0xf5c <main+0x10>
     f64:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     f68:	f9 cf       	rjmp	.-14     	; 0xf5c <main+0x10>

00000f6a <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
SIGNAL(TIM0_OVF_vect)
#else
SIGNAL(TIMER0_OVF_vect)
#endif
{
     f6a:	1f 92       	push	r1
     f6c:	0f 92       	push	r0
     f6e:	0f b6       	in	r0, 0x3f	; 63
     f70:	0f 92       	push	r0
     f72:	11 24       	eor	r1, r1
     f74:	2f 93       	push	r18
     f76:	3f 93       	push	r19
     f78:	8f 93       	push	r24
     f7a:	9f 93       	push	r25
     f7c:	af 93       	push	r26
     f7e:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     f80:	80 91 06 02 	lds	r24, 0x0206
     f84:	90 91 07 02 	lds	r25, 0x0207
     f88:	a0 91 08 02 	lds	r26, 0x0208
     f8c:	b0 91 09 02 	lds	r27, 0x0209
	unsigned char f = timer0_fract;
     f90:	30 91 0a 02 	lds	r19, 0x020A

	m += MILLIS_INC;
     f94:	01 96       	adiw	r24, 0x01	; 1
     f96:	a1 1d       	adc	r26, r1
     f98:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
     f9a:	23 2f       	mov	r18, r19
     f9c:	2d 5f       	subi	r18, 0xFD	; 253
	if (f >= FRACT_MAX) {
     f9e:	2d 37       	cpi	r18, 0x7D	; 125
     fa0:	20 f0       	brcs	.+8      	; 0xfaa <__vector_16+0x40>
		f -= FRACT_MAX;
     fa2:	2d 57       	subi	r18, 0x7D	; 125
		m += 1;
     fa4:	01 96       	adiw	r24, 0x01	; 1
     fa6:	a1 1d       	adc	r26, r1
     fa8:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     faa:	20 93 0a 02 	sts	0x020A, r18
	timer0_millis = m;
     fae:	80 93 06 02 	sts	0x0206, r24
     fb2:	90 93 07 02 	sts	0x0207, r25
     fb6:	a0 93 08 02 	sts	0x0208, r26
     fba:	b0 93 09 02 	sts	0x0209, r27
	timer0_overflow_count++;
     fbe:	80 91 02 02 	lds	r24, 0x0202
     fc2:	90 91 03 02 	lds	r25, 0x0203
     fc6:	a0 91 04 02 	lds	r26, 0x0204
     fca:	b0 91 05 02 	lds	r27, 0x0205
     fce:	01 96       	adiw	r24, 0x01	; 1
     fd0:	a1 1d       	adc	r26, r1
     fd2:	b1 1d       	adc	r27, r1
     fd4:	80 93 02 02 	sts	0x0202, r24
     fd8:	90 93 03 02 	sts	0x0203, r25
     fdc:	a0 93 04 02 	sts	0x0204, r26
     fe0:	b0 93 05 02 	sts	0x0205, r27
}
     fe4:	bf 91       	pop	r27
     fe6:	af 91       	pop	r26
     fe8:	9f 91       	pop	r25
     fea:	8f 91       	pop	r24
     fec:	3f 91       	pop	r19
     fee:	2f 91       	pop	r18
     ff0:	0f 90       	pop	r0
     ff2:	0f be       	out	0x3f, r0	; 63
     ff4:	0f 90       	pop	r0
     ff6:	1f 90       	pop	r1
     ff8:	18 95       	reti

00000ffa <delay>:
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
     ffa:	9b 01       	movw	r18, r22
     ffc:	ac 01       	movw	r20, r24
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
     ffe:	7f b7       	in	r23, 0x3f	; 63
	
	cli();
    1000:	f8 94       	cli
	m = timer0_overflow_count;
    1002:	80 91 02 02 	lds	r24, 0x0202
    1006:	90 91 03 02 	lds	r25, 0x0203
    100a:	a0 91 04 02 	lds	r26, 0x0204
    100e:	b0 91 05 02 	lds	r27, 0x0205
#if defined(TCNT0)
	t = TCNT0;
    1012:	66 b5       	in	r22, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    1014:	a8 9b       	sbis	0x15, 0	; 21
    1016:	05 c0       	rjmp	.+10     	; 0x1022 <delay+0x28>
    1018:	6f 3f       	cpi	r22, 0xFF	; 255
    101a:	19 f0       	breq	.+6      	; 0x1022 <delay+0x28>
		m++;
    101c:	01 96       	adiw	r24, 0x01	; 1
    101e:	a1 1d       	adc	r26, r1
    1020:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    1022:	7f bf       	out	0x3f, r23	; 63
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();
    1024:	ba 2f       	mov	r27, r26
    1026:	a9 2f       	mov	r26, r25
    1028:	98 2f       	mov	r25, r24
    102a:	88 27       	eor	r24, r24
    102c:	86 0f       	add	r24, r22
    102e:	91 1d       	adc	r25, r1
    1030:	a1 1d       	adc	r26, r1
    1032:	b1 1d       	adc	r27, r1
    1034:	62 e0       	ldi	r22, 0x02	; 2
    1036:	88 0f       	add	r24, r24
    1038:	99 1f       	adc	r25, r25
    103a:	aa 1f       	adc	r26, r26
    103c:	bb 1f       	adc	r27, r27
    103e:	6a 95       	dec	r22
    1040:	d1 f7       	brne	.-12     	; 0x1036 <delay+0x3c>
    1042:	bc 01       	movw	r22, r24
    1044:	2d c0       	rjmp	.+90     	; 0x10a0 <delay+0xa6>
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    1046:	ff b7       	in	r31, 0x3f	; 63
	
	cli();
    1048:	f8 94       	cli
	m = timer0_overflow_count;
    104a:	80 91 02 02 	lds	r24, 0x0202
    104e:	90 91 03 02 	lds	r25, 0x0203
    1052:	a0 91 04 02 	lds	r26, 0x0204
    1056:	b0 91 05 02 	lds	r27, 0x0205
#if defined(TCNT0)
	t = TCNT0;
    105a:	e6 b5       	in	r30, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    105c:	a8 9b       	sbis	0x15, 0	; 21
    105e:	05 c0       	rjmp	.+10     	; 0x106a <delay+0x70>
    1060:	ef 3f       	cpi	r30, 0xFF	; 255
    1062:	19 f0       	breq	.+6      	; 0x106a <delay+0x70>
		m++;
    1064:	01 96       	adiw	r24, 0x01	; 1
    1066:	a1 1d       	adc	r26, r1
    1068:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    106a:	ff bf       	out	0x3f, r31	; 63
void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
		if (((uint16_t)micros() - start) >= 1000) {
    106c:	ba 2f       	mov	r27, r26
    106e:	a9 2f       	mov	r26, r25
    1070:	98 2f       	mov	r25, r24
    1072:	88 27       	eor	r24, r24
    1074:	8e 0f       	add	r24, r30
    1076:	91 1d       	adc	r25, r1
    1078:	a1 1d       	adc	r26, r1
    107a:	b1 1d       	adc	r27, r1
    107c:	e2 e0       	ldi	r30, 0x02	; 2
    107e:	88 0f       	add	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	aa 1f       	adc	r26, r26
    1084:	bb 1f       	adc	r27, r27
    1086:	ea 95       	dec	r30
    1088:	d1 f7       	brne	.-12     	; 0x107e <delay+0x84>
    108a:	86 1b       	sub	r24, r22
    108c:	97 0b       	sbc	r25, r23
    108e:	88 5e       	subi	r24, 0xE8	; 232
    1090:	93 40       	sbci	r25, 0x03	; 3
    1092:	c8 f2       	brcs	.-78     	; 0x1046 <delay+0x4c>
			ms--;
    1094:	21 50       	subi	r18, 0x01	; 1
    1096:	30 40       	sbci	r19, 0x00	; 0
    1098:	40 40       	sbci	r20, 0x00	; 0
    109a:	50 40       	sbci	r21, 0x00	; 0
			start += 1000;
    109c:	68 51       	subi	r22, 0x18	; 24
    109e:	7c 4f       	sbci	r23, 0xFC	; 252

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
    10a0:	21 15       	cp	r18, r1
    10a2:	31 05       	cpc	r19, r1
    10a4:	41 05       	cpc	r20, r1
    10a6:	51 05       	cpc	r21, r1
    10a8:	71 f6       	brne	.-100    	; 0x1046 <delay+0x4c>
		if (((uint16_t)micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    10aa:	08 95       	ret

000010ac <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    10ac:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    10ae:	84 b5       	in	r24, 0x24	; 36
    10b0:	82 60       	ori	r24, 0x02	; 2
    10b2:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    10b4:	84 b5       	in	r24, 0x24	; 36
    10b6:	81 60       	ori	r24, 0x01	; 1
    10b8:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    10ba:	85 b5       	in	r24, 0x25	; 37
    10bc:	82 60       	ori	r24, 0x02	; 2
    10be:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    10c0:	85 b5       	in	r24, 0x25	; 37
    10c2:	81 60       	ori	r24, 0x01	; 1
    10c4:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    10c6:	ee e6       	ldi	r30, 0x6E	; 110
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	81 60       	ori	r24, 0x01	; 1
    10ce:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    10d0:	e1 e8       	ldi	r30, 0x81	; 129
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    10d6:	80 81       	ld	r24, Z
    10d8:	82 60       	ori	r24, 0x02	; 2
    10da:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    10dc:	80 81       	ld	r24, Z
    10de:	81 60       	ori	r24, 0x01	; 1
    10e0:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    10e2:	e0 e8       	ldi	r30, 0x80	; 128
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	81 60       	ori	r24, 0x01	; 1
    10ea:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    10ec:	e1 eb       	ldi	r30, 0xB1	; 177
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	84 60       	ori	r24, 0x04	; 4
    10f4:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    10f6:	e0 eb       	ldi	r30, 0xB0	; 176
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	81 60       	ori	r24, 0x01	; 1
    10fe:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    1100:	ea e7       	ldi	r30, 0x7A	; 122
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	84 60       	ori	r24, 0x04	; 4
    1108:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    110a:	80 81       	ld	r24, Z
    110c:	82 60       	ori	r24, 0x02	; 2
    110e:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    1110:	80 81       	ld	r24, Z
    1112:	81 60       	ori	r24, 0x01	; 1
    1114:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1116:	80 81       	ld	r24, Z
    1118:	80 68       	ori	r24, 0x80	; 128
    111a:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    111c:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    1120:	08 95       	ret

00001122 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    1122:	cf 93       	push	r28
    1124:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1126:	48 2f       	mov	r20, r24
    1128:	50 e0       	ldi	r21, 0x00	; 0
    112a:	ca 01       	movw	r24, r20
    112c:	86 56       	subi	r24, 0x66	; 102
    112e:	9f 4f       	sbci	r25, 0xFF	; 255
    1130:	fc 01       	movw	r30, r24
    1132:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    1134:	4a 57       	subi	r20, 0x7A	; 122
    1136:	5f 4f       	sbci	r21, 0xFF	; 255
    1138:	fa 01       	movw	r30, r20
    113a:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    113c:	88 23       	and	r24, r24
    113e:	69 f1       	breq	.+90     	; 0x119a <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	88 0f       	add	r24, r24
    1144:	99 1f       	adc	r25, r25
    1146:	fc 01       	movw	r30, r24
    1148:	e8 59       	subi	r30, 0x98	; 152
    114a:	ff 4f       	sbci	r31, 0xFF	; 255
    114c:	a5 91       	lpm	r26, Z+
    114e:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    1150:	fc 01       	movw	r30, r24
    1152:	ee 58       	subi	r30, 0x8E	; 142
    1154:	ff 4f       	sbci	r31, 0xFF	; 255
    1156:	c5 91       	lpm	r28, Z+
    1158:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    115a:	66 23       	and	r22, r22
    115c:	51 f4       	brne	.+20     	; 0x1172 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    115e:	2f b7       	in	r18, 0x3f	; 63
                cli();
    1160:	f8 94       	cli
		*reg &= ~bit;
    1162:	8c 91       	ld	r24, X
    1164:	93 2f       	mov	r25, r19
    1166:	90 95       	com	r25
    1168:	89 23       	and	r24, r25
    116a:	8c 93       	st	X, r24
		*out &= ~bit;
    116c:	88 81       	ld	r24, Y
    116e:	89 23       	and	r24, r25
    1170:	0b c0       	rjmp	.+22     	; 0x1188 <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    1172:	62 30       	cpi	r22, 0x02	; 2
    1174:	61 f4       	brne	.+24     	; 0x118e <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    1176:	2f b7       	in	r18, 0x3f	; 63
                cli();
    1178:	f8 94       	cli
		*reg &= ~bit;
    117a:	8c 91       	ld	r24, X
    117c:	93 2f       	mov	r25, r19
    117e:	90 95       	com	r25
    1180:	89 23       	and	r24, r25
    1182:	8c 93       	st	X, r24
		*out |= bit;
    1184:	88 81       	ld	r24, Y
    1186:	83 2b       	or	r24, r19
    1188:	88 83       	st	Y, r24
		SREG = oldSREG;
    118a:	2f bf       	out	0x3f, r18	; 63
    118c:	06 c0       	rjmp	.+12     	; 0x119a <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    118e:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1190:	f8 94       	cli
		*reg |= bit;
    1192:	8c 91       	ld	r24, X
    1194:	83 2b       	or	r24, r19
    1196:	8c 93       	st	X, r24
		SREG = oldSREG;
    1198:	9f bf       	out	0x3f, r25	; 63
	}
}
    119a:	df 91       	pop	r29
    119c:	cf 91       	pop	r28
    119e:	08 95       	ret

000011a0 <digitalWrite>:
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
	uint8_t timer = digitalPinToTimer(pin);
    11a0:	48 2f       	mov	r20, r24
    11a2:	50 e0       	ldi	r21, 0x00	; 0
    11a4:	ca 01       	movw	r24, r20
    11a6:	82 55       	subi	r24, 0x52	; 82
    11a8:	9f 4f       	sbci	r25, 0xFF	; 255
    11aa:	fc 01       	movw	r30, r24
    11ac:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    11ae:	ca 01       	movw	r24, r20
    11b0:	86 56       	subi	r24, 0x66	; 102
    11b2:	9f 4f       	sbci	r25, 0xFF	; 255
    11b4:	fc 01       	movw	r30, r24
    11b6:	94 91       	lpm	r25, Z+
	uint8_t port = digitalPinToPort(pin);
    11b8:	4a 57       	subi	r20, 0x7A	; 122
    11ba:	5f 4f       	sbci	r21, 0xFF	; 255
    11bc:	fa 01       	movw	r30, r20
    11be:	34 91       	lpm	r19, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    11c0:	33 23       	and	r19, r19
    11c2:	09 f4       	brne	.+2      	; 0x11c6 <digitalWrite+0x26>
    11c4:	40 c0       	rjmp	.+128    	; 0x1246 <digitalWrite+0xa6>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    11c6:	22 23       	and	r18, r18
    11c8:	51 f1       	breq	.+84     	; 0x121e <digitalWrite+0x7e>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    11ca:	23 30       	cpi	r18, 0x03	; 3
    11cc:	71 f0       	breq	.+28     	; 0x11ea <digitalWrite+0x4a>
    11ce:	24 30       	cpi	r18, 0x04	; 4
    11d0:	28 f4       	brcc	.+10     	; 0x11dc <digitalWrite+0x3c>
    11d2:	21 30       	cpi	r18, 0x01	; 1
    11d4:	a1 f0       	breq	.+40     	; 0x11fe <digitalWrite+0x5e>
    11d6:	22 30       	cpi	r18, 0x02	; 2
    11d8:	11 f5       	brne	.+68     	; 0x121e <digitalWrite+0x7e>
    11da:	14 c0       	rjmp	.+40     	; 0x1204 <digitalWrite+0x64>
    11dc:	26 30       	cpi	r18, 0x06	; 6
    11de:	b1 f0       	breq	.+44     	; 0x120c <digitalWrite+0x6c>
    11e0:	27 30       	cpi	r18, 0x07	; 7
    11e2:	c1 f0       	breq	.+48     	; 0x1214 <digitalWrite+0x74>
    11e4:	24 30       	cpi	r18, 0x04	; 4
    11e6:	d9 f4       	brne	.+54     	; 0x121e <digitalWrite+0x7e>
    11e8:	04 c0       	rjmp	.+8      	; 0x11f2 <digitalWrite+0x52>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    11ea:	80 91 80 00 	lds	r24, 0x0080
    11ee:	8f 77       	andi	r24, 0x7F	; 127
    11f0:	03 c0       	rjmp	.+6      	; 0x11f8 <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    11f2:	80 91 80 00 	lds	r24, 0x0080
    11f6:	8f 7d       	andi	r24, 0xDF	; 223
    11f8:	80 93 80 00 	sts	0x0080, r24
    11fc:	10 c0       	rjmp	.+32     	; 0x121e <digitalWrite+0x7e>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    11fe:	84 b5       	in	r24, 0x24	; 36
    1200:	8f 77       	andi	r24, 0x7F	; 127
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <digitalWrite+0x68>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1204:	84 b5       	in	r24, 0x24	; 36
    1206:	8f 7d       	andi	r24, 0xDF	; 223
    1208:	84 bd       	out	0x24, r24	; 36
    120a:	09 c0       	rjmp	.+18     	; 0x121e <digitalWrite+0x7e>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    120c:	80 91 b0 00 	lds	r24, 0x00B0
    1210:	8f 77       	andi	r24, 0x7F	; 127
    1212:	03 c0       	rjmp	.+6      	; 0x121a <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1214:	80 91 b0 00 	lds	r24, 0x00B0
    1218:	8f 7d       	andi	r24, 0xDF	; 223
    121a:	80 93 b0 00 	sts	0x00B0, r24

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
    121e:	e3 2f       	mov	r30, r19
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	ee 0f       	add	r30, r30
    1224:	ff 1f       	adc	r31, r31
    1226:	ee 58       	subi	r30, 0x8E	; 142
    1228:	ff 4f       	sbci	r31, 0xFF	; 255
    122a:	a5 91       	lpm	r26, Z+
    122c:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    122e:	2f b7       	in	r18, 0x3f	; 63
	cli();
    1230:	f8 94       	cli

	if (val == LOW) {
    1232:	66 23       	and	r22, r22
    1234:	21 f4       	brne	.+8      	; 0x123e <digitalWrite+0x9e>
		*out &= ~bit;
    1236:	8c 91       	ld	r24, X
    1238:	90 95       	com	r25
    123a:	89 23       	and	r24, r25
    123c:	02 c0       	rjmp	.+4      	; 0x1242 <digitalWrite+0xa2>
	} else {
		*out |= bit;
    123e:	8c 91       	ld	r24, X
    1240:	89 2b       	or	r24, r25
    1242:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    1244:	2f bf       	out	0x3f, r18	; 63
    1246:	08 95       	ret

00001248 <__udivmodhi4>:
    1248:	aa 1b       	sub	r26, r26
    124a:	bb 1b       	sub	r27, r27
    124c:	51 e1       	ldi	r21, 0x11	; 17
    124e:	07 c0       	rjmp	.+14     	; 0x125e <__udivmodhi4_ep>

00001250 <__udivmodhi4_loop>:
    1250:	aa 1f       	adc	r26, r26
    1252:	bb 1f       	adc	r27, r27
    1254:	a6 17       	cp	r26, r22
    1256:	b7 07       	cpc	r27, r23
    1258:	10 f0       	brcs	.+4      	; 0x125e <__udivmodhi4_ep>
    125a:	a6 1b       	sub	r26, r22
    125c:	b7 0b       	sbc	r27, r23

0000125e <__udivmodhi4_ep>:
    125e:	88 1f       	adc	r24, r24
    1260:	99 1f       	adc	r25, r25
    1262:	5a 95       	dec	r21
    1264:	a9 f7       	brne	.-22     	; 0x1250 <__udivmodhi4_loop>
    1266:	80 95       	com	r24
    1268:	90 95       	com	r25
    126a:	bc 01       	movw	r22, r24
    126c:	cd 01       	movw	r24, r26
    126e:	08 95       	ret

00001270 <__tablejump2__>:
    1270:	ee 0f       	add	r30, r30
    1272:	ff 1f       	adc	r31, r31

00001274 <__tablejump__>:
    1274:	05 90       	lpm	r0, Z+
    1276:	f4 91       	lpm	r31, Z+
    1278:	e0 2d       	mov	r30, r0
    127a:	09 94       	ijmp

0000127c <_exit>:
    127c:	f8 94       	cli

0000127e <__stop_program>:
    127e:	ff cf       	rjmp	.-2      	; 0x127e <__stop_program>
