
hydro_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005430  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080055b8  080055b8  000155b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055c8  080055c8  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  080055c8  080055c8  000155c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055d0  080055d0  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055d0  080055d0  000155d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055d4  080055d4  000155d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080055d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000028  080055fc  00020028  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  080055fc  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011534  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002812  00000000  00000000  00031581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  00033d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af8  00000000  00000000  000349c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000209b7  00000000  00000000  000354c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f294  00000000  00000000  00055e77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4735  00000000  00000000  0006510b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00129840  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034b8  00000000  00000000  00129894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080055a0 	.word	0x080055a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	080055a0 	.word	0x080055a0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_frsub>:
 8000b64:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b68:	e002      	b.n	8000b70 <__addsf3>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_fsub>:
 8000b6c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b70 <__addsf3>:
 8000b70:	0042      	lsls	r2, r0, #1
 8000b72:	bf1f      	itttt	ne
 8000b74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b78:	ea92 0f03 	teqne	r2, r3
 8000b7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b84:	d06a      	beq.n	8000c5c <__addsf3+0xec>
 8000b86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8e:	bfc1      	itttt	gt
 8000b90:	18d2      	addgt	r2, r2, r3
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	4048      	eorgt	r0, r1
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	bfb8      	it	lt
 8000b9a:	425b      	neglt	r3, r3
 8000b9c:	2b19      	cmp	r3, #25
 8000b9e:	bf88      	it	hi
 8000ba0:	4770      	bxhi	lr
 8000ba2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000baa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bae:	bf18      	it	ne
 8000bb0:	4240      	negne	r0, r0
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4249      	negne	r1, r1
 8000bc2:	ea92 0f03 	teq	r2, r3
 8000bc6:	d03f      	beq.n	8000c48 <__addsf3+0xd8>
 8000bc8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bcc:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd0:	eb10 000c 	adds.w	r0, r0, ip
 8000bd4:	f1c3 0320 	rsb	r3, r3, #32
 8000bd8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bdc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be0:	d502      	bpl.n	8000be8 <__addsf3+0x78>
 8000be2:	4249      	negs	r1, r1
 8000be4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bec:	d313      	bcc.n	8000c16 <__addsf3+0xa6>
 8000bee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf2:	d306      	bcc.n	8000c02 <__addsf3+0x92>
 8000bf4:	0840      	lsrs	r0, r0, #1
 8000bf6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfa:	f102 0201 	add.w	r2, r2, #1
 8000bfe:	2afe      	cmp	r2, #254	; 0xfe
 8000c00:	d251      	bcs.n	8000ca6 <__addsf3+0x136>
 8000c02:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0a:	bf08      	it	eq
 8000c0c:	f020 0001 	biceq.w	r0, r0, #1
 8000c10:	ea40 0003 	orr.w	r0, r0, r3
 8000c14:	4770      	bx	lr
 8000c16:	0049      	lsls	r1, r1, #1
 8000c18:	eb40 0000 	adc.w	r0, r0, r0
 8000c1c:	3a01      	subs	r2, #1
 8000c1e:	bf28      	it	cs
 8000c20:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c24:	d2ed      	bcs.n	8000c02 <__addsf3+0x92>
 8000c26:	fab0 fc80 	clz	ip, r0
 8000c2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c36:	bfaa      	itet	ge
 8000c38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c3c:	4252      	neglt	r2, r2
 8000c3e:	4318      	orrge	r0, r3
 8000c40:	bfbc      	itt	lt
 8000c42:	40d0      	lsrlt	r0, r2
 8000c44:	4318      	orrlt	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	f092 0f00 	teq	r2, #0
 8000c4c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c50:	bf06      	itte	eq
 8000c52:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c56:	3201      	addeq	r2, #1
 8000c58:	3b01      	subne	r3, #1
 8000c5a:	e7b5      	b.n	8000bc8 <__addsf3+0x58>
 8000c5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c64:	bf18      	it	ne
 8000c66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6a:	d021      	beq.n	8000cb0 <__addsf3+0x140>
 8000c6c:	ea92 0f03 	teq	r2, r3
 8000c70:	d004      	beq.n	8000c7c <__addsf3+0x10c>
 8000c72:	f092 0f00 	teq	r2, #0
 8000c76:	bf08      	it	eq
 8000c78:	4608      	moveq	r0, r1
 8000c7a:	4770      	bx	lr
 8000c7c:	ea90 0f01 	teq	r0, r1
 8000c80:	bf1c      	itt	ne
 8000c82:	2000      	movne	r0, #0
 8000c84:	4770      	bxne	lr
 8000c86:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8a:	d104      	bne.n	8000c96 <__addsf3+0x126>
 8000c8c:	0040      	lsls	r0, r0, #1
 8000c8e:	bf28      	it	cs
 8000c90:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	4770      	bx	lr
 8000c96:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9a:	bf3c      	itt	cc
 8000c9c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca0:	4770      	bxcc	lr
 8000ca2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000caa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cae:	4770      	bx	lr
 8000cb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb4:	bf16      	itet	ne
 8000cb6:	4608      	movne	r0, r1
 8000cb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cbc:	4601      	movne	r1, r0
 8000cbe:	0242      	lsls	r2, r0, #9
 8000cc0:	bf06      	itte	eq
 8000cc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc6:	ea90 0f01 	teqeq	r0, r1
 8000cca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_ui2f>:
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	e004      	b.n	8000ce0 <__aeabi_i2f+0x8>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_i2f>:
 8000cd8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cdc:	bf48      	it	mi
 8000cde:	4240      	negmi	r0, r0
 8000ce0:	ea5f 0c00 	movs.w	ip, r0
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cec:	4601      	mov	r1, r0
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	e01c      	b.n	8000d2e <__aeabi_l2f+0x2a>

08000cf4 <__aeabi_ul2f>:
 8000cf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf8:	bf08      	it	eq
 8000cfa:	4770      	bxeq	lr
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e00a      	b.n	8000d18 <__aeabi_l2f+0x14>
 8000d02:	bf00      	nop

08000d04 <__aeabi_l2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d10:	d502      	bpl.n	8000d18 <__aeabi_l2f+0x14>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	ea5f 0c01 	movs.w	ip, r1
 8000d1c:	bf02      	ittt	eq
 8000d1e:	4684      	moveq	ip, r0
 8000d20:	4601      	moveq	r1, r0
 8000d22:	2000      	moveq	r0, #0
 8000d24:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d28:	bf08      	it	eq
 8000d2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d32:	fabc f28c 	clz	r2, ip
 8000d36:	3a08      	subs	r2, #8
 8000d38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d3c:	db10      	blt.n	8000d60 <__aeabi_l2f+0x5c>
 8000d3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d42:	4463      	add	r3, ip
 8000d44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d48:	f1c2 0220 	rsb	r2, r2, #32
 8000d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	eb43 0002 	adc.w	r0, r3, r2
 8000d58:	bf08      	it	eq
 8000d5a:	f020 0001 	biceq.w	r0, r0, #1
 8000d5e:	4770      	bx	lr
 8000d60:	f102 0220 	add.w	r2, r2, #32
 8000d64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d68:	f1c2 0220 	rsb	r2, r2, #32
 8000d6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d70:	fa21 f202 	lsr.w	r2, r1, r2
 8000d74:	eb43 0002 	adc.w	r0, r3, r2
 8000d78:	bf08      	it	eq
 8000d7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_fmul>:
 8000d80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d88:	bf1e      	ittt	ne
 8000d8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8e:	ea92 0f0c 	teqne	r2, ip
 8000d92:	ea93 0f0c 	teqne	r3, ip
 8000d96:	d06f      	beq.n	8000e78 <__aeabi_fmul+0xf8>
 8000d98:	441a      	add	r2, r3
 8000d9a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9e:	0240      	lsls	r0, r0, #9
 8000da0:	bf18      	it	ne
 8000da2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da6:	d01e      	beq.n	8000de6 <__aeabi_fmul+0x66>
 8000da8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db4:	fba0 3101 	umull	r3, r1, r0, r1
 8000db8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dbc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc0:	bf3e      	ittt	cc
 8000dc2:	0049      	lslcc	r1, r1, #1
 8000dc4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc8:	005b      	lslcc	r3, r3, #1
 8000dca:	ea40 0001 	orr.w	r0, r0, r1
 8000dce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd2:	2afd      	cmp	r2, #253	; 0xfd
 8000dd4:	d81d      	bhi.n	8000e12 <__aeabi_fmul+0x92>
 8000dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dde:	bf08      	it	eq
 8000de0:	f020 0001 	biceq.w	r0, r0, #1
 8000de4:	4770      	bx	lr
 8000de6:	f090 0f00 	teq	r0, #0
 8000dea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dee:	bf08      	it	eq
 8000df0:	0249      	lsleq	r1, r1, #9
 8000df2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfa:	3a7f      	subs	r2, #127	; 0x7f
 8000dfc:	bfc2      	ittt	gt
 8000dfe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e02:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e06:	4770      	bxgt	lr
 8000e08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	3a01      	subs	r2, #1
 8000e12:	dc5d      	bgt.n	8000ed0 <__aeabi_fmul+0x150>
 8000e14:	f112 0f19 	cmn.w	r2, #25
 8000e18:	bfdc      	itt	le
 8000e1a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1e:	4770      	bxle	lr
 8000e20:	f1c2 0200 	rsb	r2, r2, #0
 8000e24:	0041      	lsls	r1, r0, #1
 8000e26:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2a:	f1c2 0220 	rsb	r2, r2, #32
 8000e2e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e32:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e36:	f140 0000 	adc.w	r0, r0, #0
 8000e3a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3e:	bf08      	it	eq
 8000e40:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e44:	4770      	bx	lr
 8000e46:	f092 0f00 	teq	r2, #0
 8000e4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4e:	bf02      	ittt	eq
 8000e50:	0040      	lsleq	r0, r0, #1
 8000e52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e56:	3a01      	subeq	r2, #1
 8000e58:	d0f9      	beq.n	8000e4e <__aeabi_fmul+0xce>
 8000e5a:	ea40 000c 	orr.w	r0, r0, ip
 8000e5e:	f093 0f00 	teq	r3, #0
 8000e62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0049      	lsleq	r1, r1, #1
 8000e6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6e:	3b01      	subeq	r3, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xe6>
 8000e72:	ea41 010c 	orr.w	r1, r1, ip
 8000e76:	e78f      	b.n	8000d98 <__aeabi_fmul+0x18>
 8000e78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e7c:	ea92 0f0c 	teq	r2, ip
 8000e80:	bf18      	it	ne
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d00a      	beq.n	8000e9e <__aeabi_fmul+0x11e>
 8000e88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e8c:	bf18      	it	ne
 8000e8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e92:	d1d8      	bne.n	8000e46 <__aeabi_fmul+0xc6>
 8000e94:	ea80 0001 	eor.w	r0, r0, r1
 8000e98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e9c:	4770      	bx	lr
 8000e9e:	f090 0f00 	teq	r0, #0
 8000ea2:	bf17      	itett	ne
 8000ea4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea8:	4608      	moveq	r0, r1
 8000eaa:	f091 0f00 	teqne	r1, #0
 8000eae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb2:	d014      	beq.n	8000ede <__aeabi_fmul+0x15e>
 8000eb4:	ea92 0f0c 	teq	r2, ip
 8000eb8:	d101      	bne.n	8000ebe <__aeabi_fmul+0x13e>
 8000eba:	0242      	lsls	r2, r0, #9
 8000ebc:	d10f      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ebe:	ea93 0f0c 	teq	r3, ip
 8000ec2:	d103      	bne.n	8000ecc <__aeabi_fmul+0x14c>
 8000ec4:	024b      	lsls	r3, r1, #9
 8000ec6:	bf18      	it	ne
 8000ec8:	4608      	movne	r0, r1
 8000eca:	d108      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ecc:	ea80 0001 	eor.w	r0, r0, r1
 8000ed0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000edc:	4770      	bx	lr
 8000ede:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee6:	4770      	bx	lr

08000ee8 <__aeabi_fdiv>:
 8000ee8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef0:	bf1e      	ittt	ne
 8000ef2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef6:	ea92 0f0c 	teqne	r2, ip
 8000efa:	ea93 0f0c 	teqne	r3, ip
 8000efe:	d069      	beq.n	8000fd4 <__aeabi_fdiv+0xec>
 8000f00:	eba2 0203 	sub.w	r2, r2, r3
 8000f04:	ea80 0c01 	eor.w	ip, r0, r1
 8000f08:	0249      	lsls	r1, r1, #9
 8000f0a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0e:	d037      	beq.n	8000f80 <__aeabi_fdiv+0x98>
 8000f10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f14:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f18:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f20:	428b      	cmp	r3, r1
 8000f22:	bf38      	it	cc
 8000f24:	005b      	lslcc	r3, r3, #1
 8000f26:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	bf24      	itt	cs
 8000f32:	1a5b      	subcs	r3, r3, r1
 8000f34:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f38:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f3c:	bf24      	itt	cs
 8000f3e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f42:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f46:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4a:	bf24      	itt	cs
 8000f4c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f54:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f58:	bf24      	itt	cs
 8000f5a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	bf18      	it	ne
 8000f66:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6a:	d1e0      	bne.n	8000f2e <__aeabi_fdiv+0x46>
 8000f6c:	2afd      	cmp	r2, #253	; 0xfd
 8000f6e:	f63f af50 	bhi.w	8000e12 <__aeabi_fmul+0x92>
 8000f72:	428b      	cmp	r3, r1
 8000f74:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f78:	bf08      	it	eq
 8000f7a:	f020 0001 	biceq.w	r0, r0, #1
 8000f7e:	4770      	bx	lr
 8000f80:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f84:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f88:	327f      	adds	r2, #127	; 0x7f
 8000f8a:	bfc2      	ittt	gt
 8000f8c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f90:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f94:	4770      	bxgt	lr
 8000f96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	3a01      	subs	r2, #1
 8000fa0:	e737      	b.n	8000e12 <__aeabi_fmul+0x92>
 8000fa2:	f092 0f00 	teq	r2, #0
 8000fa6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000faa:	bf02      	ittt	eq
 8000fac:	0040      	lsleq	r0, r0, #1
 8000fae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb2:	3a01      	subeq	r2, #1
 8000fb4:	d0f9      	beq.n	8000faa <__aeabi_fdiv+0xc2>
 8000fb6:	ea40 000c 	orr.w	r0, r0, ip
 8000fba:	f093 0f00 	teq	r3, #0
 8000fbe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0049      	lsleq	r1, r1, #1
 8000fc6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fca:	3b01      	subeq	r3, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xda>
 8000fce:	ea41 010c 	orr.w	r1, r1, ip
 8000fd2:	e795      	b.n	8000f00 <__aeabi_fdiv+0x18>
 8000fd4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd8:	ea92 0f0c 	teq	r2, ip
 8000fdc:	d108      	bne.n	8000ff0 <__aeabi_fdiv+0x108>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	f47f af7d 	bne.w	8000ede <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	f47f af70 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8000fec:	4608      	mov	r0, r1
 8000fee:	e776      	b.n	8000ede <__aeabi_fmul+0x15e>
 8000ff0:	ea93 0f0c 	teq	r3, ip
 8000ff4:	d104      	bne.n	8001000 <__aeabi_fdiv+0x118>
 8000ff6:	024b      	lsls	r3, r1, #9
 8000ff8:	f43f af4c 	beq.w	8000e94 <__aeabi_fmul+0x114>
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e76e      	b.n	8000ede <__aeabi_fmul+0x15e>
 8001000:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001004:	bf18      	it	ne
 8001006:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100a:	d1ca      	bne.n	8000fa2 <__aeabi_fdiv+0xba>
 800100c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001010:	f47f af5c 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8001014:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001018:	f47f af3c 	bne.w	8000e94 <__aeabi_fmul+0x114>
 800101c:	e75f      	b.n	8000ede <__aeabi_fmul+0x15e>
 800101e:	bf00      	nop

08001020 <__gesf2>:
 8001020:	f04f 3cff 	mov.w	ip, #4294967295
 8001024:	e006      	b.n	8001034 <__cmpsf2+0x4>
 8001026:	bf00      	nop

08001028 <__lesf2>:
 8001028:	f04f 0c01 	mov.w	ip, #1
 800102c:	e002      	b.n	8001034 <__cmpsf2+0x4>
 800102e:	bf00      	nop

08001030 <__cmpsf2>:
 8001030:	f04f 0c01 	mov.w	ip, #1
 8001034:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001038:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800103c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001040:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001044:	bf18      	it	ne
 8001046:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104a:	d011      	beq.n	8001070 <__cmpsf2+0x40>
 800104c:	b001      	add	sp, #4
 800104e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001052:	bf18      	it	ne
 8001054:	ea90 0f01 	teqne	r0, r1
 8001058:	bf58      	it	pl
 800105a:	ebb2 0003 	subspl.w	r0, r2, r3
 800105e:	bf88      	it	hi
 8001060:	17c8      	asrhi	r0, r1, #31
 8001062:	bf38      	it	cc
 8001064:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001068:	bf18      	it	ne
 800106a:	f040 0001 	orrne.w	r0, r0, #1
 800106e:	4770      	bx	lr
 8001070:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001074:	d102      	bne.n	800107c <__cmpsf2+0x4c>
 8001076:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107a:	d105      	bne.n	8001088 <__cmpsf2+0x58>
 800107c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001080:	d1e4      	bne.n	800104c <__cmpsf2+0x1c>
 8001082:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001086:	d0e1      	beq.n	800104c <__cmpsf2+0x1c>
 8001088:	f85d 0b04 	ldr.w	r0, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <__aeabi_cfrcmple>:
 8001090:	4684      	mov	ip, r0
 8001092:	4608      	mov	r0, r1
 8001094:	4661      	mov	r1, ip
 8001096:	e7ff      	b.n	8001098 <__aeabi_cfcmpeq>

08001098 <__aeabi_cfcmpeq>:
 8001098:	b50f      	push	{r0, r1, r2, r3, lr}
 800109a:	f7ff ffc9 	bl	8001030 <__cmpsf2>
 800109e:	2800      	cmp	r0, #0
 80010a0:	bf48      	it	mi
 80010a2:	f110 0f00 	cmnmi.w	r0, #0
 80010a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a8 <__aeabi_fcmpeq>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff fff4 	bl	8001098 <__aeabi_cfcmpeq>
 80010b0:	bf0c      	ite	eq
 80010b2:	2001      	moveq	r0, #1
 80010b4:	2000      	movne	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmplt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffea 	bl	8001098 <__aeabi_cfcmpeq>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmple>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffe0 	bl	8001098 <__aeabi_cfcmpeq>
 80010d8:	bf94      	ite	ls
 80010da:	2001      	movls	r0, #1
 80010dc:	2000      	movhi	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_fcmpge>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff ffd2 	bl	8001090 <__aeabi_cfrcmple>
 80010ec:	bf94      	ite	ls
 80010ee:	2001      	movls	r0, #1
 80010f0:	2000      	movhi	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmpgt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffc8 	bl	8001090 <__aeabi_cfrcmple>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_f2iz>:
 800110c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001110:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001114:	d30f      	bcc.n	8001136 <__aeabi_f2iz+0x2a>
 8001116:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111e:	d90d      	bls.n	800113c <__aeabi_f2iz+0x30>
 8001120:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001124:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001128:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	bf18      	it	ne
 8001132:	4240      	negne	r0, r0
 8001134:	4770      	bx	lr
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4770      	bx	lr
 800113c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001140:	d101      	bne.n	8001146 <__aeabi_f2iz+0x3a>
 8001142:	0242      	lsls	r2, r0, #9
 8001144:	d105      	bne.n	8001152 <__aeabi_f2iz+0x46>
 8001146:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114a:	bf08      	it	eq
 800114c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr

08001158 <__aeabi_f2uiz>:
 8001158:	0042      	lsls	r2, r0, #1
 800115a:	d20e      	bcs.n	800117a <__aeabi_f2uiz+0x22>
 800115c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001160:	d30b      	bcc.n	800117a <__aeabi_f2uiz+0x22>
 8001162:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001166:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116a:	d409      	bmi.n	8001180 <__aeabi_f2uiz+0x28>
 800116c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001170:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001174:	fa23 f002 	lsr.w	r0, r3, r2
 8001178:	4770      	bx	lr
 800117a:	f04f 0000 	mov.w	r0, #0
 800117e:	4770      	bx	lr
 8001180:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001184:	d101      	bne.n	800118a <__aeabi_f2uiz+0x32>
 8001186:	0242      	lsls	r2, r0, #9
 8001188:	d102      	bne.n	8001190 <__aeabi_f2uiz+0x38>
 800118a:	f04f 30ff 	mov.w	r0, #4294967295
 800118e:	4770      	bx	lr
 8001190:	f04f 0000 	mov.w	r0, #0
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop

08001198 <__aeabi_uldivmod>:
 8001198:	b953      	cbnz	r3, 80011b0 <__aeabi_uldivmod+0x18>
 800119a:	b94a      	cbnz	r2, 80011b0 <__aeabi_uldivmod+0x18>
 800119c:	2900      	cmp	r1, #0
 800119e:	bf08      	it	eq
 80011a0:	2800      	cmpeq	r0, #0
 80011a2:	bf1c      	itt	ne
 80011a4:	f04f 31ff 	movne.w	r1, #4294967295
 80011a8:	f04f 30ff 	movne.w	r0, #4294967295
 80011ac:	f000 b96e 	b.w	800148c <__aeabi_idiv0>
 80011b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b8:	f000 f806 	bl	80011c8 <__udivmoddi4>
 80011bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c4:	b004      	add	sp, #16
 80011c6:	4770      	bx	lr

080011c8 <__udivmoddi4>:
 80011c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011cc:	9e08      	ldr	r6, [sp, #32]
 80011ce:	460d      	mov	r5, r1
 80011d0:	4604      	mov	r4, r0
 80011d2:	468e      	mov	lr, r1
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f040 8083 	bne.w	80012e0 <__udivmoddi4+0x118>
 80011da:	428a      	cmp	r2, r1
 80011dc:	4617      	mov	r7, r2
 80011de:	d947      	bls.n	8001270 <__udivmoddi4+0xa8>
 80011e0:	fab2 f382 	clz	r3, r2
 80011e4:	b14b      	cbz	r3, 80011fa <__udivmoddi4+0x32>
 80011e6:	f1c3 0120 	rsb	r1, r3, #32
 80011ea:	fa05 fe03 	lsl.w	lr, r5, r3
 80011ee:	fa20 f101 	lsr.w	r1, r0, r1
 80011f2:	409f      	lsls	r7, r3
 80011f4:	ea41 0e0e 	orr.w	lr, r1, lr
 80011f8:	409c      	lsls	r4, r3
 80011fa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80011fe:	fbbe fcf8 	udiv	ip, lr, r8
 8001202:	fa1f f987 	uxth.w	r9, r7
 8001206:	fb08 e21c 	mls	r2, r8, ip, lr
 800120a:	fb0c f009 	mul.w	r0, ip, r9
 800120e:	0c21      	lsrs	r1, r4, #16
 8001210:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001214:	4290      	cmp	r0, r2
 8001216:	d90a      	bls.n	800122e <__udivmoddi4+0x66>
 8001218:	18ba      	adds	r2, r7, r2
 800121a:	f10c 31ff 	add.w	r1, ip, #4294967295
 800121e:	f080 8118 	bcs.w	8001452 <__udivmoddi4+0x28a>
 8001222:	4290      	cmp	r0, r2
 8001224:	f240 8115 	bls.w	8001452 <__udivmoddi4+0x28a>
 8001228:	f1ac 0c02 	sub.w	ip, ip, #2
 800122c:	443a      	add	r2, r7
 800122e:	1a12      	subs	r2, r2, r0
 8001230:	fbb2 f0f8 	udiv	r0, r2, r8
 8001234:	fb08 2210 	mls	r2, r8, r0, r2
 8001238:	fb00 f109 	mul.w	r1, r0, r9
 800123c:	b2a4      	uxth	r4, r4
 800123e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001242:	42a1      	cmp	r1, r4
 8001244:	d909      	bls.n	800125a <__udivmoddi4+0x92>
 8001246:	193c      	adds	r4, r7, r4
 8001248:	f100 32ff 	add.w	r2, r0, #4294967295
 800124c:	f080 8103 	bcs.w	8001456 <__udivmoddi4+0x28e>
 8001250:	42a1      	cmp	r1, r4
 8001252:	f240 8100 	bls.w	8001456 <__udivmoddi4+0x28e>
 8001256:	3802      	subs	r0, #2
 8001258:	443c      	add	r4, r7
 800125a:	1a64      	subs	r4, r4, r1
 800125c:	2100      	movs	r1, #0
 800125e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001262:	b11e      	cbz	r6, 800126c <__udivmoddi4+0xa4>
 8001264:	2200      	movs	r2, #0
 8001266:	40dc      	lsrs	r4, r3
 8001268:	e9c6 4200 	strd	r4, r2, [r6]
 800126c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001270:	b902      	cbnz	r2, 8001274 <__udivmoddi4+0xac>
 8001272:	deff      	udf	#255	; 0xff
 8001274:	fab2 f382 	clz	r3, r2
 8001278:	2b00      	cmp	r3, #0
 800127a:	d14f      	bne.n	800131c <__udivmoddi4+0x154>
 800127c:	1a8d      	subs	r5, r1, r2
 800127e:	2101      	movs	r1, #1
 8001280:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001284:	fa1f f882 	uxth.w	r8, r2
 8001288:	fbb5 fcfe 	udiv	ip, r5, lr
 800128c:	fb0e 551c 	mls	r5, lr, ip, r5
 8001290:	fb08 f00c 	mul.w	r0, r8, ip
 8001294:	0c22      	lsrs	r2, r4, #16
 8001296:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800129a:	42a8      	cmp	r0, r5
 800129c:	d907      	bls.n	80012ae <__udivmoddi4+0xe6>
 800129e:	197d      	adds	r5, r7, r5
 80012a0:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012a4:	d202      	bcs.n	80012ac <__udivmoddi4+0xe4>
 80012a6:	42a8      	cmp	r0, r5
 80012a8:	f200 80e9 	bhi.w	800147e <__udivmoddi4+0x2b6>
 80012ac:	4694      	mov	ip, r2
 80012ae:	1a2d      	subs	r5, r5, r0
 80012b0:	fbb5 f0fe 	udiv	r0, r5, lr
 80012b4:	fb0e 5510 	mls	r5, lr, r0, r5
 80012b8:	fb08 f800 	mul.w	r8, r8, r0
 80012bc:	b2a4      	uxth	r4, r4
 80012be:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012c2:	45a0      	cmp	r8, r4
 80012c4:	d907      	bls.n	80012d6 <__udivmoddi4+0x10e>
 80012c6:	193c      	adds	r4, r7, r4
 80012c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80012cc:	d202      	bcs.n	80012d4 <__udivmoddi4+0x10c>
 80012ce:	45a0      	cmp	r8, r4
 80012d0:	f200 80d9 	bhi.w	8001486 <__udivmoddi4+0x2be>
 80012d4:	4610      	mov	r0, r2
 80012d6:	eba4 0408 	sub.w	r4, r4, r8
 80012da:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012de:	e7c0      	b.n	8001262 <__udivmoddi4+0x9a>
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d908      	bls.n	80012f6 <__udivmoddi4+0x12e>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	f000 80b1 	beq.w	800144c <__udivmoddi4+0x284>
 80012ea:	2100      	movs	r1, #0
 80012ec:	e9c6 0500 	strd	r0, r5, [r6]
 80012f0:	4608      	mov	r0, r1
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	fab3 f183 	clz	r1, r3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d14b      	bne.n	8001396 <__udivmoddi4+0x1ce>
 80012fe:	42ab      	cmp	r3, r5
 8001300:	d302      	bcc.n	8001308 <__udivmoddi4+0x140>
 8001302:	4282      	cmp	r2, r0
 8001304:	f200 80b9 	bhi.w	800147a <__udivmoddi4+0x2b2>
 8001308:	1a84      	subs	r4, r0, r2
 800130a:	eb65 0303 	sbc.w	r3, r5, r3
 800130e:	2001      	movs	r0, #1
 8001310:	469e      	mov	lr, r3
 8001312:	2e00      	cmp	r6, #0
 8001314:	d0aa      	beq.n	800126c <__udivmoddi4+0xa4>
 8001316:	e9c6 4e00 	strd	r4, lr, [r6]
 800131a:	e7a7      	b.n	800126c <__udivmoddi4+0xa4>
 800131c:	409f      	lsls	r7, r3
 800131e:	f1c3 0220 	rsb	r2, r3, #32
 8001322:	40d1      	lsrs	r1, r2
 8001324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001328:	fbb1 f0fe 	udiv	r0, r1, lr
 800132c:	fa1f f887 	uxth.w	r8, r7
 8001330:	fb0e 1110 	mls	r1, lr, r0, r1
 8001334:	fa24 f202 	lsr.w	r2, r4, r2
 8001338:	409d      	lsls	r5, r3
 800133a:	fb00 fc08 	mul.w	ip, r0, r8
 800133e:	432a      	orrs	r2, r5
 8001340:	0c15      	lsrs	r5, r2, #16
 8001342:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001346:	45ac      	cmp	ip, r5
 8001348:	fa04 f403 	lsl.w	r4, r4, r3
 800134c:	d909      	bls.n	8001362 <__udivmoddi4+0x19a>
 800134e:	197d      	adds	r5, r7, r5
 8001350:	f100 31ff 	add.w	r1, r0, #4294967295
 8001354:	f080 808f 	bcs.w	8001476 <__udivmoddi4+0x2ae>
 8001358:	45ac      	cmp	ip, r5
 800135a:	f240 808c 	bls.w	8001476 <__udivmoddi4+0x2ae>
 800135e:	3802      	subs	r0, #2
 8001360:	443d      	add	r5, r7
 8001362:	eba5 050c 	sub.w	r5, r5, ip
 8001366:	fbb5 f1fe 	udiv	r1, r5, lr
 800136a:	fb0e 5c11 	mls	ip, lr, r1, r5
 800136e:	fb01 f908 	mul.w	r9, r1, r8
 8001372:	b295      	uxth	r5, r2
 8001374:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001378:	45a9      	cmp	r9, r5
 800137a:	d907      	bls.n	800138c <__udivmoddi4+0x1c4>
 800137c:	197d      	adds	r5, r7, r5
 800137e:	f101 32ff 	add.w	r2, r1, #4294967295
 8001382:	d274      	bcs.n	800146e <__udivmoddi4+0x2a6>
 8001384:	45a9      	cmp	r9, r5
 8001386:	d972      	bls.n	800146e <__udivmoddi4+0x2a6>
 8001388:	3902      	subs	r1, #2
 800138a:	443d      	add	r5, r7
 800138c:	eba5 0509 	sub.w	r5, r5, r9
 8001390:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001394:	e778      	b.n	8001288 <__udivmoddi4+0xc0>
 8001396:	f1c1 0720 	rsb	r7, r1, #32
 800139a:	408b      	lsls	r3, r1
 800139c:	fa22 fc07 	lsr.w	ip, r2, r7
 80013a0:	ea4c 0c03 	orr.w	ip, ip, r3
 80013a4:	fa25 f407 	lsr.w	r4, r5, r7
 80013a8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013ac:	fbb4 f9fe 	udiv	r9, r4, lr
 80013b0:	fa1f f88c 	uxth.w	r8, ip
 80013b4:	fb0e 4419 	mls	r4, lr, r9, r4
 80013b8:	fa20 f307 	lsr.w	r3, r0, r7
 80013bc:	fb09 fa08 	mul.w	sl, r9, r8
 80013c0:	408d      	lsls	r5, r1
 80013c2:	431d      	orrs	r5, r3
 80013c4:	0c2b      	lsrs	r3, r5, #16
 80013c6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80013ca:	45a2      	cmp	sl, r4
 80013cc:	fa02 f201 	lsl.w	r2, r2, r1
 80013d0:	fa00 f301 	lsl.w	r3, r0, r1
 80013d4:	d909      	bls.n	80013ea <__udivmoddi4+0x222>
 80013d6:	eb1c 0404 	adds.w	r4, ip, r4
 80013da:	f109 30ff 	add.w	r0, r9, #4294967295
 80013de:	d248      	bcs.n	8001472 <__udivmoddi4+0x2aa>
 80013e0:	45a2      	cmp	sl, r4
 80013e2:	d946      	bls.n	8001472 <__udivmoddi4+0x2aa>
 80013e4:	f1a9 0902 	sub.w	r9, r9, #2
 80013e8:	4464      	add	r4, ip
 80013ea:	eba4 040a 	sub.w	r4, r4, sl
 80013ee:	fbb4 f0fe 	udiv	r0, r4, lr
 80013f2:	fb0e 4410 	mls	r4, lr, r0, r4
 80013f6:	fb00 fa08 	mul.w	sl, r0, r8
 80013fa:	b2ad      	uxth	r5, r5
 80013fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001400:	45a2      	cmp	sl, r4
 8001402:	d908      	bls.n	8001416 <__udivmoddi4+0x24e>
 8001404:	eb1c 0404 	adds.w	r4, ip, r4
 8001408:	f100 35ff 	add.w	r5, r0, #4294967295
 800140c:	d22d      	bcs.n	800146a <__udivmoddi4+0x2a2>
 800140e:	45a2      	cmp	sl, r4
 8001410:	d92b      	bls.n	800146a <__udivmoddi4+0x2a2>
 8001412:	3802      	subs	r0, #2
 8001414:	4464      	add	r4, ip
 8001416:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800141a:	fba0 8902 	umull	r8, r9, r0, r2
 800141e:	eba4 040a 	sub.w	r4, r4, sl
 8001422:	454c      	cmp	r4, r9
 8001424:	46c6      	mov	lr, r8
 8001426:	464d      	mov	r5, r9
 8001428:	d319      	bcc.n	800145e <__udivmoddi4+0x296>
 800142a:	d016      	beq.n	800145a <__udivmoddi4+0x292>
 800142c:	b15e      	cbz	r6, 8001446 <__udivmoddi4+0x27e>
 800142e:	ebb3 020e 	subs.w	r2, r3, lr
 8001432:	eb64 0405 	sbc.w	r4, r4, r5
 8001436:	fa04 f707 	lsl.w	r7, r4, r7
 800143a:	fa22 f301 	lsr.w	r3, r2, r1
 800143e:	431f      	orrs	r7, r3
 8001440:	40cc      	lsrs	r4, r1
 8001442:	e9c6 7400 	strd	r7, r4, [r6]
 8001446:	2100      	movs	r1, #0
 8001448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800144c:	4631      	mov	r1, r6
 800144e:	4630      	mov	r0, r6
 8001450:	e70c      	b.n	800126c <__udivmoddi4+0xa4>
 8001452:	468c      	mov	ip, r1
 8001454:	e6eb      	b.n	800122e <__udivmoddi4+0x66>
 8001456:	4610      	mov	r0, r2
 8001458:	e6ff      	b.n	800125a <__udivmoddi4+0x92>
 800145a:	4543      	cmp	r3, r8
 800145c:	d2e6      	bcs.n	800142c <__udivmoddi4+0x264>
 800145e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001462:	eb69 050c 	sbc.w	r5, r9, ip
 8001466:	3801      	subs	r0, #1
 8001468:	e7e0      	b.n	800142c <__udivmoddi4+0x264>
 800146a:	4628      	mov	r0, r5
 800146c:	e7d3      	b.n	8001416 <__udivmoddi4+0x24e>
 800146e:	4611      	mov	r1, r2
 8001470:	e78c      	b.n	800138c <__udivmoddi4+0x1c4>
 8001472:	4681      	mov	r9, r0
 8001474:	e7b9      	b.n	80013ea <__udivmoddi4+0x222>
 8001476:	4608      	mov	r0, r1
 8001478:	e773      	b.n	8001362 <__udivmoddi4+0x19a>
 800147a:	4608      	mov	r0, r1
 800147c:	e749      	b.n	8001312 <__udivmoddi4+0x14a>
 800147e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001482:	443d      	add	r5, r7
 8001484:	e713      	b.n	80012ae <__udivmoddi4+0xe6>
 8001486:	3802      	subs	r0, #2
 8001488:	443c      	add	r4, r7
 800148a:	e724      	b.n	80012d6 <__udivmoddi4+0x10e>

0800148c <__aeabi_idiv0>:
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <get_ADC_values>:
#include "main.h"
#include "ADC_driver.h"
#include "sensors.h"

float get_ADC_values()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 8001494:	4808      	ldr	r0, [pc, #32]	; (80014b8 <get_ADC_values+0x28>)
 8001496:	f001 fef5 	bl	8003284 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 800149a:	2164      	movs	r1, #100	; 0x64
 800149c:	4806      	ldr	r0, [pc, #24]	; (80014b8 <get_ADC_values+0x28>)
 800149e:	f001 ffa1 	bl	80033e4 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(&hadc2);//Read value
 80014a2:	4805      	ldr	r0, [pc, #20]	; (80014b8 <get_ADC_values+0x28>)
 80014a4:	f002 f822 	bl	80034ec <HAL_ADC_GetValue>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fc10 	bl	8000cd0 <__aeabi_ui2f>
 80014b0:	4603      	mov	r3, r0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200000d0 	.word	0x200000d0

080014bc <getMedianNum>:
#include "TDS_driver.h"
#include "main.h"
#include "sensors.h"

int getMedianNum(int bArray[], int iFilterLen)
{
 80014bc:	b4b0      	push	{r4, r5, r7}
 80014be:	b089      	sub	sp, #36	; 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
 80014c6:	466b      	mov	r3, sp
 80014c8:	461d      	mov	r5, r3
      int bTab[iFilterLen];
 80014ca:	683c      	ldr	r4, [r7, #0]
 80014cc:	1e63      	subs	r3, r4, #1
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	4623      	mov	r3, r4
 80014d2:	4618      	mov	r0, r3
 80014d4:	f04f 0100 	mov.w	r1, #0
 80014d8:	f04f 0200 	mov.w	r2, #0
 80014dc:	f04f 0300 	mov.w	r3, #0
 80014e0:	014b      	lsls	r3, r1, #5
 80014e2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80014e6:	0142      	lsls	r2, r0, #5
 80014e8:	4623      	mov	r3, r4
 80014ea:	4618      	mov	r0, r3
 80014ec:	f04f 0100 	mov.w	r1, #0
 80014f0:	f04f 0200 	mov.w	r2, #0
 80014f4:	f04f 0300 	mov.w	r3, #0
 80014f8:	014b      	lsls	r3, r1, #5
 80014fa:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80014fe:	0142      	lsls	r2, r0, #5
 8001500:	4623      	mov	r3, r4
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	3307      	adds	r3, #7
 8001506:	08db      	lsrs	r3, r3, #3
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	ebad 0d03 	sub.w	sp, sp, r3
 800150e:	466b      	mov	r3, sp
 8001510:	3303      	adds	r3, #3
 8001512:	089b      	lsrs	r3, r3, #2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	60bb      	str	r3, [r7, #8]
      for (char i = 0; i<iFilterLen; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	74fb      	strb	r3, [r7, #19]
 800151c:	e00b      	b.n	8001536 <getMedianNum+0x7a>
      bTab[i] = bArray[i];
 800151e:	7cfb      	ldrb	r3, [r7, #19]
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	7cfa      	ldrb	r2, [r7, #19]
 8001528:	6819      	ldr	r1, [r3, #0]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (char i = 0; i<iFilterLen; i++)
 8001530:	7cfb      	ldrb	r3, [r7, #19]
 8001532:	3301      	adds	r3, #1
 8001534:	74fb      	strb	r3, [r7, #19]
 8001536:	7cfb      	ldrb	r3, [r7, #19]
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	dcef      	bgt.n	800151e <getMedianNum+0x62>
      int i, j, bTemp;
      for (j = 0; j < iFilterLen - 1; j++)
 800153e:	2300      	movs	r3, #0
 8001540:	61bb      	str	r3, [r7, #24]
 8001542:	e02e      	b.n	80015a2 <getMedianNum+0xe6>
      {
      for (i = 0; i < iFilterLen - j - 1; i++)
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	e021      	b.n	800158e <getMedianNum+0xd2>
          {
        if (bTab[i] > bTab[i + 1])
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	1c59      	adds	r1, r3, #1
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800155c:	429a      	cmp	r2, r3
 800155e:	dd13      	ble.n	8001588 <getMedianNum+0xcc>
            {
        bTemp = bTab[i];
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001568:	61fb      	str	r3, [r7, #28]
            bTab[i] = bTab[i + 1];
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	1c5a      	adds	r2, r3, #1
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        bTab[i + 1] = bTemp;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	69f9      	ldr	r1, [r7, #28]
 8001584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (i = 0; i < iFilterLen - j - 1; i++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	3b01      	subs	r3, #1
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	429a      	cmp	r2, r3
 800159a:	dbd6      	blt.n	800154a <getMedianNum+0x8e>
      for (j = 0; j < iFilterLen - 1; j++)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	3301      	adds	r3, #1
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	dbcb      	blt.n	8001544 <getMedianNum+0x88>
         }
      }
      }
      if ((iFilterLen & 1) > 0)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	dd0a      	ble.n	80015cc <getMedianNum+0x110>
    bTemp = bTab[(iFilterLen - 1) / 2];
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	0fda      	lsrs	r2, r3, #31
 80015bc:	4413      	add	r3, r2
 80015be:	105b      	asrs	r3, r3, #1
 80015c0:	461a      	mov	r2, r3
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c8:	61fb      	str	r3, [r7, #28]
 80015ca:	e014      	b.n	80015f6 <getMedianNum+0x13a>
      else
    bTemp = (bTab[iFilterLen / 2] + bTab[iFilterLen / 2 - 1]) / 2;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	0fda      	lsrs	r2, r3, #31
 80015d0:	4413      	add	r3, r2
 80015d2:	105b      	asrs	r3, r3, #1
 80015d4:	461a      	mov	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	0fd9      	lsrs	r1, r3, #31
 80015e0:	440b      	add	r3, r1
 80015e2:	105b      	asrs	r3, r3, #1
 80015e4:	1e59      	subs	r1, r3, #1
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80015ec:	4413      	add	r3, r2
 80015ee:	0fda      	lsrs	r2, r3, #31
 80015f0:	4413      	add	r3, r2
 80015f2:	105b      	asrs	r3, r3, #1
 80015f4:	61fb      	str	r3, [r7, #28]
      return bTemp;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	46ad      	mov	sp, r5
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3724      	adds	r7, #36	; 0x24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bcb0      	pop	{r4, r5, r7}
 8001602:	4770      	bx	lr

08001604 <fanOn>:

float system_fan_sp = 3.5;
float plant_fan_sp = 3.5;
float heat_cool_fan_sp = 3.5; // set default fan speed values
void fanOn(TIM_HandleTypeDef sys,TIM_HandleTypeDef plant,TIM_HandleTypeDef heat_cool)
{
 8001604:	b084      	sub	sp, #16
 8001606:	b598      	push	{r3, r4, r7, lr}
 8001608:	af00      	add	r7, sp, #0
 800160a:	f107 0410 	add.w	r4, r7, #16
 800160e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

   HAL_TIM_PWM_Start(&heat_cool, TIM_CHANNEL_1);	// start heater cooler fan control
 8001612:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f003 f96d 	bl	80048f8 <HAL_TIM_PWM_Start>
   TIM1->ARR = 2879;								// sets the PWM frequency of 25Mhz
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <fanOn+0xec>)
 8001620:	f640 323f 	movw	r2, #2879	; 0xb3f
 8001624:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM1->CCR1 = (TIM1->ARR)/heat_cool_fan_sp;			// sets the fan speed
 8001626:	4b32      	ldr	r3, [pc, #200]	; (80016f0 <fanOn+0xec>)
 8001628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fb50 	bl	8000cd0 <__aeabi_ui2f>
 8001630:	4602      	mov	r2, r0
 8001632:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <fanOn+0xf0>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4619      	mov	r1, r3
 8001638:	4610      	mov	r0, r2
 800163a:	f7ff fc55 	bl	8000ee8 <__aeabi_fdiv>
 800163e:	4603      	mov	r3, r0
 8001640:	4c2b      	ldr	r4, [pc, #172]	; (80016f0 <fanOn+0xec>)
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fd88 	bl	8001158 <__aeabi_f2uiz>
 8001648:	4603      	mov	r3, r0
 800164a:	6363      	str	r3, [r4, #52]	; 0x34
   TIM1->CNT = 20500;
 800164c:	4b28      	ldr	r3, [pc, #160]	; (80016f0 <fanOn+0xec>)
 800164e:	f245 0214 	movw	r2, #20500	; 0x5014
 8001652:	625a      	str	r2, [r3, #36]	; 0x24

   HAL_TIM_PWM_Start(&sys, TIM_CHANNEL_1);			// start system fan control
 8001654:	2100      	movs	r1, #0
 8001656:	f107 0010 	add.w	r0, r7, #16
 800165a:	f003 f94d 	bl	80048f8 <HAL_TIM_PWM_Start>
   TIM3->ARR = 1439;								// sets the PWM frequency of 25Mhz
 800165e:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <fanOn+0xf4>)
 8001660:	f240 529f 	movw	r2, #1439	; 0x59f
 8001664:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM3->CCR1 = (TIM3->ARR)/system_fan_sp;				// sets the fan speed
 8001666:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <fanOn+0xf4>)
 8001668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fb30 	bl	8000cd0 <__aeabi_ui2f>
 8001670:	4602      	mov	r2, r0
 8001672:	4b22      	ldr	r3, [pc, #136]	; (80016fc <fanOn+0xf8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4610      	mov	r0, r2
 800167a:	f7ff fc35 	bl	8000ee8 <__aeabi_fdiv>
 800167e:	4603      	mov	r3, r0
 8001680:	4c1d      	ldr	r4, [pc, #116]	; (80016f8 <fanOn+0xf4>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fd68 	bl	8001158 <__aeabi_f2uiz>
 8001688:	4603      	mov	r3, r0
 800168a:	6363      	str	r3, [r4, #52]	; 0x34
   TIM3->CNT = 20500;
 800168c:	4b1a      	ldr	r3, [pc, #104]	; (80016f8 <fanOn+0xf4>)
 800168e:	f245 0214 	movw	r2, #20500	; 0x5014
 8001692:	625a      	str	r2, [r3, #36]	; 0x24
   TIM1->PSC = 0;
 8001694:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <fanOn+0xec>)
 8001696:	2200      	movs	r2, #0
 8001698:	629a      	str	r2, [r3, #40]	; 0x28

   HAL_TIM_PWM_Start(&plant, TIM_CHANNEL_1);		// start plant fan control
 800169a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f003 f929 	bl	80048f8 <HAL_TIM_PWM_Start>
   TIM3->ARR = 1439;								// sets the PWM frequency of 25Mhz
 80016a6:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <fanOn+0xf4>)
 80016a8:	f240 529f 	movw	r2, #1439	; 0x59f
 80016ac:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM3->CCR1 = (TIM3->ARR)/plant_fan_sp;				// sets the fan speed
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <fanOn+0xf4>)
 80016b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fb0c 	bl	8000cd0 <__aeabi_ui2f>
 80016b8:	4602      	mov	r2, r0
 80016ba:	4b11      	ldr	r3, [pc, #68]	; (8001700 <fanOn+0xfc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4619      	mov	r1, r3
 80016c0:	4610      	mov	r0, r2
 80016c2:	f7ff fc11 	bl	8000ee8 <__aeabi_fdiv>
 80016c6:	4603      	mov	r3, r0
 80016c8:	4c0b      	ldr	r4, [pc, #44]	; (80016f8 <fanOn+0xf4>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fd44 	bl	8001158 <__aeabi_f2uiz>
 80016d0:	4603      	mov	r3, r0
 80016d2:	6363      	str	r3, [r4, #52]	; 0x34
   TIM3->CNT = 20500;
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <fanOn+0xf4>)
 80016d6:	f245 0214 	movw	r2, #20500	; 0x5014
 80016da:	625a      	str	r2, [r3, #36]	; 0x24
   TIM1->PSC = 0;
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <fanOn+0xec>)
 80016de:	2200      	movs	r2, #0
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	e8bd 4098 	ldmia.w	sp!, {r3, r4, r7, lr}
 80016ea:	b004      	add	sp, #16
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40010000 	.word	0x40010000
 80016f4:	20000008 	.word	0x20000008
 80016f8:	40000400 	.word	0x40000400
 80016fc:	20000000 	.word	0x20000000
 8001700:	20000004 	.word	0x20000004

08001704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001706:	b0b9      	sub	sp, #228	; 0xe4
 8001708:	af32      	add	r7, sp, #200	; 0xc8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170a:	f001 fce5 	bl	80030d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170e:	f000 f859 	bl	80017c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001712:	f000 fb03 	bl	8001d1c <MX_GPIO_Init>
  MX_ADC2_Init();
 8001716:	f000 f89d 	bl	8001854 <MX_ADC2_Init>
  MX_TIM1_Init();
 800171a:	f000 f901 	bl	8001920 <MX_TIM1_Init>
  MX_TIM2_Init();
 800171e:	f000 f99f 	bl	8001a60 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001722:	f000 f9e9 	bl	8001af8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001726:	f000 fa5d 	bl	8001be4 <MX_TIM4_Init>
  MX_TIM10_Init();
 800172a:	f000 faa9 	bl	8001c80 <MX_TIM10_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  int runOnce = 1;
 800172e:	2301      	movs	r3, #1
 8001730:	617b      	str	r3, [r7, #20]
  while (1)
  {
	 double water_temp = readWaterTemp();
 8001732:	f001 f80d 	bl	8002750 <readWaterTemp>
 8001736:	e9c7 0102 	strd	r0, r1, [r7, #8]
	 float TDS = readWaterTDS();
 800173a:	f001 f879 	bl	8002830 <readWaterTDS>
 800173e:	6078      	str	r0, [r7, #4]
	 float pH = readPH();
 8001740:	f001 f9a8 	bl	8002a94 <readPH>
 8001744:	6038      	str	r0, [r7, #0]
	 HAL_Delay(100);
 8001746:	2064      	movs	r0, #100	; 0x64
 8001748:	f001 fd34 	bl	80031b4 <HAL_Delay>
	 if(runOnce != 0)
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0ef      	beq.n	8001732 <main+0x2e>
	 {
		 fanOn(htim3,htim10,htim1); 	// turn fan control on (sys_fan,plant_fan,heat_cool_fan)
 8001752:	4e18      	ldr	r6, [pc, #96]	; (80017b4 <main+0xb0>)
 8001754:	4a18      	ldr	r2, [pc, #96]	; (80017b8 <main+0xb4>)
 8001756:	ab20      	add	r3, sp, #128	; 0x80
 8001758:	4611      	mov	r1, r2
 800175a:	2248      	movs	r2, #72	; 0x48
 800175c:	4618      	mov	r0, r3
 800175e:	f003 ff09 	bl	8005574 <memcpy>
 8001762:	4a16      	ldr	r2, [pc, #88]	; (80017bc <main+0xb8>)
 8001764:	ab0e      	add	r3, sp, #56	; 0x38
 8001766:	4611      	mov	r1, r2
 8001768:	2248      	movs	r2, #72	; 0x48
 800176a:	4618      	mov	r0, r3
 800176c:	f003 ff02 	bl	8005574 <memcpy>
 8001770:	466d      	mov	r5, sp
 8001772:	f106 0410 	add.w	r4, r6, #16
 8001776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800177a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800177c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800177e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001780:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001782:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001786:	e885 0003 	stmia.w	r5, {r0, r1}
 800178a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800178e:	f7ff ff39 	bl	8001604 <fanOn>
		 doseWater(5.0, 5.0, 5.0);		// step the pump motor
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <main+0xbc>)
 8001798:	e9cd 2300 	strd	r2, r3, [sp]
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <main+0xbc>)
 80017a2:	f04f 0000 	mov.w	r0, #0
 80017a6:	4906      	ldr	r1, [pc, #24]	; (80017c0 <main+0xbc>)
 80017a8:	f000 fb61 	bl	8001e6e <doseWater>
		 runOnce = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  {
 80017b0:	e7bf      	b.n	8001732 <main+0x2e>
 80017b2:	bf00      	nop
 80017b4:	20000160 	.word	0x20000160
 80017b8:	200001bc 	.word	0x200001bc
 80017bc:	20000118 	.word	0x20000118
 80017c0:	40140000 	.word	0x40140000

080017c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b092      	sub	sp, #72	; 0x48
 80017c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ca:	f107 0318 	add.w	r3, r7, #24
 80017ce:	2230      	movs	r2, #48	; 0x30
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 fedc 	bl	8005590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d8:	1d3b      	adds	r3, r7, #4
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017e6:	2302      	movs	r3, #2
 80017e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ea:	2301      	movs	r3, #1
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ee:	2310      	movs	r3, #16
 80017f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f2:	2302      	movs	r3, #2
 80017f4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017f6:	2300      	movs	r3, #0
 80017f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017fa:	2308      	movs	r3, #8
 80017fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 216;
 80017fe:	23d8      	movs	r3, #216	; 0xd8
 8001800:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001802:	2306      	movs	r3, #6
 8001804:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001806:	2304      	movs	r3, #4
 8001808:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800180a:	f107 0318 	add.w	r3, r7, #24
 800180e:	4618      	mov	r0, r3
 8001810:	f002 fb68 	bl	8003ee4 <HAL_RCC_OscConfig>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800181a:	f000 fb23 	bl	8001e64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800181e:	230f      	movs	r3, #15
 8001820:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001822:	2302      	movs	r3, #2
 8001824:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800182a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800182e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001834:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	2102      	movs	r1, #2
 800183a:	4618      	mov	r0, r3
 800183c:	f002 fda2 	bl	8004384 <HAL_RCC_ClockConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001846:	f000 fb0d 	bl	8001e64 <Error_Handler>
  }
}
 800184a:	bf00      	nop
 800184c:	3748      	adds	r7, #72	; 0x48
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800185a:	463b      	mov	r3, r7
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN ADC2_Init 1 */
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <MX_ADC2_Init+0xc0>)
 8001868:	2201      	movs	r2, #1
 800186a:	761a      	strb	r2, [r3, #24]
  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800186c:	4b29      	ldr	r3, [pc, #164]	; (8001914 <MX_ADC2_Init+0xc0>)
 800186e:	4a2a      	ldr	r2, [pc, #168]	; (8001918 <MX_ADC2_Init+0xc4>)
 8001870:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001872:	4b28      	ldr	r3, [pc, #160]	; (8001914 <MX_ADC2_Init+0xc0>)
 8001874:	2200      	movs	r2, #0
 8001876:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001878:	4b26      	ldr	r3, [pc, #152]	; (8001914 <MX_ADC2_Init+0xc0>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800187e:	4b25      	ldr	r3, [pc, #148]	; (8001914 <MX_ADC2_Init+0xc0>)
 8001880:	2201      	movs	r2, #1
 8001882:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001884:	4b23      	ldr	r3, [pc, #140]	; (8001914 <MX_ADC2_Init+0xc0>)
 8001886:	2200      	movs	r2, #0
 8001888:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = ENABLE;
 800188a:	4b22      	ldr	r3, [pc, #136]	; (8001914 <MX_ADC2_Init+0xc0>)
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 1;
 8001892:	4b20      	ldr	r3, [pc, #128]	; (8001914 <MX_ADC2_Init+0xc0>)
 8001894:	2201      	movs	r2, #1
 8001896:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <MX_ADC2_Init+0xc0>)
 800189a:	2200      	movs	r2, #0
 800189c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800189e:	4b1d      	ldr	r3, [pc, #116]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018a0:	4a1e      	ldr	r2, [pc, #120]	; (800191c <MX_ADC2_Init+0xc8>)
 80018a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018ac:	2202      	movs	r2, #2
 80018ae:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018b8:	4b16      	ldr	r3, [pc, #88]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018be:	4815      	ldr	r0, [pc, #84]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018c0:	f001 fc9c 	bl	80031fc <HAL_ADC_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_ADC2_Init+0x7a>
  {
    Error_Handler();
 80018ca:	f000 facb 	bl	8001e64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80018ce:	2306      	movs	r3, #6
 80018d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	480d      	ldr	r0, [pc, #52]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018e0:	f001 fe10 	bl	8003504 <HAL_ADC_ConfigChannel>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_ADC2_Init+0x9a>
  {
    Error_Handler();
 80018ea:	f000 fabb 	bl	8001e64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80018ee:	2305      	movs	r3, #5
 80018f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80018f2:	2302      	movs	r3, #2
 80018f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018f6:	463b      	mov	r3, r7
 80018f8:	4619      	mov	r1, r3
 80018fa:	4806      	ldr	r0, [pc, #24]	; (8001914 <MX_ADC2_Init+0xc0>)
 80018fc:	f001 fe02 	bl	8003504 <HAL_ADC_ConfigChannel>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001906:	f000 faad 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200000d0 	.word	0x200000d0
 8001918:	40012100 	.word	0x40012100
 800191c:	0f000001 	.word	0x0f000001

08001920 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b096      	sub	sp, #88	; 0x58
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001926:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
 8001932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001934:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800193e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
 800194e:	615a      	str	r2, [r3, #20]
 8001950:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	2220      	movs	r2, #32
 8001956:	2100      	movs	r1, #0
 8001958:	4618      	mov	r0, r3
 800195a:	f003 fe19 	bl	8005590 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800195e:	4b3e      	ldr	r3, [pc, #248]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001960:	4a3e      	ldr	r2, [pc, #248]	; (8001a5c <MX_TIM1_Init+0x13c>)
 8001962:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001964:	4b3c      	ldr	r3, [pc, #240]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196a:	4b3b      	ldr	r3, [pc, #236]	; (8001a58 <MX_TIM1_Init+0x138>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001970:	4b39      	ldr	r3, [pc, #228]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001976:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001978:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <MX_TIM1_Init+0x138>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800197e:	4b36      	ldr	r3, [pc, #216]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001984:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001986:	2280      	movs	r2, #128	; 0x80
 8001988:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800198a:	4833      	ldr	r0, [pc, #204]	; (8001a58 <MX_TIM1_Init+0x138>)
 800198c:	f002 fea6 	bl	80046dc <HAL_TIM_Base_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001996:	f000 fa65 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800199a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019a4:	4619      	mov	r1, r3
 80019a6:	482c      	ldr	r0, [pc, #176]	; (8001a58 <MX_TIM1_Init+0x138>)
 80019a8:	f003 f92c 	bl	8004c04 <HAL_TIM_ConfigClockSource>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019b2:	f000 fa57 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019b6:	4828      	ldr	r0, [pc, #160]	; (8001a58 <MX_TIM1_Init+0x138>)
 80019b8:	f002 ff46 	bl	8004848 <HAL_TIM_PWM_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80019c2:	f000 fa4f 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ca:	2300      	movs	r3, #0
 80019cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019d2:	4619      	mov	r1, r3
 80019d4:	4820      	ldr	r0, [pc, #128]	; (8001a58 <MX_TIM1_Init+0x138>)
 80019d6:	f003 fcdd 	bl	8005394 <HAL_TIMEx_MasterConfigSynchronization>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019e0:	f000 fa40 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019e4:	2360      	movs	r3, #96	; 0x60
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019f0:	2300      	movs	r3, #0
 80019f2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80019f4:	2304      	movs	r3, #4
 80019f6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019f8:	2300      	movs	r3, #0
 80019fa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a04:	2200      	movs	r2, #0
 8001a06:	4619      	mov	r1, r3
 8001a08:	4813      	ldr	r0, [pc, #76]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001a0a:	f003 f83d 	bl	8004a88 <HAL_TIM_PWM_ConfigChannel>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a14:	f000 fa26 	bl	8001e64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a30:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4807      	ldr	r0, [pc, #28]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001a3c:	f003 fd24 	bl	8005488 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001a46:	f000 fa0d 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <MX_TIM1_Init+0x138>)
 8001a4c:	f001 f91a 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 8001a50:	bf00      	nop
 8001a52:	3758      	adds	r7, #88	; 0x58
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200001bc 	.word	0x200001bc
 8001a5c:	40010000 	.word	0x40010000

08001a60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a66:	f107 0308 	add.w	r3, r7, #8
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	463b      	mov	r3, r7
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001a7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36-1;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001a86:	2223      	movs	r2, #35	; 0x23
 8001a88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8a:	4b1a      	ldr	r3, [pc, #104]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8001a90:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001a92:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aa4:	4813      	ldr	r0, [pc, #76]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001aa6:	f002 fe19 	bl	80046dc <HAL_TIM_Base_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ab0:	f000 f9d8 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aba:	f107 0308 	add.w	r3, r7, #8
 8001abe:	4619      	mov	r1, r3
 8001ac0:	480c      	ldr	r0, [pc, #48]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001ac2:	f003 f89f 	bl	8004c04 <HAL_TIM_ConfigClockSource>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001acc:	f000 f9ca 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad8:	463b      	mov	r3, r7
 8001ada:	4619      	mov	r1, r3
 8001adc:	4805      	ldr	r0, [pc, #20]	; (8001af4 <MX_TIM2_Init+0x94>)
 8001ade:	f003 fc59 	bl	8005394 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ae8:	f000 f9bc 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000204 	.word	0x20000204

08001af8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08e      	sub	sp, #56	; 0x38
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	f107 0320 	add.w	r3, r7, #32
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
 8001b24:	615a      	str	r2, [r3, #20]
 8001b26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b28:	4b2c      	ldr	r3, [pc, #176]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b2a:	4a2d      	ldr	r2, [pc, #180]	; (8001be0 <MX_TIM3_Init+0xe8>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b2e:	4b2b      	ldr	r3, [pc, #172]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b3a:	4b28      	ldr	r3, [pc, #160]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b42:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b48:	4b24      	ldr	r3, [pc, #144]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b4e:	4823      	ldr	r0, [pc, #140]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b50:	f002 fdc4 	bl	80046dc <HAL_TIM_Base_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001b5a:	f000 f983 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	481c      	ldr	r0, [pc, #112]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b6c:	f003 f84a 	bl	8004c04 <HAL_TIM_ConfigClockSource>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001b76:	f000 f975 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b7a:	4818      	ldr	r0, [pc, #96]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b7c:	f002 fe64 	bl	8004848 <HAL_TIM_PWM_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b86:	f000 f96d 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b92:	f107 0320 	add.w	r3, r7, #32
 8001b96:	4619      	mov	r1, r3
 8001b98:	4810      	ldr	r0, [pc, #64]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001b9a:	f003 fbfb 	bl	8005394 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ba4:	f000 f95e 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba8:	2360      	movs	r3, #96	; 0x60
 8001baa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	2208      	movs	r2, #8
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4807      	ldr	r0, [pc, #28]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001bc0:	f002 ff62 	bl	8004a88 <HAL_TIM_PWM_ConfigChannel>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001bca:	f000 f94b 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bce:	4803      	ldr	r0, [pc, #12]	; (8001bdc <MX_TIM3_Init+0xe4>)
 8001bd0:	f001 f858 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 8001bd4:	bf00      	nop
 8001bd6:	3738      	adds	r7, #56	; 0x38
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000160 	.word	0x20000160
 8001be0:	40000400 	.word	0x40000400

08001be4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bea:	f107 0308 	add.w	r3, r7, #8
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	609a      	str	r2, [r3, #8]
 8001bf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf8:	463b      	mov	r3, r7
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c00:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c02:	4a1e      	ldr	r2, [pc, #120]	; (8001c7c <MX_TIM4_Init+0x98>)
 8001c04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36-1;
 8001c06:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c08:	2223      	movs	r2, #35	; 0x23
 8001c0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 8001c12:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c14:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001c18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c26:	4814      	ldr	r0, [pc, #80]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c28:	f002 fd58 	bl	80046dc <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001c32:	f000 f917 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c3c:	f107 0308 	add.w	r3, r7, #8
 8001c40:	4619      	mov	r1, r3
 8001c42:	480d      	ldr	r0, [pc, #52]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c44:	f002 ffde 	bl	8004c04 <HAL_TIM_ConfigClockSource>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001c4e:	f000 f909 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4806      	ldr	r0, [pc, #24]	; (8001c78 <MX_TIM4_Init+0x94>)
 8001c60:	f003 fb98 	bl	8005394 <HAL_TIMEx_MasterConfigSynchronization>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001c6a:	f000 f8fb 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000088 	.word	0x20000088
 8001c7c:	40000800 	.word	0x40000800

08001c80 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
 8001c94:	615a      	str	r2, [r3, #20]
 8001c96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c98:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001c9a:	4a1f      	ldr	r2, [pc, #124]	; (8001d18 <MX_TIM10_Init+0x98>)
 8001c9c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb2:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cb8:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cba:	2280      	movs	r2, #128	; 0x80
 8001cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001cbe:	4815      	ldr	r0, [pc, #84]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cc0:	f002 fd0c 	bl	80046dc <HAL_TIM_Base_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001cca:	f000 f8cb 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001cce:	4811      	ldr	r0, [pc, #68]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cd0:	f002 fdba 	bl	8004848 <HAL_TIM_PWM_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001cda:	f000 f8c3 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cde:	2360      	movs	r3, #96	; 0x60
 8001ce0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4807      	ldr	r0, [pc, #28]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001cf6:	f002 fec7 	bl	8004a88 <HAL_TIM_PWM_ConfigChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001d00:	f000 f8b0 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001d04:	4803      	ldr	r0, [pc, #12]	; (8001d14 <MX_TIM10_Init+0x94>)
 8001d06:	f000 ffbd 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 8001d0a:	bf00      	nop
 8001d0c:	3720      	adds	r7, #32
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000118 	.word	0x20000118
 8001d18:	40014400 	.word	0x40014400

08001d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	609a      	str	r2, [r3, #8]
 8001d2e:	60da      	str	r2, [r3, #12]
 8001d30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	4b48      	ldr	r3, [pc, #288]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	4a47      	ldr	r2, [pc, #284]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d3c:	f043 0310 	orr.w	r3, r3, #16
 8001d40:	6313      	str	r3, [r2, #48]	; 0x30
 8001d42:	4b45      	ldr	r3, [pc, #276]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	f003 0310 	and.w	r3, r3, #16
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b41      	ldr	r3, [pc, #260]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	4a40      	ldr	r2, [pc, #256]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d58:	f043 0320 	orr.w	r3, r3, #32
 8001d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5e:	4b3e      	ldr	r3, [pc, #248]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	f003 0320 	and.w	r3, r3, #32
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
 8001d6e:	4b3a      	ldr	r3, [pc, #232]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a39      	ldr	r2, [pc, #228]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b37      	ldr	r3, [pc, #220]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	4b33      	ldr	r3, [pc, #204]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a32      	ldr	r2, [pc, #200]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b30      	ldr	r3, [pc, #192]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	603b      	str	r3, [r7, #0]
 8001da6:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a2b      	ldr	r2, [pc, #172]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <MX_GPIO_Init+0x13c>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ph_up_pump_Pin|ph_down_pump_Pin|nutrient_pump_Pin|ph_up_enable_Pin
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	21fc      	movs	r1, #252	; 0xfc
 8001dc2:	4826      	ldr	r0, [pc, #152]	; (8001e5c <MX_GPIO_Init+0x140>)
 8001dc4:	f002 f85d 	bl	8003e82 <HAL_GPIO_WritePin>
                          |ph_down_enable_Pin|nutrient_enable_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(water_temp_GPIO_Port, water_temp_Pin, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4824      	ldr	r0, [pc, #144]	; (8001e60 <MX_GPIO_Init+0x144>)
 8001dce:	f002 f858 	bl	8003e82 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, water_heat_cool_Pin|grow_light_Pin|water_pump_enable_Pin|water_heat_cool_enable_Pin, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 51e8 	mov.w	r1, #7424	; 0x1d00
 8001dd8:	4820      	ldr	r0, [pc, #128]	; (8001e5c <MX_GPIO_Init+0x140>)
 8001dda:	f002 f852 	bl	8003e82 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ph_up_pump_Pin ph_down_pump_Pin nutrient_pump_Pin ph_up_enable_Pin
                           ph_down_enable_Pin nutrient_enable_Pin water_heat_cool_Pin */
  GPIO_InitStruct.Pin = ph_up_pump_Pin|ph_down_pump_Pin|nutrient_pump_Pin|ph_up_enable_Pin
 8001dde:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 8001de2:	617b      	str	r3, [r7, #20]
                          |ph_down_enable_Pin|nutrient_enable_Pin|water_heat_cool_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	4819      	ldr	r0, [pc, #100]	; (8001e5c <MX_GPIO_Init+0x140>)
 8001df8:	f001 fe8e 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : water_temp_Pin */
  GPIO_InitStruct.Pin = water_temp_Pin;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(water_temp_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4619      	mov	r1, r3
 8001e12:	4813      	ldr	r0, [pc, #76]	; (8001e60 <MX_GPIO_Init+0x144>)
 8001e14:	f001 fe80 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : grow_light_Pin water_pump_enable_Pin water_heat_cool_enable_Pin */
  GPIO_InitStruct.Pin = grow_light_Pin|water_pump_enable_Pin|water_heat_cool_enable_Pin;
 8001e18:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	480a      	ldr	r0, [pc, #40]	; (8001e5c <MX_GPIO_Init+0x140>)
 8001e32:	f001 fe71 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : water_level_Pin */
  GPIO_InitStruct.Pin = water_level_Pin;
 8001e36:	2302      	movs	r3, #2
 8001e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(water_level_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	4804      	ldr	r0, [pc, #16]	; (8001e5c <MX_GPIO_Init+0x140>)
 8001e4a:	f001 fe65 	bl	8003b18 <HAL_GPIO_Init>

}
 8001e4e:	bf00      	nop
 8001e50:	3728      	adds	r7, #40	; 0x28
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40020000 	.word	0x40020000

08001e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e68:	b672      	cpsid	i
}
 8001e6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <Error_Handler+0x8>

08001e6e <doseWater>:
#include "main.h"



void doseWater(double acid_ml, double base_ml, double nutrient_ml)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b088      	sub	sp, #32
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e78:	e9c7 2300 	strd	r2, r3, [r7]
	int ph_down_steps = calc_dose_steps(acid_ml);
 8001e7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e80:	f000 fa36 	bl	80022f0 <calc_dose_steps>
 8001e84:	61f8      	str	r0, [r7, #28]
	int ph_up_steps = calc_dose_steps(base_ml);
 8001e86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e8a:	f000 fa31 	bl	80022f0 <calc_dose_steps>
 8001e8e:	61b8      	str	r0, [r7, #24]
	int nutrient_steps = calc_dose_steps(nutrient_ml);
 8001e90:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001e94:	f000 fa2c 	bl	80022f0 <calc_dose_steps>
 8001e98:	6178      	str	r0, [r7, #20]
	step(nutrient_steps,ph_up_steps, ph_down_steps);
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	69b9      	ldr	r1, [r7, #24]
 8001e9e:	6978      	ldr	r0, [r7, #20]
 8001ea0:	f000 fbf0 	bl	8002684 <step>
}
 8001ea4:	bf00      	nop
 8001ea6:	3720      	adds	r7, #32
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	0000      	movs	r0, r0
	...

08001eb0 <read_voltage>:
float value;

float voltage_mV, volt_avg_len = 30, pH_low_cal = 2016.5, pH_mid_cal = 1527.5, pH_high_cal= 1115.1;

float read_voltage()
{
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
	phAverage = 0;
 8001eb6:	4b44      	ldr	r3, [pc, #272]	; (8001fc8 <read_voltage+0x118>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
	ph_Value = 0;
 8001ebc:	4b43      	ldr	r3, [pc, #268]	; (8001fcc <read_voltage+0x11c>)
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<32; i++)
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	e01d      	b.n	8001f06 <read_voltage+0x56>
	{
		get_nutrient_ph_value();
 8001eca:	f000 fdcb 	bl	8002a64 <get_nutrient_ph_value>
		value = nutrient_ph_values[0];
 8001ece:	4b40      	ldr	r3, [pc, #256]	; (8001fd0 <read_voltage+0x120>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fefc 	bl	8000cd0 <__aeabi_ui2f>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4a3e      	ldr	r2, [pc, #248]	; (8001fd4 <read_voltage+0x124>)
 8001edc:	6013      	str	r3, [r2, #0]
		if(i>1) phBuffer[i-2] = value;   // skip first 2 samples for accuracy
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	dd0a      	ble.n	8001efa <read_voltage+0x4a>
 8001ee4:	4b3b      	ldr	r3, [pc, #236]	; (8001fd4 <read_voltage+0x124>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	1e9c      	subs	r4, r3, #2
 8001eec:	4610      	mov	r0, r2
 8001eee:	f7ff f90d 	bl	800110c <__aeabi_f2iz>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4a38      	ldr	r2, [pc, #224]	; (8001fd8 <read_voltage+0x128>)
 8001ef6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		HAL_Delay(1);
 8001efa:	2001      	movs	r0, #1
 8001efc:	f001 f95a 	bl	80031b4 <HAL_Delay>
	for(int i = 0; i<32; i++)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3301      	adds	r3, #1
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b1f      	cmp	r3, #31
 8001f0a:	ddde      	ble.n	8001eca <read_voltage+0x1a>
	}
	for(j=0;j<30;j++) ph_Value = phBuffer[j] + ph_Value;
 8001f0c:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <read_voltage+0x12c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	e017      	b.n	8001f44 <read_voltage+0x94>
 8001f14:	4b31      	ldr	r3, [pc, #196]	; (8001fdc <read_voltage+0x12c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a2f      	ldr	r2, [pc, #188]	; (8001fd8 <read_voltage+0x128>)
 8001f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe feda 	bl	8000cd8 <__aeabi_i2f>
 8001f24:	4602      	mov	r2, r0
 8001f26:	4b29      	ldr	r3, [pc, #164]	; (8001fcc <read_voltage+0x11c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	f7fe fe1f 	bl	8000b70 <__addsf3>
 8001f32:	4603      	mov	r3, r0
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b25      	ldr	r3, [pc, #148]	; (8001fcc <read_voltage+0x11c>)
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <read_voltage+0x12c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	4a26      	ldr	r2, [pc, #152]	; (8001fdc <read_voltage+0x12c>)
 8001f42:	6013      	str	r3, [r2, #0]
 8001f44:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <read_voltage+0x12c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2b1d      	cmp	r3, #29
 8001f4a:	dde3      	ble.n	8001f14 <read_voltage+0x64>
	phAverage = ph_Value/30;
 8001f4c:	4b1f      	ldr	r3, [pc, #124]	; (8001fcc <read_voltage+0x11c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4923      	ldr	r1, [pc, #140]	; (8001fe0 <read_voltage+0x130>)
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe ffc8 	bl	8000ee8 <__aeabi_fdiv>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff f8d6 	bl	800110c <__aeabi_f2iz>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4a19      	ldr	r2, [pc, #100]	; (8001fc8 <read_voltage+0x118>)
 8001f64:	6013      	str	r3, [r2, #0]
	mili_Voltage = ((phAverage/4096.0)*3.3)*1000;
 8001f66:	4b18      	ldr	r3, [pc, #96]	; (8001fc8 <read_voltage+0x118>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fa7e 	bl	800046c <__aeabi_i2d>
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <read_voltage+0x134>)
 8001f76:	f7fe fc0d 	bl	8000794 <__aeabi_ddiv>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	a30f      	add	r3, pc, #60	; (adr r3, 8001fc0 <read_voltage+0x110>)
 8001f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f88:	f7fe fada 	bl	8000540 <__aeabi_dmul>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <read_voltage+0x138>)
 8001f9a:	f7fe fad1 	bl	8000540 <__aeabi_dmul>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f7fe fd8d 	bl	8000ac4 <__aeabi_d2f>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <read_voltage+0x13c>)
 8001fae:	6013      	str	r3, [r2, #0]
	return mili_Voltage;
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <read_voltage+0x13c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd90      	pop	{r4, r7, pc}
 8001fbc:	f3af 8000 	nop.w
 8001fc0:	66666666 	.word	0x66666666
 8001fc4:	400a6666 	.word	0x400a6666
 8001fc8:	20000050 	.word	0x20000050
 8001fcc:	2000004c 	.word	0x2000004c
 8001fd0:	20000044 	.word	0x20000044
 8001fd4:	200002cc 	.word	0x200002cc
 8001fd8:	20000250 	.word	0x20000250
 8001fdc:	20000054 	.word	0x20000054
 8001fe0:	41f00000 	.word	0x41f00000
 8001fe4:	40b00000 	.word	0x40b00000
 8001fe8:	408f4000 	.word	0x408f4000
 8001fec:	200002c8 	.word	0x200002c8

08001ff0 <convert_ph>:

float convert_ph(float voltage_mV)	// converts voltage to pH value based on three point calibration
{
 8001ff0:	b5b0      	push	{r4, r5, r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	if(voltage_mV>pH_mid_cal) 		// if the solution is basic
 8001ff8:	4bad      	ldr	r3, [pc, #692]	; (80022b0 <convert_ph+0x2c0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff f87a 	bl	80010f8 <__aeabi_fcmpgt>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 809f 	beq.w	800214a <convert_ph+0x15a>
	{
		float slope = (7.0-4.0)/((pH_mid_cal-1500.0)/3.0 - (pH_low_cal-1500.0)/3.0);
 800200c:	4ba8      	ldr	r3, [pc, #672]	; (80022b0 <convert_ph+0x2c0>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fa3d 	bl	8000490 <__aeabi_f2d>
 8002016:	a3a4      	add	r3, pc, #656	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	f7fe f8d8 	bl	80001d0 <__aeabi_dsub>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f04f 0200 	mov.w	r2, #0
 800202c:	4ba1      	ldr	r3, [pc, #644]	; (80022b4 <convert_ph+0x2c4>)
 800202e:	f7fe fbb1 	bl	8000794 <__aeabi_ddiv>
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	4614      	mov	r4, r2
 8002038:	461d      	mov	r5, r3
 800203a:	4b9f      	ldr	r3, [pc, #636]	; (80022b8 <convert_ph+0x2c8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa26 	bl	8000490 <__aeabi_f2d>
 8002044:	a398      	add	r3, pc, #608	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 8002046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204a:	f7fe f8c1 	bl	80001d0 <__aeabi_dsub>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	4b96      	ldr	r3, [pc, #600]	; (80022b4 <convert_ph+0x2c4>)
 800205c:	f7fe fb9a 	bl	8000794 <__aeabi_ddiv>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4620      	mov	r0, r4
 8002066:	4629      	mov	r1, r5
 8002068:	f7fe f8b2 	bl	80001d0 <__aeabi_dsub>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	f04f 0000 	mov.w	r0, #0
 8002074:	498f      	ldr	r1, [pc, #572]	; (80022b4 <convert_ph+0x2c4>)
 8002076:	f7fe fb8d 	bl	8000794 <__aeabi_ddiv>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4610      	mov	r0, r2
 8002080:	4619      	mov	r1, r3
 8002082:	f7fe fd1f 	bl	8000ac4 <__aeabi_d2f>
 8002086:	4603      	mov	r3, r0
 8002088:	613b      	str	r3, [r7, #16]
		float intercept =  7.0 - slope*(pH_mid_cal-1500.0)/3.0;
 800208a:	6938      	ldr	r0, [r7, #16]
 800208c:	f7fe fa00 	bl	8000490 <__aeabi_f2d>
 8002090:	4604      	mov	r4, r0
 8002092:	460d      	mov	r5, r1
 8002094:	4b86      	ldr	r3, [pc, #536]	; (80022b0 <convert_ph+0x2c0>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe f9f9 	bl	8000490 <__aeabi_f2d>
 800209e:	a382      	add	r3, pc, #520	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe f894 	bl	80001d0 <__aeabi_dsub>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4620      	mov	r0, r4
 80020ae:	4629      	mov	r1, r5
 80020b0:	f7fe fa46 	bl	8000540 <__aeabi_dmul>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	4b7c      	ldr	r3, [pc, #496]	; (80022b4 <convert_ph+0x2c4>)
 80020c2:	f7fe fb67 	bl	8000794 <__aeabi_ddiv>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	f04f 0000 	mov.w	r0, #0
 80020ce:	497b      	ldr	r1, [pc, #492]	; (80022bc <convert_ph+0x2cc>)
 80020d0:	f7fe f87e 	bl	80001d0 <__aeabi_dsub>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4610      	mov	r0, r2
 80020da:	4619      	mov	r1, r3
 80020dc:	f7fe fcf2 	bl	8000ac4 <__aeabi_d2f>
 80020e0:	4603      	mov	r3, r0
 80020e2:	60fb      	str	r3, [r7, #12]
		float phValue = slope*(voltage_mV-1500.0)/3.0+intercept;  //y = k*x + b
 80020e4:	6938      	ldr	r0, [r7, #16]
 80020e6:	f7fe f9d3 	bl	8000490 <__aeabi_f2d>
 80020ea:	4604      	mov	r4, r0
 80020ec:	460d      	mov	r5, r1
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7fe f9ce 	bl	8000490 <__aeabi_f2d>
 80020f4:	a36c      	add	r3, pc, #432	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 80020f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fa:	f7fe f869 	bl	80001d0 <__aeabi_dsub>
 80020fe:	4602      	mov	r2, r0
 8002100:	460b      	mov	r3, r1
 8002102:	4620      	mov	r0, r4
 8002104:	4629      	mov	r1, r5
 8002106:	f7fe fa1b 	bl	8000540 <__aeabi_dmul>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	4b67      	ldr	r3, [pc, #412]	; (80022b4 <convert_ph+0x2c4>)
 8002118:	f7fe fb3c 	bl	8000794 <__aeabi_ddiv>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4614      	mov	r4, r2
 8002122:	461d      	mov	r5, r3
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f7fe f9b3 	bl	8000490 <__aeabi_f2d>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe f84f 	bl	80001d4 <__adddf3>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	f7fe fcc1 	bl	8000ac4 <__aeabi_d2f>
 8002142:	4603      	mov	r3, r0
 8002144:	60bb      	str	r3, [r7, #8]
		return phValue;
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	e0a8      	b.n	800229c <convert_ph+0x2ac>
	}
	if(voltage_mV<pH_mid_cal) 		// if the solution is acidic
 800214a:	4b59      	ldr	r3, [pc, #356]	; (80022b0 <convert_ph+0x2c0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4619      	mov	r1, r3
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7fe ffb3 	bl	80010bc <__aeabi_fcmplt>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 809f 	beq.w	800229c <convert_ph+0x2ac>
	{
		float slope = (7.0-4.0)/((pH_mid_cal-1500.0)/3.0 - (pH_low_cal-1500.0)/3.0);
 800215e:	4b54      	ldr	r3, [pc, #336]	; (80022b0 <convert_ph+0x2c0>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe f994 	bl	8000490 <__aeabi_f2d>
 8002168:	a34f      	add	r3, pc, #316	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 800216a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216e:	f7fe f82f 	bl	80001d0 <__aeabi_dsub>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4610      	mov	r0, r2
 8002178:	4619      	mov	r1, r3
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	4b4d      	ldr	r3, [pc, #308]	; (80022b4 <convert_ph+0x2c4>)
 8002180:	f7fe fb08 	bl	8000794 <__aeabi_ddiv>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4614      	mov	r4, r2
 800218a:	461d      	mov	r5, r3
 800218c:	4b4a      	ldr	r3, [pc, #296]	; (80022b8 <convert_ph+0x2c8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe f97d 	bl	8000490 <__aeabi_f2d>
 8002196:	a344      	add	r3, pc, #272	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 8002198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219c:	f7fe f818 	bl	80001d0 <__aeabi_dsub>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4610      	mov	r0, r2
 80021a6:	4619      	mov	r1, r3
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <convert_ph+0x2c4>)
 80021ae:	f7fe faf1 	bl	8000794 <__aeabi_ddiv>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4620      	mov	r0, r4
 80021b8:	4629      	mov	r1, r5
 80021ba:	f7fe f809 	bl	80001d0 <__aeabi_dsub>
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	f04f 0000 	mov.w	r0, #0
 80021c6:	493b      	ldr	r1, [pc, #236]	; (80022b4 <convert_ph+0x2c4>)
 80021c8:	f7fe fae4 	bl	8000794 <__aeabi_ddiv>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f7fe fc76 	bl	8000ac4 <__aeabi_d2f>
 80021d8:	4603      	mov	r3, r0
 80021da:	61fb      	str	r3, [r7, #28]
		float intercept =  7.0 - slope*(pH_mid_cal-1500.0)/3.0;
 80021dc:	69f8      	ldr	r0, [r7, #28]
 80021de:	f7fe f957 	bl	8000490 <__aeabi_f2d>
 80021e2:	4604      	mov	r4, r0
 80021e4:	460d      	mov	r5, r1
 80021e6:	4b32      	ldr	r3, [pc, #200]	; (80022b0 <convert_ph+0x2c0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f950 	bl	8000490 <__aeabi_f2d>
 80021f0:	a32d      	add	r3, pc, #180	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 80021f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f6:	f7fd ffeb 	bl	80001d0 <__aeabi_dsub>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4620      	mov	r0, r4
 8002200:	4629      	mov	r1, r5
 8002202:	f7fe f99d 	bl	8000540 <__aeabi_dmul>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4610      	mov	r0, r2
 800220c:	4619      	mov	r1, r3
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	4b28      	ldr	r3, [pc, #160]	; (80022b4 <convert_ph+0x2c4>)
 8002214:	f7fe fabe 	bl	8000794 <__aeabi_ddiv>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	f04f 0000 	mov.w	r0, #0
 8002220:	4926      	ldr	r1, [pc, #152]	; (80022bc <convert_ph+0x2cc>)
 8002222:	f7fd ffd5 	bl	80001d0 <__aeabi_dsub>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4610      	mov	r0, r2
 800222c:	4619      	mov	r1, r3
 800222e:	f7fe fc49 	bl	8000ac4 <__aeabi_d2f>
 8002232:	4603      	mov	r3, r0
 8002234:	61bb      	str	r3, [r7, #24]
		float phValue = slope*(voltage_mV-1500.0)/3.0+intercept;  //y = k*x + b
 8002236:	69f8      	ldr	r0, [r7, #28]
 8002238:	f7fe f92a 	bl	8000490 <__aeabi_f2d>
 800223c:	4604      	mov	r4, r0
 800223e:	460d      	mov	r5, r1
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7fe f925 	bl	8000490 <__aeabi_f2d>
 8002246:	a318      	add	r3, pc, #96	; (adr r3, 80022a8 <convert_ph+0x2b8>)
 8002248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224c:	f7fd ffc0 	bl	80001d0 <__aeabi_dsub>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4620      	mov	r0, r4
 8002256:	4629      	mov	r1, r5
 8002258:	f7fe f972 	bl	8000540 <__aeabi_dmul>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4610      	mov	r0, r2
 8002262:	4619      	mov	r1, r3
 8002264:	f04f 0200 	mov.w	r2, #0
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <convert_ph+0x2c4>)
 800226a:	f7fe fa93 	bl	8000794 <__aeabi_ddiv>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4614      	mov	r4, r2
 8002274:	461d      	mov	r5, r3
 8002276:	69b8      	ldr	r0, [r7, #24]
 8002278:	f7fe f90a 	bl	8000490 <__aeabi_f2d>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4620      	mov	r0, r4
 8002282:	4629      	mov	r1, r5
 8002284:	f7fd ffa6 	bl	80001d4 <__adddf3>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4619      	mov	r1, r3
 8002290:	f7fe fc18 	bl	8000ac4 <__aeabi_d2f>
 8002294:	4603      	mov	r3, r0
 8002296:	617b      	str	r3, [r7, #20]
		return phValue;
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	e7ff      	b.n	800229c <convert_ph+0x2ac>
	}
}
 800229c:	4618      	mov	r0, r3
 800229e:	3720      	adds	r7, #32
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bdb0      	pop	{r4, r5, r7, pc}
 80022a4:	f3af 8000 	nop.w
 80022a8:	00000000 	.word	0x00000000
 80022ac:	40977000 	.word	0x40977000
 80022b0:	20000010 	.word	0x20000010
 80022b4:	40080000 	.word	0x40080000
 80022b8:	2000000c 	.word	0x2000000c
 80022bc:	401c0000 	.word	0x401c0000

080022c0 <delay_Stepper>:
#include "peristaltic_driver.h"
#include "main.h"
//extern TIM_HandleTypeDef step_timer;

void delay_Stepper(uint16_t us)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	80fb      	strh	r3, [r7, #6]
		__HAL_TIM_SET_COUNTER(&htim2,0);  			 // set the counter value a 0
 80022ca:	4b08      	ldr	r3, [pc, #32]	; (80022ec <delay_Stepper+0x2c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2200      	movs	r2, #0
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
		while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 80022d2:	bf00      	nop
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <delay_Stepper+0x2c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3f9      	bcc.n	80022d4 <delay_Stepper+0x14>
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	20000204 	.word	0x20000204

080022f0 <calc_dose_steps>:
double steps = 0;
int calc_dose_steps(double miliLiters)	// takes a dose in mls and returns the number of steps for that volume
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	e9c7 0100 	strd	r0, r1, [r7]
	if	   (miliLiters > 0 && miliLiters <= 1)	steps = (1/0.221)*(miliLiters+0.2012)*(1700);
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002306:	f7fe fbab 	bl	8000a60 <__aeabi_dcmpgt>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d028      	beq.n	8002362 <calc_dose_steps+0x72>
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	4bb8      	ldr	r3, [pc, #736]	; (80025f8 <calc_dose_steps+0x308>)
 8002316:	e9d7 0100 	ldrd	r0, r1, [r7]
 800231a:	f7fe fb8d 	bl	8000a38 <__aeabi_dcmple>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d01e      	beq.n	8002362 <calc_dose_steps+0x72>
 8002324:	a3a4      	add	r3, pc, #656	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 8002326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800232e:	f7fd ff51 	bl	80001d4 <__adddf3>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	4610      	mov	r0, r2
 8002338:	4619      	mov	r1, r3
 800233a:	a3a1      	add	r3, pc, #644	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f8fe 	bl	8000540 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4610      	mov	r0, r2
 800234a:	4619      	mov	r1, r3
 800234c:	a39e      	add	r3, pc, #632	; (adr r3, 80025c8 <calc_dose_steps+0x2d8>)
 800234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002352:	f7fe f8f5 	bl	8000540 <__aeabi_dmul>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	49a8      	ldr	r1, [pc, #672]	; (80025fc <calc_dose_steps+0x30c>)
 800235c:	e9c1 2300 	strd	r2, r3, [r1]
 8002360:	e11e      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else if(miliLiters > 1 && miliLiters <= 2)	steps = (1/0.221)*(miliLiters+0.2012)*(1740);
 8002362:	f04f 0200 	mov.w	r2, #0
 8002366:	4ba4      	ldr	r3, [pc, #656]	; (80025f8 <calc_dose_steps+0x308>)
 8002368:	e9d7 0100 	ldrd	r0, r1, [r7]
 800236c:	f7fe fb78 	bl	8000a60 <__aeabi_dcmpgt>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d029      	beq.n	80023ca <calc_dose_steps+0xda>
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800237e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002382:	f7fe fb59 	bl	8000a38 <__aeabi_dcmple>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d01e      	beq.n	80023ca <calc_dose_steps+0xda>
 800238c:	a38a      	add	r3, pc, #552	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 800238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002392:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002396:	f7fd ff1d 	bl	80001d4 <__adddf3>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	a387      	add	r3, pc, #540	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 80023a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a8:	f7fe f8ca 	bl	8000540 <__aeabi_dmul>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4610      	mov	r0, r2
 80023b2:	4619      	mov	r1, r3
 80023b4:	a386      	add	r3, pc, #536	; (adr r3, 80025d0 <calc_dose_steps+0x2e0>)
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	f7fe f8c1 	bl	8000540 <__aeabi_dmul>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	498e      	ldr	r1, [pc, #568]	; (80025fc <calc_dose_steps+0x30c>)
 80023c4:	e9c1 2300 	strd	r2, r3, [r1]
 80023c8:	e0ea      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else if(miliLiters > 2 && miliLiters <= 3)  steps = (1/0.221)*(miliLiters+0.2012)*(1793);
 80023ca:	f04f 0200 	mov.w	r2, #0
 80023ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023d6:	f7fe fb43 	bl	8000a60 <__aeabi_dcmpgt>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d028      	beq.n	8002432 <calc_dose_steps+0x142>
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	4b86      	ldr	r3, [pc, #536]	; (8002600 <calc_dose_steps+0x310>)
 80023e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023ea:	f7fe fb25 	bl	8000a38 <__aeabi_dcmple>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d01e      	beq.n	8002432 <calc_dose_steps+0x142>
 80023f4:	a370      	add	r3, pc, #448	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 80023f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023fe:	f7fd fee9 	bl	80001d4 <__adddf3>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4610      	mov	r0, r2
 8002408:	4619      	mov	r1, r3
 800240a:	a36d      	add	r3, pc, #436	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	f7fe f896 	bl	8000540 <__aeabi_dmul>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4610      	mov	r0, r2
 800241a:	4619      	mov	r1, r3
 800241c:	a36e      	add	r3, pc, #440	; (adr r3, 80025d8 <calc_dose_steps+0x2e8>)
 800241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002422:	f7fe f88d 	bl	8000540 <__aeabi_dmul>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	4974      	ldr	r1, [pc, #464]	; (80025fc <calc_dose_steps+0x30c>)
 800242c:	e9c1 2300 	strd	r2, r3, [r1]
 8002430:	e0b6      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else if(miliLiters > 3 && miliLiters <= 4)  steps = (1/0.221)*(miliLiters+0.2012)*(1793);
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	4b72      	ldr	r3, [pc, #456]	; (8002600 <calc_dose_steps+0x310>)
 8002438:	e9d7 0100 	ldrd	r0, r1, [r7]
 800243c:	f7fe fb10 	bl	8000a60 <__aeabi_dcmpgt>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d028      	beq.n	8002498 <calc_dose_steps+0x1a8>
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	4b6e      	ldr	r3, [pc, #440]	; (8002604 <calc_dose_steps+0x314>)
 800244c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002450:	f7fe faf2 	bl	8000a38 <__aeabi_dcmple>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d01e      	beq.n	8002498 <calc_dose_steps+0x1a8>
 800245a:	a357      	add	r3, pc, #348	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 800245c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002460:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002464:	f7fd feb6 	bl	80001d4 <__adddf3>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4610      	mov	r0, r2
 800246e:	4619      	mov	r1, r3
 8002470:	a353      	add	r3, pc, #332	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 8002472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002476:	f7fe f863 	bl	8000540 <__aeabi_dmul>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4610      	mov	r0, r2
 8002480:	4619      	mov	r1, r3
 8002482:	a355      	add	r3, pc, #340	; (adr r3, 80025d8 <calc_dose_steps+0x2e8>)
 8002484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002488:	f7fe f85a 	bl	8000540 <__aeabi_dmul>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	495a      	ldr	r1, [pc, #360]	; (80025fc <calc_dose_steps+0x30c>)
 8002492:	e9c1 2300 	strd	r2, r3, [r1]
 8002496:	e083      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else if(miliLiters > 4 && miliLiters <= 5)  steps = (1/0.221)*(miliLiters+0.2012)*(1893);
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	4b59      	ldr	r3, [pc, #356]	; (8002604 <calc_dose_steps+0x314>)
 800249e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024a2:	f7fe fadd 	bl	8000a60 <__aeabi_dcmpgt>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d028      	beq.n	80024fe <calc_dose_steps+0x20e>
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	4b55      	ldr	r3, [pc, #340]	; (8002608 <calc_dose_steps+0x318>)
 80024b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024b6:	f7fe fabf 	bl	8000a38 <__aeabi_dcmple>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01e      	beq.n	80024fe <calc_dose_steps+0x20e>
 80024c0:	a33d      	add	r3, pc, #244	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 80024c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024ca:	f7fd fe83 	bl	80001d4 <__adddf3>
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	4610      	mov	r0, r2
 80024d4:	4619      	mov	r1, r3
 80024d6:	a33a      	add	r3, pc, #232	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 80024d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024dc:	f7fe f830 	bl	8000540 <__aeabi_dmul>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4610      	mov	r0, r2
 80024e6:	4619      	mov	r1, r3
 80024e8:	a33d      	add	r3, pc, #244	; (adr r3, 80025e0 <calc_dose_steps+0x2f0>)
 80024ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ee:	f7fe f827 	bl	8000540 <__aeabi_dmul>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4941      	ldr	r1, [pc, #260]	; (80025fc <calc_dose_steps+0x30c>)
 80024f8:	e9c1 2300 	strd	r2, r3, [r1]
 80024fc:	e050      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else if(miliLiters > 5 && miliLiters <= 30) steps = (1/0.221)*(miliLiters+0.2012)*(1900);
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	4b41      	ldr	r3, [pc, #260]	; (8002608 <calc_dose_steps+0x318>)
 8002504:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002508:	f7fe faaa 	bl	8000a60 <__aeabi_dcmpgt>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d028      	beq.n	8002564 <calc_dose_steps+0x274>
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	4b3d      	ldr	r3, [pc, #244]	; (800260c <calc_dose_steps+0x31c>)
 8002518:	e9d7 0100 	ldrd	r0, r1, [r7]
 800251c:	f7fe fa8c 	bl	8000a38 <__aeabi_dcmple>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d01e      	beq.n	8002564 <calc_dose_steps+0x274>
 8002526:	a324      	add	r3, pc, #144	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 8002528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002530:	f7fd fe50 	bl	80001d4 <__adddf3>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4610      	mov	r0, r2
 800253a:	4619      	mov	r1, r3
 800253c:	a320      	add	r3, pc, #128	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f7fd fffd 	bl	8000540 <__aeabi_dmul>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	a326      	add	r3, pc, #152	; (adr r3, 80025e8 <calc_dose_steps+0x2f8>)
 8002550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002554:	f7fd fff4 	bl	8000540 <__aeabi_dmul>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4927      	ldr	r1, [pc, #156]	; (80025fc <calc_dose_steps+0x30c>)
 800255e:	e9c1 2300 	strd	r2, r3, [r1]
 8002562:	e01d      	b.n	80025a0 <calc_dose_steps+0x2b0>
	else steps = (1/0.221)*(miliLiters+0.2012)*(1915);
 8002564:	a314      	add	r3, pc, #80	; (adr r3, 80025b8 <calc_dose_steps+0x2c8>)
 8002566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800256e:	f7fd fe31 	bl	80001d4 <__adddf3>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4610      	mov	r0, r2
 8002578:	4619      	mov	r1, r3
 800257a:	a311      	add	r3, pc, #68	; (adr r3, 80025c0 <calc_dose_steps+0x2d0>)
 800257c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002580:	f7fd ffde 	bl	8000540 <__aeabi_dmul>
 8002584:	4602      	mov	r2, r0
 8002586:	460b      	mov	r3, r1
 8002588:	4610      	mov	r0, r2
 800258a:	4619      	mov	r1, r3
 800258c:	a318      	add	r3, pc, #96	; (adr r3, 80025f0 <calc_dose_steps+0x300>)
 800258e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002592:	f7fd ffd5 	bl	8000540 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4918      	ldr	r1, [pc, #96]	; (80025fc <calc_dose_steps+0x30c>)
 800259c:	e9c1 2300 	strd	r2, r3, [r1]
	return (int)steps;
 80025a0:	4b16      	ldr	r3, [pc, #88]	; (80025fc <calc_dose_steps+0x30c>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	f7fe fa63 	bl	8000a74 <__aeabi_d2iz>
 80025ae:	4603      	mov	r3, r0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	edfa43fe 	.word	0xedfa43fe
 80025bc:	3fc9c0eb 	.word	0x3fc9c0eb
 80025c0:	f2197bf2 	.word	0xf2197bf2
 80025c4:	4012197b 	.word	0x4012197b
 80025c8:	00000000 	.word	0x00000000
 80025cc:	409a9000 	.word	0x409a9000
 80025d0:	00000000 	.word	0x00000000
 80025d4:	409b3000 	.word	0x409b3000
 80025d8:	00000000 	.word	0x00000000
 80025dc:	409c0400 	.word	0x409c0400
 80025e0:	00000000 	.word	0x00000000
 80025e4:	409d9400 	.word	0x409d9400
 80025e8:	00000000 	.word	0x00000000
 80025ec:	409db000 	.word	0x409db000
 80025f0:	00000000 	.word	0x00000000
 80025f4:	409dec00 	.word	0x409dec00
 80025f8:	3ff00000 	.word	0x3ff00000
 80025fc:	20000058 	.word	0x20000058
 8002600:	40080000 	.word	0x40080000
 8002604:	40100000 	.word	0x40100000
 8002608:	40140000 	.word	0x40140000
 800260c:	403e0000 	.word	0x403e0000

08002610 <disablePumps>:

void disablePumps()	// disable all pumps
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_7,GPIO_PIN_SET);
 8002614:	2201      	movs	r2, #1
 8002616:	2180      	movs	r1, #128	; 0x80
 8002618:	4807      	ldr	r0, [pc, #28]	; (8002638 <disablePumps+0x28>)
 800261a:	f001 fc32 	bl	8003e82 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_SET);
 800261e:	2201      	movs	r2, #1
 8002620:	2120      	movs	r1, #32
 8002622:	4805      	ldr	r0, [pc, #20]	; (8002638 <disablePumps+0x28>)
 8002624:	f001 fc2d 	bl	8003e82 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_SET);
 8002628:	2201      	movs	r2, #1
 800262a:	2140      	movs	r1, #64	; 0x40
 800262c:	4802      	ldr	r0, [pc, #8]	; (8002638 <disablePumps+0x28>)
 800262e:	f001 fc28 	bl	8003e82 <HAL_GPIO_WritePin>

}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40021000 	.word	0x40021000

0800263c <enablePumps>:

void enablePumps(int nutrient_steps, int ph_up_steps, int ph_down_steps)	// enable only the pumps that are going to dose
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
	if(nutrient_steps>0)HAL_GPIO_WritePin(GPIOE,128,GPIO_PIN_RESET);		// enable nutrient pump
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2b00      	cmp	r3, #0
 800264c:	dd04      	ble.n	8002658 <enablePumps+0x1c>
 800264e:	2200      	movs	r2, #0
 8002650:	2180      	movs	r1, #128	; 0x80
 8002652:	480b      	ldr	r0, [pc, #44]	; (8002680 <enablePumps+0x44>)
 8002654:	f001 fc15 	bl	8003e82 <HAL_GPIO_WritePin>
	if(ph_up_steps>0)	HAL_GPIO_WritePin(GPIOE,64,GPIO_PIN_RESET);			// enable ph down pump
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	dd04      	ble.n	8002668 <enablePumps+0x2c>
 800265e:	2200      	movs	r2, #0
 8002660:	2140      	movs	r1, #64	; 0x40
 8002662:	4807      	ldr	r0, [pc, #28]	; (8002680 <enablePumps+0x44>)
 8002664:	f001 fc0d 	bl	8003e82 <HAL_GPIO_WritePin>
	if(ph_down_steps>0)	HAL_GPIO_WritePin(GPIOE,32,GPIO_PIN_RESET);			// enable ph up pump
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	dd04      	ble.n	8002678 <enablePumps+0x3c>
 800266e:	2200      	movs	r2, #0
 8002670:	2120      	movs	r1, #32
 8002672:	4803      	ldr	r0, [pc, #12]	; (8002680 <enablePumps+0x44>)
 8002674:	f001 fc05 	bl	8003e82 <HAL_GPIO_WritePin>
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40021000 	.word	0x40021000

08002684 <step>:

void step(int nutrient_steps, int ph_up_steps, int ph_down_steps)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
	int most_steps = nutrient_steps;										// find the largest dose in steps. Will be used in step loop
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	617b      	str	r3, [r7, #20]
	if(ph_up_steps>most_steps) most_steps 	= ph_up_steps;
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	429a      	cmp	r2, r3
 800269a:	dd01      	ble.n	80026a0 <step+0x1c>
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	617b      	str	r3, [r7, #20]
	if(ph_down_steps>most_steps) most_steps = ph_down_steps;
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	dd01      	ble.n	80026ac <step+0x28>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	617b      	str	r3, [r7, #20]
	enablePumps(nutrient_steps,ph_up_steps,ph_down_steps);					// enable only the pumps that are going to dose
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	68b9      	ldr	r1, [r7, #8]
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f7ff ffc3 	bl	800263c <enablePumps>
	HAL_TIM_Base_Start(&htim2);
 80026b6:	4824      	ldr	r0, [pc, #144]	; (8002748 <step+0xc4>)
 80026b8:	f002 f860 	bl	800477c <HAL_TIM_Base_Start>
	for(int i = 0; i<most_steps; i++)										// step each pump their respective number of steps.
 80026bc:	2300      	movs	r3, #0
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	e038      	b.n	8002734 <step+0xb0>
	{
		if(i<nutrient_steps) HAL_GPIO_TogglePin(GPIOE, nutrient_pump_Pin);
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	da03      	bge.n	80026d2 <step+0x4e>
 80026ca:	2110      	movs	r1, #16
 80026cc:	481f      	ldr	r0, [pc, #124]	; (800274c <step+0xc8>)
 80026ce:	f001 fbf0 	bl	8003eb2 <HAL_GPIO_TogglePin>
		if(i<ph_up_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_up_pump_Pin);
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	da03      	bge.n	80026e2 <step+0x5e>
 80026da:	2104      	movs	r1, #4
 80026dc:	481b      	ldr	r0, [pc, #108]	; (800274c <step+0xc8>)
 80026de:	f001 fbe8 	bl	8003eb2 <HAL_GPIO_TogglePin>
		if(i<ph_down_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_down_pump_Pin);
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	da03      	bge.n	80026f2 <step+0x6e>
 80026ea:	2108      	movs	r1, #8
 80026ec:	4817      	ldr	r0, [pc, #92]	; (800274c <step+0xc8>)
 80026ee:	f001 fbe0 	bl	8003eb2 <HAL_GPIO_TogglePin>
		delay_Stepper(40);
 80026f2:	2028      	movs	r0, #40	; 0x28
 80026f4:	f7ff fde4 	bl	80022c0 <delay_Stepper>
		if(i<nutrient_steps) HAL_GPIO_TogglePin(GPIOE, nutrient_pump_Pin);
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	da03      	bge.n	8002708 <step+0x84>
 8002700:	2110      	movs	r1, #16
 8002702:	4812      	ldr	r0, [pc, #72]	; (800274c <step+0xc8>)
 8002704:	f001 fbd5 	bl	8003eb2 <HAL_GPIO_TogglePin>
		if(i<ph_up_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_up_pump_Pin);
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	429a      	cmp	r2, r3
 800270e:	da03      	bge.n	8002718 <step+0x94>
 8002710:	2104      	movs	r1, #4
 8002712:	480e      	ldr	r0, [pc, #56]	; (800274c <step+0xc8>)
 8002714:	f001 fbcd 	bl	8003eb2 <HAL_GPIO_TogglePin>
		if(i<ph_down_steps)	 HAL_GPIO_TogglePin(GPIOE, ph_down_pump_Pin);
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	429a      	cmp	r2, r3
 800271e:	da03      	bge.n	8002728 <step+0xa4>
 8002720:	2108      	movs	r1, #8
 8002722:	480a      	ldr	r0, [pc, #40]	; (800274c <step+0xc8>)
 8002724:	f001 fbc5 	bl	8003eb2 <HAL_GPIO_TogglePin>
		delay_Stepper(40);
 8002728:	2028      	movs	r0, #40	; 0x28
 800272a:	f7ff fdc9 	bl	80022c0 <delay_Stepper>
	for(int i = 0; i<most_steps; i++)										// step each pump their respective number of steps.
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	3301      	adds	r3, #1
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	429a      	cmp	r2, r3
 800273a:	dbc2      	blt.n	80026c2 <step+0x3e>
	}
	disablePumps();
 800273c:	f7ff ff68 	bl	8002610 <disablePumps>
}
 8002740:	bf00      	nop
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20000204 	.word	0x20000204
 800274c:	40021000 	.word	0x40021000

08002750 <readWaterTemp>:
uint16_t TEMP;
double Temperature = 0;
float Humidity = 0;

double readWaterTemp(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
	 DWT_Delay_Init();
 8002754:	f000 fb4e 	bl	8002df4 <DWT_Delay_Init>

	 Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);   // set the pin as output
 8002758:	2101      	movs	r1, #1
 800275a:	482e      	ldr	r0, [pc, #184]	; (8002814 <readWaterTemp+0xc4>)
 800275c:	f000 fc56 	bl	800300c <Set_Pin_Output>
	 HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 1);
 8002760:	2201      	movs	r2, #1
 8002762:	2101      	movs	r1, #1
 8002764:	482b      	ldr	r0, [pc, #172]	; (8002814 <readWaterTemp+0xc4>)
 8002766:	f001 fb8c 	bl	8003e82 <HAL_GPIO_WritePin>
	 DWT_Delay_us(100);
 800276a:	2064      	movs	r0, #100	; 0x64
 800276c:	f000 fb72 	bl	8002e54 <DWT_Delay_us>
	 Presence = DS18B20_Start();
 8002770:	f000 fb98 	bl	8002ea4 <DS18B20_Start>
 8002774:	4603      	mov	r3, r0
 8002776:	461a      	mov	r2, r3
 8002778:	4b27      	ldr	r3, [pc, #156]	; (8002818 <readWaterTemp+0xc8>)
 800277a:	701a      	strb	r2, [r3, #0]

	 DWT_Delay_us (300);
 800277c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002780:	f000 fb68 	bl	8002e54 <DWT_Delay_us>
	 DS18B20_Write (0xCC);  // skip ROM
 8002784:	20cc      	movs	r0, #204	; 0xcc
 8002786:	f000 fbbd 	bl	8002f04 <DS18B20_Write>
	 DS18B20_Write (0x44);  // convert t
 800278a:	2044      	movs	r0, #68	; 0x44
 800278c:	f000 fbba 	bl	8002f04 <DS18B20_Write>

	 Presence = DS18B20_Start();
 8002790:	f000 fb88 	bl	8002ea4 <DS18B20_Start>
 8002794:	4603      	mov	r3, r0
 8002796:	461a      	mov	r2, r3
 8002798:	4b1f      	ldr	r3, [pc, #124]	; (8002818 <readWaterTemp+0xc8>)
 800279a:	701a      	strb	r2, [r3, #0]
	 DWT_Delay_us (300);
 800279c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027a0:	f000 fb58 	bl	8002e54 <DWT_Delay_us>
	 DS18B20_Write (0xCC);  // skip ROM
 80027a4:	20cc      	movs	r0, #204	; 0xcc
 80027a6:	f000 fbad 	bl	8002f04 <DS18B20_Write>
	 DS18B20_Write (0xBE);  // Read Scratch-pad
 80027aa:	20be      	movs	r0, #190	; 0xbe
 80027ac:	f000 fbaa 	bl	8002f04 <DS18B20_Write>

	 Temp_byte1 = DS18B20_Read();
 80027b0:	f000 fbee 	bl	8002f90 <DS18B20_Read>
 80027b4:	4603      	mov	r3, r0
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b18      	ldr	r3, [pc, #96]	; (800281c <readWaterTemp+0xcc>)
 80027ba:	701a      	strb	r2, [r3, #0]
	 Temp_byte2 = DS18B20_Read();
 80027bc:	f000 fbe8 	bl	8002f90 <DS18B20_Read>
 80027c0:	4603      	mov	r3, r0
 80027c2:	461a      	mov	r2, r3
 80027c4:	4b16      	ldr	r3, [pc, #88]	; (8002820 <readWaterTemp+0xd0>)
 80027c6:	701a      	strb	r2, [r3, #0]
	 TEMP = (Temp_byte2<<8)|Temp_byte1;
 80027c8:	4b15      	ldr	r3, [pc, #84]	; (8002820 <readWaterTemp+0xd0>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	b21a      	sxth	r2, r3
 80027d0:	4b12      	ldr	r3, [pc, #72]	; (800281c <readWaterTemp+0xcc>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	b21b      	sxth	r3, r3
 80027d6:	4313      	orrs	r3, r2
 80027d8:	b21b      	sxth	r3, r3
 80027da:	b29a      	uxth	r2, r3
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <readWaterTemp+0xd4>)
 80027de:	801a      	strh	r2, [r3, #0]
	 Temperature = (float)TEMP/16;
 80027e0:	4b10      	ldr	r3, [pc, #64]	; (8002824 <readWaterTemp+0xd4>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fe fa73 	bl	8000cd0 <__aeabi_ui2f>
 80027ea:	4603      	mov	r3, r0
 80027ec:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fe fb79 	bl	8000ee8 <__aeabi_fdiv>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fe49 	bl	8000490 <__aeabi_f2d>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4909      	ldr	r1, [pc, #36]	; (8002828 <readWaterTemp+0xd8>)
 8002804:	e9c1 2300 	strd	r2, r3, [r1]
	 return Temperature;
 8002808:	4b07      	ldr	r3, [pc, #28]	; (8002828 <readWaterTemp+0xd8>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800280e:	4610      	mov	r0, r2
 8002810:	4619      	mov	r1, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40020000 	.word	0x40020000
 8002818:	20000060 	.word	0x20000060
 800281c:	2000034c 	.word	0x2000034c
 8002820:	200003cc 	.word	0x200003cc
 8002824:	200002d0 	.word	0x200002d0
 8002828:	20000068 	.word	0x20000068
 800282c:	00000000 	.word	0x00000000

08002830 <readWaterTDS>:
#define SCOUNT  30           	// sum of sample point
int nutrientBuffer[SCOUNT],analogBufferTemp[SCOUNT], copyIndex = 0;  // store the analog value in the array, read from ADC
float averageVoltage = 0,tdsValue = 0,temperature = 25,compensationCoefficient = 0,compensationVolatge = 0;

float readWaterTDS() // Get nutrient level
{
 8002830:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
	for(int i = 0; i<SCOUNT+10; i++)
 8002838:	2300      	movs	r3, #0
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	e012      	b.n	8002864 <readWaterTDS+0x34>
	{
		get_nutrient_ph_value();
 800283e:	f000 f911 	bl	8002a64 <get_nutrient_ph_value>
		if(i>9)nutrientBuffer[i-10] = nutrient_ph_values[1];  		 // skip first 10 values since they are way off (pH: position 0 Nutrient: position 1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b09      	cmp	r3, #9
 8002846:	dd07      	ble.n	8002858 <readWaterTDS+0x28>
 8002848:	4b79      	ldr	r3, [pc, #484]	; (8002a30 <readWaterTDS+0x200>)
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3b0a      	subs	r3, #10
 8002850:	4611      	mov	r1, r2
 8002852:	4a78      	ldr	r2, [pc, #480]	; (8002a34 <readWaterTDS+0x204>)
 8002854:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    HAL_Delay(1);
 8002858:	2001      	movs	r0, #1
 800285a:	f000 fcab 	bl	80031b4 <HAL_Delay>
	for(int i = 0; i<SCOUNT+10; i++)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3301      	adds	r3, #1
 8002862:	607b      	str	r3, [r7, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b27      	cmp	r3, #39	; 0x27
 8002868:	dde9      	ble.n	800283e <readWaterTDS+0xe>
	}

    for(copyIndex=0;copyIndex<SCOUNT;copyIndex++) analogBufferTemp[copyIndex]= nutrientBuffer[copyIndex];
 800286a:	4b73      	ldr	r3, [pc, #460]	; (8002a38 <readWaterTDS+0x208>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	e00e      	b.n	8002890 <readWaterTDS+0x60>
 8002872:	4b71      	ldr	r3, [pc, #452]	; (8002a38 <readWaterTDS+0x208>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	4b70      	ldr	r3, [pc, #448]	; (8002a38 <readWaterTDS+0x208>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	496e      	ldr	r1, [pc, #440]	; (8002a34 <readWaterTDS+0x204>)
 800287c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002880:	496e      	ldr	r1, [pc, #440]	; (8002a3c <readWaterTDS+0x20c>)
 8002882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002886:	4b6c      	ldr	r3, [pc, #432]	; (8002a38 <readWaterTDS+0x208>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3301      	adds	r3, #1
 800288c:	4a6a      	ldr	r2, [pc, #424]	; (8002a38 <readWaterTDS+0x208>)
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b69      	ldr	r3, [pc, #420]	; (8002a38 <readWaterTDS+0x208>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b1d      	cmp	r3, #29
 8002896:	ddec      	ble.n	8002872 <readWaterTDS+0x42>
    averageVoltage = getMedianNum(analogBufferTemp,SCOUNT) * (float)0.000805664; 																					// read the analog value more stable by averaging and convert to voltage value
 8002898:	211e      	movs	r1, #30
 800289a:	4868      	ldr	r0, [pc, #416]	; (8002a3c <readWaterTDS+0x20c>)
 800289c:	f7fe fe0e 	bl	80014bc <getMedianNum>
 80028a0:	4603      	mov	r3, r0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fa18 	bl	8000cd8 <__aeabi_i2f>
 80028a8:	4603      	mov	r3, r0
 80028aa:	4965      	ldr	r1, [pc, #404]	; (8002a40 <readWaterTDS+0x210>)
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fe fa67 	bl	8000d80 <__aeabi_fmul>
 80028b2:	4603      	mov	r3, r0
 80028b4:	461a      	mov	r2, r3
 80028b6:	4b63      	ldr	r3, [pc, #396]	; (8002a44 <readWaterTDS+0x214>)
 80028b8:	601a      	str	r2, [r3, #0]
    compensationCoefficient=1.0+0.02*(temperature-25.0);   																								    //temperature compensation formula: fFinalResult(25^C) = fFinalResult(current)/(1.0+0.02*(fTP-25.0));
 80028ba:	4b63      	ldr	r3, [pc, #396]	; (8002a48 <readWaterTDS+0x218>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fd fde6 	bl	8000490 <__aeabi_f2d>
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	4b60      	ldr	r3, [pc, #384]	; (8002a4c <readWaterTDS+0x21c>)
 80028ca:	f7fd fc81 	bl	80001d0 <__aeabi_dsub>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	a34e      	add	r3, pc, #312	; (adr r3, 8002a10 <readWaterTDS+0x1e0>)
 80028d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028dc:	f7fd fe30 	bl	8000540 <__aeabi_dmul>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4610      	mov	r0, r2
 80028e6:	4619      	mov	r1, r3
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	4b58      	ldr	r3, [pc, #352]	; (8002a50 <readWaterTDS+0x220>)
 80028ee:	f7fd fc71 	bl	80001d4 <__adddf3>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4610      	mov	r0, r2
 80028f8:	4619      	mov	r1, r3
 80028fa:	f7fe f8e3 	bl	8000ac4 <__aeabi_d2f>
 80028fe:	4603      	mov	r3, r0
 8002900:	4a54      	ldr	r2, [pc, #336]	; (8002a54 <readWaterTDS+0x224>)
 8002902:	6013      	str	r3, [r2, #0]
    compensationVolatge=averageVoltage/compensationCoefficient;  																								//temperature compensation
 8002904:	4b4f      	ldr	r3, [pc, #316]	; (8002a44 <readWaterTDS+0x214>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a52      	ldr	r2, [pc, #328]	; (8002a54 <readWaterTDS+0x224>)
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe faea 	bl	8000ee8 <__aeabi_fdiv>
 8002914:	4603      	mov	r3, r0
 8002916:	461a      	mov	r2, r3
 8002918:	4b4f      	ldr	r3, [pc, #316]	; (8002a58 <readWaterTDS+0x228>)
 800291a:	601a      	str	r2, [r3, #0]
    tdsValue=(133.42*compensationVolatge*compensationVolatge*compensationVolatge - 255.86*compensationVolatge*compensationVolatge + 857.39*compensationVolatge)*0.5; //convert voltage value to tds value
 800291c:	4b4e      	ldr	r3, [pc, #312]	; (8002a58 <readWaterTDS+0x228>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f7fd fdb5 	bl	8000490 <__aeabi_f2d>
 8002926:	a33c      	add	r3, pc, #240	; (adr r3, 8002a18 <readWaterTDS+0x1e8>)
 8002928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292c:	f7fd fe08 	bl	8000540 <__aeabi_dmul>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4614      	mov	r4, r2
 8002936:	461d      	mov	r5, r3
 8002938:	4b47      	ldr	r3, [pc, #284]	; (8002a58 <readWaterTDS+0x228>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fd fda7 	bl	8000490 <__aeabi_f2d>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4620      	mov	r0, r4
 8002948:	4629      	mov	r1, r5
 800294a:	f7fd fdf9 	bl	8000540 <__aeabi_dmul>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4614      	mov	r4, r2
 8002954:	461d      	mov	r5, r3
 8002956:	4b40      	ldr	r3, [pc, #256]	; (8002a58 <readWaterTDS+0x228>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f7fd fd98 	bl	8000490 <__aeabi_f2d>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4620      	mov	r0, r4
 8002966:	4629      	mov	r1, r5
 8002968:	f7fd fdea 	bl	8000540 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4614      	mov	r4, r2
 8002972:	461d      	mov	r5, r3
 8002974:	4b38      	ldr	r3, [pc, #224]	; (8002a58 <readWaterTDS+0x228>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7fd fd89 	bl	8000490 <__aeabi_f2d>
 800297e:	a328      	add	r3, pc, #160	; (adr r3, 8002a20 <readWaterTDS+0x1f0>)
 8002980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002984:	f7fd fddc 	bl	8000540 <__aeabi_dmul>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4690      	mov	r8, r2
 800298e:	4699      	mov	r9, r3
 8002990:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <readWaterTDS+0x228>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fd7b 	bl	8000490 <__aeabi_f2d>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4640      	mov	r0, r8
 80029a0:	4649      	mov	r1, r9
 80029a2:	f7fd fdcd 	bl	8000540 <__aeabi_dmul>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4620      	mov	r0, r4
 80029ac:	4629      	mov	r1, r5
 80029ae:	f7fd fc0f 	bl	80001d0 <__aeabi_dsub>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4614      	mov	r4, r2
 80029b8:	461d      	mov	r5, r3
 80029ba:	4b27      	ldr	r3, [pc, #156]	; (8002a58 <readWaterTDS+0x228>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fd fd66 	bl	8000490 <__aeabi_f2d>
 80029c4:	a318      	add	r3, pc, #96	; (adr r3, 8002a28 <readWaterTDS+0x1f8>)
 80029c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ca:	f7fd fdb9 	bl	8000540 <__aeabi_dmul>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4620      	mov	r0, r4
 80029d4:	4629      	mov	r1, r5
 80029d6:	f7fd fbfd 	bl	80001d4 <__adddf3>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4610      	mov	r0, r2
 80029e0:	4619      	mov	r1, r3
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	4b1d      	ldr	r3, [pc, #116]	; (8002a5c <readWaterTDS+0x22c>)
 80029e8:	f7fd fdaa 	bl	8000540 <__aeabi_dmul>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4610      	mov	r0, r2
 80029f2:	4619      	mov	r1, r3
 80029f4:	f7fe f866 	bl	8000ac4 <__aeabi_d2f>
 80029f8:	4603      	mov	r3, r0
 80029fa:	4a19      	ldr	r2, [pc, #100]	; (8002a60 <readWaterTDS+0x230>)
 80029fc:	6013      	str	r3, [r2, #0]
    return tdsValue;
 80029fe:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <readWaterTDS+0x230>)
 8002a00:	681b      	ldr	r3, [r3, #0]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a0c:	f3af 8000 	nop.w
 8002a10:	47ae147b 	.word	0x47ae147b
 8002a14:	3f947ae1 	.word	0x3f947ae1
 8002a18:	a3d70a3d 	.word	0xa3d70a3d
 8002a1c:	4060ad70 	.word	0x4060ad70
 8002a20:	1eb851ec 	.word	0x1eb851ec
 8002a24:	406ffb85 	.word	0x406ffb85
 8002a28:	b851eb85 	.word	0xb851eb85
 8002a2c:	408acb1e 	.word	0x408acb1e
 8002a30:	20000044 	.word	0x20000044
 8002a34:	200002d4 	.word	0x200002d4
 8002a38:	20000070 	.word	0x20000070
 8002a3c:	20000354 	.word	0x20000354
 8002a40:	3a533332 	.word	0x3a533332
 8002a44:	20000074 	.word	0x20000074
 8002a48:	20000014 	.word	0x20000014
 8002a4c:	40390000 	.word	0x40390000
 8002a50:	3ff00000 	.word	0x3ff00000
 8002a54:	2000007c 	.word	0x2000007c
 8002a58:	20000080 	.word	0x20000080
 8002a5c:	3fe00000 	.word	0x3fe00000
 8002a60:	20000078 	.word	0x20000078

08002a64 <get_nutrient_ph_value>:

void get_nutrient_ph_value()	// gets nutrient and ph values from the ADC and places it in a buffer
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	nutrient_ph_values[0] = get_ADC_values();
 8002a68:	f7fe fd12 	bl	8001490 <get_ADC_values>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fe fb72 	bl	8001158 <__aeabi_f2uiz>
 8002a74:	4603      	mov	r3, r0
 8002a76:	4a06      	ldr	r2, [pc, #24]	; (8002a90 <get_nutrient_ph_value+0x2c>)
 8002a78:	6013      	str	r3, [r2, #0]
	nutrient_ph_values[1] = get_ADC_values();
 8002a7a:	f7fe fd09 	bl	8001490 <get_ADC_values>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fe fb69 	bl	8001158 <__aeabi_f2uiz>
 8002a86:	4603      	mov	r3, r0
 8002a88:	4a01      	ldr	r2, [pc, #4]	; (8002a90 <get_nutrient_ph_value+0x2c>)
 8002a8a:	6053      	str	r3, [r2, #4]
}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20000044 	.word	0x20000044

08002a94 <readPH>:
{

}
float mili_voltage,ph_value = 0;
float readPH()
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	mili_voltage = read_voltage();
 8002a98:	f7ff fa0a 	bl	8001eb0 <read_voltage>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4a07      	ldr	r2, [pc, #28]	; (8002abc <readPH+0x28>)
 8002aa0:	6013      	str	r3, [r2, #0]
	ph_value = convert_ph(mili_voltage);
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <readPH+0x28>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff faa2 	bl	8001ff0 <convert_ph>
 8002aac:	4603      	mov	r3, r0
 8002aae:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <readPH+0x2c>)
 8002ab0:	6013      	str	r3, [r2, #0]
	return ph_value;
 8002ab2:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <readPH+0x2c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000350 	.word	0x20000350
 8002ac0:	20000084 	.word	0x20000084

08002ac4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	607b      	str	r3, [r7, #4]
 8002ace:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <HAL_MspInit+0x48>)
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad2:	4a0e      	ldr	r2, [pc, #56]	; (8002b0c <HAL_MspInit+0x48>)
 8002ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8002ada:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <HAL_MspInit+0x48>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	603b      	str	r3, [r7, #0]
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <HAL_MspInit+0x48>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	4a07      	ldr	r2, [pc, #28]	; (8002b0c <HAL_MspInit+0x48>)
 8002af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af4:	6413      	str	r3, [r2, #64]	; 0x40
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_MspInit+0x48>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr
 8002b0c:	40023800 	.word	0x40023800

08002b10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08a      	sub	sp, #40	; 0x28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a17      	ldr	r2, [pc, #92]	; (8002b8c <HAL_ADC_MspInit+0x7c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d127      	bne.n	8002b82 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3a:	4a15      	ldr	r2, [pc, #84]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b40:	6453      	str	r3, [r2, #68]	; 0x44
 8002b42:	4b13      	ldr	r3, [pc, #76]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	4a0e      	ldr	r2, [pc, #56]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <HAL_ADC_MspInit+0x80>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN5
    PA6     ------> ADC2_IN6
    */
    GPIO_InitStruct.Pin = nutrient_level_Pin|water_ph_Pin;
 8002b6a:	2360      	movs	r3, #96	; 0x60
 8002b6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b76:	f107 0314 	add.w	r3, r7, #20
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4805      	ldr	r0, [pc, #20]	; (8002b94 <HAL_ADC_MspInit+0x84>)
 8002b7e:	f000 ffcb 	bl	8003b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002b82:	bf00      	nop
 8002b84:	3728      	adds	r7, #40	; 0x28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40012100 	.word	0x40012100
 8002b90:	40023800 	.word	0x40023800
 8002b94:	40020000 	.word	0x40020000

08002b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b089      	sub	sp, #36	; 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a32      	ldr	r2, [pc, #200]	; (8002c70 <HAL_TIM_Base_MspInit+0xd8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d10e      	bne.n	8002bc8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
 8002bae:	4b31      	ldr	r3, [pc, #196]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	4a30      	ldr	r2, [pc, #192]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002bb4:	f043 0301 	orr.w	r3, r3, #1
 8002bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bba:	4b2e      	ldr	r3, [pc, #184]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002bc6:	e04e      	b.n	8002c66 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM2)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd0:	d10e      	bne.n	8002bf0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	4a26      	ldr	r2, [pc, #152]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6413      	str	r3, [r2, #64]	; 0x40
 8002be2:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	61bb      	str	r3, [r7, #24]
 8002bec:	69bb      	ldr	r3, [r7, #24]
}
 8002bee:	e03a      	b.n	8002c66 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a20      	ldr	r2, [pc, #128]	; (8002c78 <HAL_TIM_Base_MspInit+0xe0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d10e      	bne.n	8002c18 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
 8002bfe:	4b1d      	ldr	r3, [pc, #116]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	4a1c      	ldr	r2, [pc, #112]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c04:	f043 0302 	orr.w	r3, r3, #2
 8002c08:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0a:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	697b      	ldr	r3, [r7, #20]
}
 8002c16:	e026      	b.n	8002c66 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM4)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a17      	ldr	r2, [pc, #92]	; (8002c7c <HAL_TIM_Base_MspInit+0xe4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d10e      	bne.n	8002c40 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c22:	2300      	movs	r3, #0
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	4b13      	ldr	r3, [pc, #76]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	4a12      	ldr	r2, [pc, #72]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c2c:	f043 0304 	orr.w	r3, r3, #4
 8002c30:	6413      	str	r3, [r2, #64]	; 0x40
 8002c32:	4b10      	ldr	r3, [pc, #64]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]
}
 8002c3e:	e012      	b.n	8002c66 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM10)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0e      	ldr	r2, [pc, #56]	; (8002c80 <HAL_TIM_Base_MspInit+0xe8>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d10d      	bne.n	8002c66 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	4a08      	ldr	r2, [pc, #32]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c58:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5a:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_TIM_Base_MspInit+0xdc>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]
}
 8002c66:	bf00      	nop
 8002c68:	3724      	adds	r7, #36	; 0x24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	40010000 	.word	0x40010000
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40000400 	.word	0x40000400
 8002c7c:	40000800 	.word	0x40000800
 8002c80:	40014400 	.word	0x40014400

08002c84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	; 0x28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a36      	ldr	r2, [pc, #216]	; (8002d7c <HAL_TIM_MspPostInit+0xf8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d11f      	bne.n	8002ce6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	4b35      	ldr	r3, [pc, #212]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4a34      	ldr	r2, [pc, #208]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002cb0:	f043 0310 	orr.w	r3, r3, #16
 8002cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb6:	4b32      	ldr	r3, [pc, #200]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f003 0310 	and.w	r3, r3, #16
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = heat_cool_fan_speed_Pin;
 8002cc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(heat_cool_fan_speed_GPIO_Port, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4829      	ldr	r0, [pc, #164]	; (8002d84 <HAL_TIM_MspPostInit+0x100>)
 8002ce0:	f000 ff1a 	bl	8003b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002ce4:	e046      	b.n	8002d74 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM3)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a27      	ldr	r2, [pc, #156]	; (8002d88 <HAL_TIM_MspPostInit+0x104>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d11e      	bne.n	8002d2e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	4b22      	ldr	r3, [pc, #136]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf8:	4a21      	ldr	r2, [pc, #132]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002cfa:	f043 0302 	orr.w	r3, r3, #2
 8002cfe:	6313      	str	r3, [r2, #48]	; 0x30
 8002d00:	4b1f      	ldr	r3, [pc, #124]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = system_fan_speed_Pin;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(system_fan_speed_GPIO_Port, &GPIO_InitStruct);
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4619      	mov	r1, r3
 8002d26:	4819      	ldr	r0, [pc, #100]	; (8002d8c <HAL_TIM_MspPostInit+0x108>)
 8002d28:	f000 fef6 	bl	8003b18 <HAL_GPIO_Init>
}
 8002d2c:	e022      	b.n	8002d74 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM10)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a17      	ldr	r2, [pc, #92]	; (8002d90 <HAL_TIM_MspPostInit+0x10c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d11d      	bne.n	8002d74 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d40:	4a0f      	ldr	r2, [pc, #60]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002d42:	f043 0320 	orr.w	r3, r3, #32
 8002d46:	6313      	str	r3, [r2, #48]	; 0x30
 8002d48:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <HAL_TIM_MspPostInit+0xfc>)
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4c:	f003 0320 	and.w	r3, r3, #32
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = plant_fan_speed_Pin;
 8002d54:	2340      	movs	r3, #64	; 0x40
 8002d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d58:	2302      	movs	r3, #2
 8002d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002d64:	2303      	movs	r3, #3
 8002d66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(plant_fan_speed_GPIO_Port, &GPIO_InitStruct);
 8002d68:	f107 0314 	add.w	r3, r7, #20
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4809      	ldr	r0, [pc, #36]	; (8002d94 <HAL_TIM_MspPostInit+0x110>)
 8002d70:	f000 fed2 	bl	8003b18 <HAL_GPIO_Init>
}
 8002d74:	bf00      	nop
 8002d76:	3728      	adds	r7, #40	; 0x28
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40010000 	.word	0x40010000
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40000400 	.word	0x40000400
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40014400 	.word	0x40014400
 8002d94:	40021400 	.word	0x40021400

08002d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d9c:	e7fe      	b.n	8002d9c <NMI_Handler+0x4>

08002d9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002da2:	e7fe      	b.n	8002da2 <HardFault_Handler+0x4>

08002da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da8:	e7fe      	b.n	8002da8 <MemManage_Handler+0x4>

08002daa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dae:	e7fe      	b.n	8002dae <BusFault_Handler+0x4>

08002db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <UsageFault_Handler+0x4>

08002db6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002db6:	b480      	push	{r7}
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bc80      	pop	{r7}
 8002dc0:	4770      	bx	lr

08002dc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr

08002dce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr

08002dda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dde:	f000 f9cd 	bl	800317c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de6:	b480      	push	{r7}
 8002de8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dea:	bf00      	nop
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
	...

08002df4 <DWT_Delay_Init>:
#include "main.h"
#include "sensors.h"
#include "water_temp_driver.h"

uint32_t DWT_Delay_Init(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002df8:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <DWT_Delay_Init+0x58>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	4a13      	ldr	r2, [pc, #76]	; (8002e4c <DWT_Delay_Init+0x58>)
 8002dfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e02:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002e04:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <DWT_Delay_Init+0x58>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4a10      	ldr	r2, [pc, #64]	; (8002e4c <DWT_Delay_Init+0x58>)
 8002e0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e0e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002e10:	4b0f      	ldr	r3, [pc, #60]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0e      	ldr	r2, [pc, #56]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e16:	f023 0301 	bic.w	r3, r3, #1
 8002e1a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002e1c:	4b0c      	ldr	r3, [pc, #48]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a0b      	ldr	r2, [pc, #44]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e22:	f043 0301 	orr.w	r3, r3, #1
 8002e26:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8002e28:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8002e2e:	bf00      	nop
    __ASM volatile ("NOP");
 8002e30:	bf00      	nop
    __ASM volatile ("NOP");
 8002e32:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8002e34:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <DWT_Delay_Init+0x5c>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e000      	b.n	8002e42 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8002e40:	2301      	movs	r3, #1
    }
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000edf0 	.word	0xe000edf0
 8002e50:	e0001000 	.word	0xe0001000

08002e54 <DWT_Delay_us>:

 void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8002e5c:	4b0f      	ldr	r3, [pc, #60]	; (8002e9c <DWT_Delay_us+0x48>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8002e62:	f001 fc31 	bl	80046c8 <HAL_RCC_GetHCLKFreq>
 8002e66:	4603      	mov	r3, r0
 8002e68:	4a0d      	ldr	r2, [pc, #52]	; (8002ea0 <DWT_Delay_us+0x4c>)
 8002e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6e:	0c9b      	lsrs	r3, r3, #18
 8002e70:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	fb02 f303 	mul.w	r3, r2, r3
 8002e7a:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 8002e7c:	bf00      	nop
 8002e7e:	4b07      	ldr	r3, [pc, #28]	; (8002e9c <DWT_Delay_us+0x48>)
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1ad2      	subs	r2, r2, r3
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	1acb      	subs	r3, r1, r3
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d3f6      	bcc.n	8002e7e <DWT_Delay_us+0x2a>
}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	e0001000 	.word	0xe0001000
 8002ea0:	431bde83 	.word	0x431bde83

08002ea4 <DS18B20_Start>:


uint8_t DS18B20_Start (void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);   // set the pin as output
 8002eae:	2101      	movs	r1, #1
 8002eb0:	4813      	ldr	r0, [pc, #76]	; (8002f00 <DS18B20_Start+0x5c>)
 8002eb2:	f000 f8ab 	bl	800300c <Set_Pin_Output>
	HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin low
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2101      	movs	r1, #1
 8002eba:	4811      	ldr	r0, [pc, #68]	; (8002f00 <DS18B20_Start+0x5c>)
 8002ebc:	f000 ffe1 	bl	8003e82 <HAL_GPIO_WritePin>
	DWT_Delay_us (480);   // delay according to datasheet
 8002ec0:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8002ec4:	f7ff ffc6 	bl	8002e54 <DWT_Delay_us>

	Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);    // set the pin as input
 8002ec8:	2101      	movs	r1, #1
 8002eca:	480d      	ldr	r0, [pc, #52]	; (8002f00 <DS18B20_Start+0x5c>)
 8002ecc:	f000 f8bc 	bl	8003048 <Set_Pin_Input>
	DWT_Delay_us (80);    // delay according to datasheet
 8002ed0:	2050      	movs	r0, #80	; 0x50
 8002ed2:	f7ff ffbf 	bl	8002e54 <DWT_Delay_us>

	if (!(HAL_GPIO_ReadPin (water_temp_GPIO_Port, water_temp_Pin))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	4809      	ldr	r0, [pc, #36]	; (8002f00 <DS18B20_Start+0x5c>)
 8002eda:	f000 ffbb 	bl	8003e54 <HAL_GPIO_ReadPin>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d102      	bne.n	8002eea <DS18B20_Start+0x46>
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	71fb      	strb	r3, [r7, #7]
 8002ee8:	e001      	b.n	8002eee <DS18B20_Start+0x4a>
	else Response = -1;
 8002eea:	23ff      	movs	r3, #255	; 0xff
 8002eec:	71fb      	strb	r3, [r7, #7]

	DWT_Delay_us (400); // 480 us delay totally.
 8002eee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002ef2:	f7ff ffaf 	bl	8002e54 <DWT_Delay_us>

	return Response;
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40020000 	.word	0x40020000

08002f04 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);  // set as output
 8002f0e:	2101      	movs	r1, #1
 8002f10:	481e      	ldr	r0, [pc, #120]	; (8002f8c <DS18B20_Write+0x88>)
 8002f12:	f000 f87b 	bl	800300c <Set_Pin_Output>

	for (int i=0; i<8; i++)
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	e02e      	b.n	8002f7a <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8002f1c:	79fa      	ldrb	r2, [r7, #7]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	fa42 f303 	asr.w	r3, r2, r3
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);  // set as output
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	4817      	ldr	r0, [pc, #92]	; (8002f8c <DS18B20_Write+0x88>)
 8002f30:	f000 f86c 	bl	800300c <Set_Pin_Output>
			HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin LOW
 8002f34:	2200      	movs	r2, #0
 8002f36:	2101      	movs	r1, #1
 8002f38:	4814      	ldr	r0, [pc, #80]	; (8002f8c <DS18B20_Write+0x88>)
 8002f3a:	f000 ffa2 	bl	8003e82 <HAL_GPIO_WritePin>
			DWT_Delay_us (5);  // wait for 1 us
 8002f3e:	2005      	movs	r0, #5
 8002f40:	f7ff ff88 	bl	8002e54 <DWT_Delay_us>

			Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);  // set as input
 8002f44:	2101      	movs	r1, #1
 8002f46:	4811      	ldr	r0, [pc, #68]	; (8002f8c <DS18B20_Write+0x88>)
 8002f48:	f000 f87e 	bl	8003048 <Set_Pin_Input>
			DWT_Delay_us (65);  // wait for 60 us
 8002f4c:	2041      	movs	r0, #65	; 0x41
 8002f4e:	f7ff ff81 	bl	8002e54 <DWT_Delay_us>
 8002f52:	e00f      	b.n	8002f74 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);
 8002f54:	2101      	movs	r1, #1
 8002f56:	480d      	ldr	r0, [pc, #52]	; (8002f8c <DS18B20_Write+0x88>)
 8002f58:	f000 f858 	bl	800300c <Set_Pin_Output>
			HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the pin LOW
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2101      	movs	r1, #1
 8002f60:	480a      	ldr	r0, [pc, #40]	; (8002f8c <DS18B20_Write+0x88>)
 8002f62:	f000 ff8e 	bl	8003e82 <HAL_GPIO_WritePin>
			DWT_Delay_us (65);  // wait for 60 us
 8002f66:	2041      	movs	r0, #65	; 0x41
 8002f68:	f7ff ff74 	bl	8002e54 <DWT_Delay_us>

			Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	4807      	ldr	r0, [pc, #28]	; (8002f8c <DS18B20_Write+0x88>)
 8002f70:	f000 f86a 	bl	8003048 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	3301      	adds	r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2b07      	cmp	r3, #7
 8002f7e:	ddcd      	ble.n	8002f1c <DS18B20_Write+0x18>
		}
	}
}
 8002f80:	bf00      	nop
 8002f82:	bf00      	nop
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40020000 	.word	0x40020000

08002f90 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	481a      	ldr	r0, [pc, #104]	; (8003008 <DS18B20_Read+0x78>)
 8002f9e:	f000 f853 	bl	8003048 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	603b      	str	r3, [r7, #0]
 8002fa6:	e026      	b.n	8002ff6 <DS18B20_Read+0x66>
	{
		Set_Pin_Output(water_temp_GPIO_Port, water_temp_Pin);   // set as output
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4817      	ldr	r0, [pc, #92]	; (8003008 <DS18B20_Read+0x78>)
 8002fac:	f000 f82e 	bl	800300c <Set_Pin_Output>

		HAL_GPIO_WritePin (water_temp_GPIO_Port, water_temp_Pin, 0);  // pull the data pin LOW
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	4814      	ldr	r0, [pc, #80]	; (8003008 <DS18B20_Read+0x78>)
 8002fb6:	f000 ff64 	bl	8003e82 <HAL_GPIO_WritePin>
		DWT_Delay_us (5);  // wait for > 1us
 8002fba:	2005      	movs	r0, #5
 8002fbc:	f7ff ff4a 	bl	8002e54 <DWT_Delay_us>

		Set_Pin_Input(water_temp_GPIO_Port, water_temp_Pin);  // set as input
 8002fc0:	2101      	movs	r1, #1
 8002fc2:	4811      	ldr	r0, [pc, #68]	; (8003008 <DS18B20_Read+0x78>)
 8002fc4:	f000 f840 	bl	8003048 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (water_temp_GPIO_Port, water_temp_Pin))  // if the pin is HIGH
 8002fc8:	2101      	movs	r1, #1
 8002fca:	480f      	ldr	r0, [pc, #60]	; (8003008 <DS18B20_Read+0x78>)
 8002fcc:	f000 ff42 	bl	8003e54 <HAL_GPIO_ReadPin>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d009      	beq.n	8002fea <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	71fb      	strb	r3, [r7, #7]
		}
		DWT_Delay_us (50);  // wait for 60 us
 8002fea:	2032      	movs	r0, #50	; 0x32
 8002fec:	f7ff ff32 	bl	8002e54 <DWT_Delay_us>
	for (int i=0;i<8;i++)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	603b      	str	r3, [r7, #0]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b07      	cmp	r3, #7
 8002ffa:	ddd5      	ble.n	8002fa8 <DS18B20_Read+0x18>
	}
	return value;
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40020000 	.word	0x40020000

0800300c <Set_Pin_Output>:


void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	460b      	mov	r3, r1
 8003016:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003018:	f107 030c 	add.w	r3, r7, #12
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8003028:	887b      	ldrh	r3, [r7, #2]
 800302a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800302c:	2301      	movs	r3, #1
 800302e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003030:	2300      	movs	r3, #0
 8003032:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8003034:	f107 030c 	add.w	r3, r7, #12
 8003038:	4619      	mov	r1, r3
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 fd6c 	bl	8003b18 <HAL_GPIO_Init>
}
 8003040:	bf00      	nop
 8003042:	3720      	adds	r7, #32
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003054:	f107 030c 	add.w	r3, r7, #12
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	60da      	str	r2, [r3, #12]
 8003062:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8003064:	887b      	ldrh	r3, [r7, #2]
 8003066:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003068:	2300      	movs	r3, #0
 800306a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800306c:	2301      	movs	r3, #1
 800306e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8003070:	f107 030c 	add.w	r3, r7, #12
 8003074:	4619      	mov	r1, r3
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fd4e 	bl	8003b18 <HAL_GPIO_Init>
}
 800307c:	bf00      	nop
 800307e:	3720      	adds	r7, #32
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003088:	480d      	ldr	r0, [pc, #52]	; (80030c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800308a:	490e      	ldr	r1, [pc, #56]	; (80030c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800308c:	4a0e      	ldr	r2, [pc, #56]	; (80030c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800308e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003090:	e002      	b.n	8003098 <LoopCopyDataInit>

08003092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003096:	3304      	adds	r3, #4

08003098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800309a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800309c:	d3f9      	bcc.n	8003092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800309e:	4a0b      	ldr	r2, [pc, #44]	; (80030cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030a0:	4c0b      	ldr	r4, [pc, #44]	; (80030d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030a4:	e001      	b.n	80030aa <LoopFillZerobss>

080030a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a8:	3204      	adds	r2, #4

080030aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030ac:	d3fb      	bcc.n	80030a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80030ae:	f7ff fe9a 	bl	8002de6 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030b2:	f002 fa3b 	bl	800552c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030b6:	f7fe fb25 	bl	8001704 <main>
  bx  lr
 80030ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80030bc:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80030c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030c4:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80030c8:	080055d8 	.word	0x080055d8
  ldr r2, =_sbss
 80030cc:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 80030d0:	200003d4 	.word	0x200003d4

080030d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030d4:	e7fe      	b.n	80030d4 <ADC_IRQHandler>
	...

080030d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <HAL_Init+0x40>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0d      	ldr	r2, [pc, #52]	; (8003118 <HAL_Init+0x40>)
 80030e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80030e8:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <HAL_Init+0x40>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a0a      	ldr	r2, [pc, #40]	; (8003118 <HAL_Init+0x40>)
 80030ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030f4:	4b08      	ldr	r3, [pc, #32]	; (8003118 <HAL_Init+0x40>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a07      	ldr	r2, [pc, #28]	; (8003118 <HAL_Init+0x40>)
 80030fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003100:	2003      	movs	r0, #3
 8003102:	f000 fcd5 	bl	8003ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003106:	200f      	movs	r0, #15
 8003108:	f000 f808 	bl	800311c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800310c:	f7ff fcda 	bl	8002ac4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40023c00 	.word	0x40023c00

0800311c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003124:	4b12      	ldr	r3, [pc, #72]	; (8003170 <HAL_InitTick+0x54>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	4b12      	ldr	r3, [pc, #72]	; (8003174 <HAL_InitTick+0x58>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	4619      	mov	r1, r3
 800312e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003132:	fbb3 f3f1 	udiv	r3, r3, r1
 8003136:	fbb2 f3f3 	udiv	r3, r2, r3
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fcdf 	bl	8003afe <HAL_SYSTICK_Config>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e00e      	b.n	8003168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b0f      	cmp	r3, #15
 800314e:	d80a      	bhi.n	8003166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003150:	2200      	movs	r2, #0
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	f04f 30ff 	mov.w	r0, #4294967295
 8003158:	f000 fcb5 	bl	8003ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800315c:	4a06      	ldr	r2, [pc, #24]	; (8003178 <HAL_InitTick+0x5c>)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e000      	b.n	8003168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
}
 8003168:	4618      	mov	r0, r3
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000018 	.word	0x20000018
 8003174:	20000020 	.word	0x20000020
 8003178:	2000001c 	.word	0x2000001c

0800317c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003180:	4b05      	ldr	r3, [pc, #20]	; (8003198 <HAL_IncTick+0x1c>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	4b05      	ldr	r3, [pc, #20]	; (800319c <HAL_IncTick+0x20>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4413      	add	r3, r2
 800318c:	4a03      	ldr	r2, [pc, #12]	; (800319c <HAL_IncTick+0x20>)
 800318e:	6013      	str	r3, [r2, #0]
}
 8003190:	bf00      	nop
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr
 8003198:	20000020 	.word	0x20000020
 800319c:	200003d0 	.word	0x200003d0

080031a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return uwTick;
 80031a4:	4b02      	ldr	r3, [pc, #8]	; (80031b0 <HAL_GetTick+0x10>)
 80031a6:	681b      	ldr	r3, [r3, #0]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr
 80031b0:	200003d0 	.word	0x200003d0

080031b4 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031bc:	f7ff fff0 	bl	80031a0 <HAL_GetTick>
 80031c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031cc:	d005      	beq.n	80031da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <HAL_Delay+0x44>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4413      	add	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031da:	bf00      	nop
 80031dc:	f7ff ffe0 	bl	80031a0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d8f7      	bhi.n	80031dc <HAL_Delay+0x28>
  {
  }
}
 80031ec:	bf00      	nop
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000020 	.word	0x20000020

080031fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e033      	b.n	800327a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	2b00      	cmp	r3, #0
 8003218:	d109      	bne.n	800322e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff fc78 	bl	8002b10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b00      	cmp	r3, #0
 8003238:	d118      	bne.n	800326c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003242:	f023 0302 	bic.w	r3, r3, #2
 8003246:	f043 0202 	orr.w	r2, r3, #2
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fa78 	bl	8003744 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	f023 0303 	bic.w	r3, r3, #3
 8003262:	f043 0201 	orr.w	r2, r3, #1
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	641a      	str	r2, [r3, #64]	; 0x40
 800326a:	e001      	b.n	8003270 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003278:	7bfb      	ldrb	r3, [r7, #15]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
	...

08003284 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800328c:	2300      	movs	r3, #0
 800328e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_ADC_Start+0x1a>
 800329a:	2302      	movs	r3, #2
 800329c:	e095      	b.n	80033ca <HAL_ADC_Start+0x146>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d018      	beq.n	80032e6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80032c4:	4b43      	ldr	r3, [pc, #268]	; (80033d4 <HAL_ADC_Start+0x150>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a43      	ldr	r2, [pc, #268]	; (80033d8 <HAL_ADC_Start+0x154>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	0c9a      	lsrs	r2, r3, #18
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80032d8:	e002      	b.n	80032e0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3b01      	subs	r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f9      	bne.n	80032da <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d15d      	bne.n	80033b0 <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032fc:	f023 0301 	bic.w	r3, r3, #1
 8003300:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003312:	2b00      	cmp	r3, #0
 8003314:	d007      	beq.n	8003326 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800331e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800332e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003332:	d106      	bne.n	8003342 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003338:	f023 0206 	bic.w	r2, r3, #6
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	645a      	str	r2, [r3, #68]	; 0x44
 8003340:	e002      	b.n	8003348 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003358:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800335a:	4b20      	ldr	r3, [pc, #128]	; (80033dc <HAL_ADC_Start+0x158>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 031f 	and.w	r3, r3, #31
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10f      	bne.n	8003386 <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d129      	bne.n	80033c8 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	e020      	b.n	80033c8 <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a15      	ldr	r2, [pc, #84]	; (80033e0 <HAL_ADC_Start+0x15c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d11b      	bne.n	80033c8 <HAL_ADC_Start+0x144>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d114      	bne.n	80033c8 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033ac:	609a      	str	r2, [r3, #8]
 80033ae:	e00b      	b.n	80033c8 <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	f043 0210 	orr.w	r2, r3, #16
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c0:	f043 0201 	orr.w	r2, r3, #1
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	20000018 	.word	0x20000018
 80033d8:	431bde83 	.word	0x431bde83
 80033dc:	40012300 	.word	0x40012300
 80033e0:	40012000 	.word	0x40012000

080033e4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003400:	d113      	bne.n	800342a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800340c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003410:	d10b      	bne.n	800342a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f043 0220 	orr.w	r2, r3, #32
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e05c      	b.n	80034e4 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800342a:	f7ff feb9 	bl	80031a0 <HAL_GetTick>
 800342e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003430:	e01a      	b.n	8003468 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d016      	beq.n	8003468 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d007      	beq.n	8003450 <HAL_ADC_PollForConversion+0x6c>
 8003440:	f7ff feae 	bl	80031a0 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d20b      	bcs.n	8003468 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	f043 0204 	orr.w	r2, r3, #4
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e03d      	b.n	80034e4 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b02      	cmp	r3, #2
 8003474:	d1dd      	bne.n	8003432 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f06f 0212 	mvn.w	r2, #18
 800347e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F2, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d123      	bne.n	80034e2 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d11f      	bne.n	80034e2 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d006      	beq.n	80034be <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d111      	bne.n	80034e2 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d105      	bne.n	80034e2 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	f043 0201 	orr.w	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	bc80      	pop	{r7}
 8003502:	4770      	bx	lr

08003504 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x1c>
 800351c:	2302      	movs	r3, #2
 800351e:	e103      	b.n	8003728 <HAL_ADC_ConfigChannel+0x224>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b09      	cmp	r3, #9
 800352e:	d925      	bls.n	800357c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68d9      	ldr	r1, [r3, #12]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	b29b      	uxth	r3, r3
 800353c:	461a      	mov	r2, r3
 800353e:	4613      	mov	r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	3b1e      	subs	r3, #30
 8003546:	2207      	movs	r2, #7
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43da      	mvns	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	400a      	ands	r2, r1
 8003554:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68d9      	ldr	r1, [r3, #12]
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	b29b      	uxth	r3, r3
 8003566:	4618      	mov	r0, r3
 8003568:	4603      	mov	r3, r0
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4403      	add	r3, r0
 800356e:	3b1e      	subs	r3, #30
 8003570:	409a      	lsls	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	e022      	b.n	80035c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6919      	ldr	r1, [r3, #16]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	b29b      	uxth	r3, r3
 8003588:	461a      	mov	r2, r3
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	2207      	movs	r2, #7
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	43da      	mvns	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	400a      	ands	r2, r1
 800359e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6919      	ldr	r1, [r3, #16]
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	4618      	mov	r0, r3
 80035b2:	4603      	mov	r3, r0
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	4403      	add	r3, r0
 80035b8:	409a      	lsls	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b06      	cmp	r3, #6
 80035c8:	d824      	bhi.n	8003614 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	3b05      	subs	r3, #5
 80035dc:	221f      	movs	r2, #31
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	43da      	mvns	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	400a      	ands	r2, r1
 80035ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	4618      	mov	r0, r3
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	3b05      	subs	r3, #5
 8003606:	fa00 f203 	lsl.w	r2, r0, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	635a      	str	r2, [r3, #52]	; 0x34
 8003612:	e04c      	b.n	80036ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b0c      	cmp	r3, #12
 800361a:	d824      	bhi.n	8003666 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	3b23      	subs	r3, #35	; 0x23
 800362e:	221f      	movs	r2, #31
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43da      	mvns	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	400a      	ands	r2, r1
 800363c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	b29b      	uxth	r3, r3
 800364a:	4618      	mov	r0, r3
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	3b23      	subs	r3, #35	; 0x23
 8003658:	fa00 f203 	lsl.w	r2, r0, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	631a      	str	r2, [r3, #48]	; 0x30
 8003664:	e023      	b.n	80036ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	3b41      	subs	r3, #65	; 0x41
 8003678:	221f      	movs	r2, #31
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43da      	mvns	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	400a      	ands	r2, r1
 8003686:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b29b      	uxth	r3, r3
 8003694:	4618      	mov	r0, r3
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	3b41      	subs	r3, #65	; 0x41
 80036a2:	fa00 f203 	lsl.w	r2, r0, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a20      	ldr	r2, [pc, #128]	; (8003734 <HAL_ADC_ConfigChannel+0x230>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d109      	bne.n	80036cc <HAL_ADC_ConfigChannel+0x1c8>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b12      	cmp	r3, #18
 80036be:	d105      	bne.n	80036cc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80036c0:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <HAL_ADC_ConfigChannel+0x234>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4a1c      	ldr	r2, [pc, #112]	; (8003738 <HAL_ADC_ConfigChannel+0x234>)
 80036c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036ca:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a18      	ldr	r2, [pc, #96]	; (8003734 <HAL_ADC_ConfigChannel+0x230>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d123      	bne.n	800371e <HAL_ADC_ConfigChannel+0x21a>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d003      	beq.n	80036e6 <HAL_ADC_ConfigChannel+0x1e2>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b11      	cmp	r3, #17
 80036e4:	d11b      	bne.n	800371e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80036e6:	4b14      	ldr	r3, [pc, #80]	; (8003738 <HAL_ADC_ConfigChannel+0x234>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4a13      	ldr	r2, [pc, #76]	; (8003738 <HAL_ADC_ConfigChannel+0x234>)
 80036ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036f0:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2b10      	cmp	r3, #16
 80036f8:	d111      	bne.n	800371e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036fa:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_ADC_ConfigChannel+0x238>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a10      	ldr	r2, [pc, #64]	; (8003740 <HAL_ADC_ConfigChannel+0x23c>)
 8003700:	fba2 2303 	umull	r2, r3, r2, r3
 8003704:	0c9a      	lsrs	r2, r3, #18
 8003706:	4613      	mov	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003710:	e002      	b.n	8003718 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	3b01      	subs	r3, #1
 8003716:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f9      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	40012000 	.word	0x40012000
 8003738:	40012300 	.word	0x40012300
 800373c:	20000018 	.word	0x20000018
 8003740:	431bde83 	.word	0x431bde83

08003744 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800374c:	4b7e      	ldr	r3, [pc, #504]	; (8003948 <ADC_Init+0x204>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	4a7d      	ldr	r2, [pc, #500]	; (8003948 <ADC_Init+0x204>)
 8003752:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003756:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003758:	4b7b      	ldr	r3, [pc, #492]	; (8003948 <ADC_Init+0x204>)
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	4979      	ldr	r1, [pc, #484]	; (8003948 <ADC_Init+0x204>)
 8003762:	4313      	orrs	r3, r2
 8003764:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003774:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	021a      	lsls	r2, r3, #8
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003798:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6899      	ldr	r1, [r3, #8]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	4a5e      	ldr	r2, [pc, #376]	; (800394c <ADC_Init+0x208>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d022      	beq.n	800381e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6899      	ldr	r1, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003808:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6899      	ldr	r1, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	e00f      	b.n	800383e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800382c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800383c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 0202 	bic.w	r2, r2, #2
 800384c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6899      	ldr	r1, [r3, #8]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	7e1b      	ldrb	r3, [r3, #24]
 8003858:	005a      	lsls	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d027      	beq.n	80038bc <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800387a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800388a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	3b01      	subs	r3, #1
 8003892:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003896:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	fa92 f2a2 	rbit	r2, r2
 800389e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	fab2 f282 	clz	r2, r2
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	fa03 f102 	lsl.w	r1, r3, r2
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	e007      	b.n	80038cc <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	3b01      	subs	r3, #1
 80038e8:	051a      	lsls	r2, r3, #20
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003900:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6899      	ldr	r1, [r3, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800390e:	025a      	lsls	r2, r3, #9
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003926:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6899      	ldr	r1, [r3, #8]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	029a      	lsls	r2, r3, #10
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	609a      	str	r2, [r3, #8]
}
 800393c:	bf00      	nop
 800393e:	3714      	adds	r7, #20
 8003940:	46bd      	mov	sp, r7
 8003942:	bc80      	pop	{r7}
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	40012300 	.word	0x40012300
 800394c:	0f000001 	.word	0x0f000001

08003950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003960:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <__NVIC_SetPriorityGrouping+0x44>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800396c:	4013      	ands	r3, r2
 800396e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800397c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003982:	4a04      	ldr	r2, [pc, #16]	; (8003994 <__NVIC_SetPriorityGrouping+0x44>)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	60d3      	str	r3, [r2, #12]
}
 8003988:	bf00      	nop
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800399c:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <__NVIC_GetPriorityGrouping+0x18>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	0a1b      	lsrs	r3, r3, #8
 80039a2:	f003 0307 	and.w	r3, r3, #7
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	6039      	str	r1, [r7, #0]
 80039be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	db0a      	blt.n	80039de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	490c      	ldr	r1, [pc, #48]	; (8003a00 <__NVIC_SetPriority+0x4c>)
 80039ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d2:	0112      	lsls	r2, r2, #4
 80039d4:	b2d2      	uxtb	r2, r2
 80039d6:	440b      	add	r3, r1
 80039d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039dc:	e00a      	b.n	80039f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	4908      	ldr	r1, [pc, #32]	; (8003a04 <__NVIC_SetPriority+0x50>)
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	f003 030f 	and.w	r3, r3, #15
 80039ea:	3b04      	subs	r3, #4
 80039ec:	0112      	lsls	r2, r2, #4
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	440b      	add	r3, r1
 80039f2:	761a      	strb	r2, [r3, #24]
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	e000e100 	.word	0xe000e100
 8003a04:	e000ed00 	.word	0xe000ed00

08003a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b089      	sub	sp, #36	; 0x24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	f1c3 0307 	rsb	r3, r3, #7
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	bf28      	it	cs
 8003a26:	2304      	movcs	r3, #4
 8003a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	2b06      	cmp	r3, #6
 8003a30:	d902      	bls.n	8003a38 <NVIC_EncodePriority+0x30>
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	3b03      	subs	r3, #3
 8003a36:	e000      	b.n	8003a3a <NVIC_EncodePriority+0x32>
 8003a38:	2300      	movs	r3, #0
 8003a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43da      	mvns	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	401a      	ands	r2, r3
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a50:	f04f 31ff 	mov.w	r1, #4294967295
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5a:	43d9      	mvns	r1, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a60:	4313      	orrs	r3, r2
         );
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3724      	adds	r7, #36	; 0x24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bc80      	pop	{r7}
 8003a6a:	4770      	bx	lr

08003a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a7c:	d301      	bcc.n	8003a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e00f      	b.n	8003aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a82:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <SysTick_Config+0x40>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a8a:	210f      	movs	r1, #15
 8003a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a90:	f7ff ff90 	bl	80039b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a94:	4b05      	ldr	r3, [pc, #20]	; (8003aac <SysTick_Config+0x40>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a9a:	4b04      	ldr	r3, [pc, #16]	; (8003aac <SysTick_Config+0x40>)
 8003a9c:	2207      	movs	r2, #7
 8003a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	e000e010 	.word	0xe000e010

08003ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff49 	bl	8003950 <__NVIC_SetPriorityGrouping>
}
 8003abe:	bf00      	nop
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b086      	sub	sp, #24
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	4603      	mov	r3, r0
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ad8:	f7ff ff5e 	bl	8003998 <__NVIC_GetPriorityGrouping>
 8003adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	6978      	ldr	r0, [r7, #20]
 8003ae4:	f7ff ff90 	bl	8003a08 <NVIC_EncodePriority>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aee:	4611      	mov	r1, r2
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff ff5f 	bl	80039b4 <__NVIC_SetPriority>
}
 8003af6:	bf00      	nop
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff ffb0 	bl	8003a6c <SysTick_Config>
 8003b0c:	4603      	mov	r3, r0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b26:	e16f      	b.n	8003e08 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	fa01 f303 	lsl.w	r3, r1, r3
 8003b34:	4013      	ands	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 8161 	beq.w	8003e02 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d005      	beq.n	8003b58 <HAL_GPIO_Init+0x40>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0303 	and.w	r3, r3, #3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d130      	bne.n	8003bba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	2203      	movs	r2, #3
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b8e:	2201      	movs	r2, #1
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	43db      	mvns	r3, r3
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	f003 0201 	and.w	r2, r3, #1
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d017      	beq.n	8003bf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	2203      	movs	r2, #3
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d123      	bne.n	8003c4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	08da      	lsrs	r2, r3, #3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3208      	adds	r2, #8
 8003c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f003 0307 	and.w	r3, r3, #7
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	220f      	movs	r2, #15
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	08da      	lsrs	r2, r3, #3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3208      	adds	r2, #8
 8003c44:	6939      	ldr	r1, [r7, #16]
 8003c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	2203      	movs	r2, #3
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f003 0203 	and.w	r2, r3, #3
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 80bb 	beq.w	8003e02 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	60bb      	str	r3, [r7, #8]
 8003c90:	4b64      	ldr	r3, [pc, #400]	; (8003e24 <HAL_GPIO_Init+0x30c>)
 8003c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c94:	4a63      	ldr	r2, [pc, #396]	; (8003e24 <HAL_GPIO_Init+0x30c>)
 8003c96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003c9c:	4b61      	ldr	r3, [pc, #388]	; (8003e24 <HAL_GPIO_Init+0x30c>)
 8003c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ca8:	4a5f      	ldr	r2, [pc, #380]	; (8003e28 <HAL_GPIO_Init+0x310>)
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	089b      	lsrs	r3, r3, #2
 8003cae:	3302      	adds	r3, #2
 8003cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f003 0303 	and.w	r3, r3, #3
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	220f      	movs	r2, #15
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a57      	ldr	r2, [pc, #348]	; (8003e2c <HAL_GPIO_Init+0x314>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d031      	beq.n	8003d38 <HAL_GPIO_Init+0x220>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a56      	ldr	r2, [pc, #344]	; (8003e30 <HAL_GPIO_Init+0x318>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d02b      	beq.n	8003d34 <HAL_GPIO_Init+0x21c>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a55      	ldr	r2, [pc, #340]	; (8003e34 <HAL_GPIO_Init+0x31c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d025      	beq.n	8003d30 <HAL_GPIO_Init+0x218>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a54      	ldr	r2, [pc, #336]	; (8003e38 <HAL_GPIO_Init+0x320>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d01f      	beq.n	8003d2c <HAL_GPIO_Init+0x214>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a53      	ldr	r2, [pc, #332]	; (8003e3c <HAL_GPIO_Init+0x324>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d019      	beq.n	8003d28 <HAL_GPIO_Init+0x210>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4a52      	ldr	r2, [pc, #328]	; (8003e40 <HAL_GPIO_Init+0x328>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d013      	beq.n	8003d24 <HAL_GPIO_Init+0x20c>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a51      	ldr	r2, [pc, #324]	; (8003e44 <HAL_GPIO_Init+0x32c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00d      	beq.n	8003d20 <HAL_GPIO_Init+0x208>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a50      	ldr	r2, [pc, #320]	; (8003e48 <HAL_GPIO_Init+0x330>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d007      	beq.n	8003d1c <HAL_GPIO_Init+0x204>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a4f      	ldr	r2, [pc, #316]	; (8003e4c <HAL_GPIO_Init+0x334>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d101      	bne.n	8003d18 <HAL_GPIO_Init+0x200>
 8003d14:	2308      	movs	r3, #8
 8003d16:	e010      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d18:	2309      	movs	r3, #9
 8003d1a:	e00e      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d1c:	2307      	movs	r3, #7
 8003d1e:	e00c      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d20:	2306      	movs	r3, #6
 8003d22:	e00a      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d24:	2305      	movs	r3, #5
 8003d26:	e008      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d28:	2304      	movs	r3, #4
 8003d2a:	e006      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e004      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d30:	2302      	movs	r3, #2
 8003d32:	e002      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <HAL_GPIO_Init+0x222>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	f002 0203 	and.w	r2, r2, #3
 8003d40:	0092      	lsls	r2, r2, #2
 8003d42:	4093      	lsls	r3, r2
 8003d44:	461a      	mov	r2, r3
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d4c:	4936      	ldr	r1, [pc, #216]	; (8003e28 <HAL_GPIO_Init+0x310>)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	089b      	lsrs	r3, r3, #2
 8003d52:	3302      	adds	r3, #2
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d5a:	4b3d      	ldr	r3, [pc, #244]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	43db      	mvns	r3, r3
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4013      	ands	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003d7e:	4a34      	ldr	r2, [pc, #208]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d84:	4b32      	ldr	r3, [pc, #200]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4013      	ands	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003da8:	4a29      	ldr	r2, [pc, #164]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dae:	4b28      	ldr	r3, [pc, #160]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	43db      	mvns	r3, r3
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003dd2:	4a1f      	ldr	r2, [pc, #124]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dd8:	4b1d      	ldr	r3, [pc, #116]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	43db      	mvns	r3, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4013      	ands	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003dfc:	4a14      	ldr	r2, [pc, #80]	; (8003e50 <HAL_GPIO_Init+0x338>)
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	3301      	adds	r3, #1
 8003e06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f47f ae88 	bne.w	8003b28 <HAL_GPIO_Init+0x10>
  }
}
 8003e18:	bf00      	nop
 8003e1a:	bf00      	nop
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40013800 	.word	0x40013800
 8003e2c:	40020000 	.word	0x40020000
 8003e30:	40020400 	.word	0x40020400
 8003e34:	40020800 	.word	0x40020800
 8003e38:	40020c00 	.word	0x40020c00
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	40021400 	.word	0x40021400
 8003e44:	40021800 	.word	0x40021800
 8003e48:	40021c00 	.word	0x40021c00
 8003e4c:	40022000 	.word	0x40022000
 8003e50:	40013c00 	.word	0x40013c00

08003e54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	691a      	ldr	r2, [r3, #16]
 8003e64:	887b      	ldrh	r3, [r7, #2]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	73fb      	strb	r3, [r7, #15]
 8003e70:	e001      	b.n	8003e76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e72:	2300      	movs	r3, #0
 8003e74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	807b      	strh	r3, [r7, #2]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e92:	787b      	ldrb	r3, [r7, #1]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e98:	887a      	ldrh	r2, [r7, #2]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e9e:	e003      	b.n	8003ea8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ea0:	887b      	ldrh	r3, [r7, #2]
 8003ea2:	041a      	lsls	r2, r3, #16
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	619a      	str	r2, [r3, #24]
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr

08003eb2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b085      	sub	sp, #20
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	460b      	mov	r3, r1
 8003ebc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ec4:	887a      	ldrh	r2, [r7, #2]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	041a      	lsls	r2, r3, #16
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	43d9      	mvns	r1, r3
 8003ed0:	887b      	ldrh	r3, [r7, #2]
 8003ed2:	400b      	ands	r3, r1
 8003ed4:	431a      	orrs	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	619a      	str	r2, [r3, #24]
}
 8003eda:	bf00      	nop
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bc80      	pop	{r7}
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08a      	sub	sp, #40	; 0x28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e237      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d050      	beq.n	8003fa4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f02:	4ba3      	ldr	r3, [pc, #652]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d00c      	beq.n	8003f28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f0e:	4ba0      	ldr	r3, [pc, #640]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d112      	bne.n	8003f40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f1a:	4b9d      	ldr	r3, [pc, #628]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f26:	d10b      	bne.n	8003f40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f28:	4b99      	ldr	r3, [pc, #612]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d036      	beq.n	8003fa2 <HAL_RCC_OscConfig+0xbe>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d132      	bne.n	8003fa2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e212      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	4b93      	ldr	r3, [pc, #588]	; (8004194 <HAL_RCC_OscConfig+0x2b0>)
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d013      	beq.n	8003f7a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f52:	f7ff f925 	bl	80031a0 <HAL_GetTick>
 8003f56:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f5a:	f7ff f921 	bl	80031a0 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b64      	cmp	r3, #100	; 0x64
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e1fc      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f6c:	4b88      	ldr	r3, [pc, #544]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x76>
 8003f78:	e014      	b.n	8003fa4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7a:	f7ff f911 	bl	80031a0 <HAL_GetTick>
 8003f7e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f82:	f7ff f90d 	bl	80031a0 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b64      	cmp	r3, #100	; 0x64
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e1e8      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f94:	4b7e      	ldr	r3, [pc, #504]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1f0      	bne.n	8003f82 <HAL_RCC_OscConfig+0x9e>
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d077      	beq.n	80040a0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fb0:	4b77      	ldr	r3, [pc, #476]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00b      	beq.n	8003fd4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fbc:	4b74      	ldr	r3, [pc, #464]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d126      	bne.n	8004016 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc8:	4b71      	ldr	r3, [pc, #452]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d120      	bne.n	8004016 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fd4:	4b6e      	ldr	r3, [pc, #440]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d005      	beq.n	8003fec <HAL_RCC_OscConfig+0x108>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d001      	beq.n	8003fec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e1bc      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fec:	4b68      	ldr	r3, [pc, #416]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	21f8      	movs	r1, #248	; 0xf8
 8003ffa:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ffc:	69b9      	ldr	r1, [r7, #24]
 8003ffe:	fa91 f1a1 	rbit	r1, r1
 8004002:	6179      	str	r1, [r7, #20]
  return result;
 8004004:	6979      	ldr	r1, [r7, #20]
 8004006:	fab1 f181 	clz	r1, r1
 800400a:	b2c9      	uxtb	r1, r1
 800400c:	408b      	lsls	r3, r1
 800400e:	4960      	ldr	r1, [pc, #384]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004010:	4313      	orrs	r3, r2
 8004012:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004014:	e044      	b.n	80040a0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d02a      	beq.n	8004074 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800401e:	4b5e      	ldr	r3, [pc, #376]	; (8004198 <HAL_RCC_OscConfig+0x2b4>)
 8004020:	2201      	movs	r2, #1
 8004022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004024:	f7ff f8bc 	bl	80031a0 <HAL_GetTick>
 8004028:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800402c:	f7ff f8b8 	bl	80031a0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e193      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403e:	4b54      	ldr	r3, [pc, #336]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0f0      	beq.n	800402c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800404a:	4b51      	ldr	r3, [pc, #324]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	21f8      	movs	r1, #248	; 0xf8
 8004058:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	6939      	ldr	r1, [r7, #16]
 800405c:	fa91 f1a1 	rbit	r1, r1
 8004060:	60f9      	str	r1, [r7, #12]
  return result;
 8004062:	68f9      	ldr	r1, [r7, #12]
 8004064:	fab1 f181 	clz	r1, r1
 8004068:	b2c9      	uxtb	r1, r1
 800406a:	408b      	lsls	r3, r1
 800406c:	4948      	ldr	r1, [pc, #288]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]
 8004072:	e015      	b.n	80040a0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004074:	4b48      	ldr	r3, [pc, #288]	; (8004198 <HAL_RCC_OscConfig+0x2b4>)
 8004076:	2200      	movs	r2, #0
 8004078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407a:	f7ff f891 	bl	80031a0 <HAL_GetTick>
 800407e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004082:	f7ff f88d 	bl	80031a0 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e168      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004094:	4b3e      	ldr	r3, [pc, #248]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f0      	bne.n	8004082 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d030      	beq.n	800410e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d016      	beq.n	80040e2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b4:	4b39      	ldr	r3, [pc, #228]	; (800419c <HAL_RCC_OscConfig+0x2b8>)
 80040b6:	2201      	movs	r2, #1
 80040b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ba:	f7ff f871 	bl	80031a0 <HAL_GetTick>
 80040be:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040c2:	f7ff f86d 	bl	80031a0 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	6a3b      	ldr	r3, [r7, #32]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e148      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d4:	4b2e      	ldr	r3, [pc, #184]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 80040d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCC_OscConfig+0x1de>
 80040e0:	e015      	b.n	800410e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e2:	4b2e      	ldr	r3, [pc, #184]	; (800419c <HAL_RCC_OscConfig+0x2b8>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e8:	f7ff f85a 	bl	80031a0 <HAL_GetTick>
 80040ec:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040f0:	f7ff f856 	bl	80031a0 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e131      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004102:	4b23      	ldr	r3, [pc, #140]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004104:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0304 	and.w	r3, r3, #4
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8088 	beq.w	800422c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800411c:	2300      	movs	r3, #0
 800411e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004122:	4b1b      	ldr	r3, [pc, #108]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d110      	bne.n	8004150 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800412e:	2300      	movs	r3, #0
 8004130:	60bb      	str	r3, [r7, #8]
 8004132:	4b17      	ldr	r3, [pc, #92]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	4a16      	ldr	r2, [pc, #88]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800413c:	6413      	str	r3, [r2, #64]	; 0x40
 800413e:	4b14      	ldr	r3, [pc, #80]	; (8004190 <HAL_RCC_OscConfig+0x2ac>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004146:	60bb      	str	r3, [r7, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004150:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <HAL_RCC_OscConfig+0x2bc>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a12      	ldr	r2, [pc, #72]	; (80041a0 <HAL_RCC_OscConfig+0x2bc>)
 8004156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800415a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415c:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <HAL_RCC_OscConfig+0x2bc>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004164:	2b00      	cmp	r3, #0
 8004166:	d123      	bne.n	80041b0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004168:	4b0d      	ldr	r3, [pc, #52]	; (80041a0 <HAL_RCC_OscConfig+0x2bc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0c      	ldr	r2, [pc, #48]	; (80041a0 <HAL_RCC_OscConfig+0x2bc>)
 800416e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004172:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004174:	f7ff f814 	bl	80031a0 <HAL_GetTick>
 8004178:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417a:	e013      	b.n	80041a4 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417c:	f7ff f810 	bl	80031a0 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d90c      	bls.n	80041a4 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e0eb      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
 800418e:	bf00      	nop
 8004190:	40023800 	.word	0x40023800
 8004194:	40023802 	.word	0x40023802
 8004198:	42470000 	.word	0x42470000
 800419c:	42470e80 	.word	0x42470e80
 80041a0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a4:	4b72      	ldr	r3, [pc, #456]	; (8004370 <HAL_RCC_OscConfig+0x48c>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0e5      	beq.n	800417c <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	4b6f      	ldr	r3, [pc, #444]	; (8004374 <HAL_RCC_OscConfig+0x490>)
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d015      	beq.n	80041ee <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c2:	f7fe ffed 	bl	80031a0 <HAL_GetTick>
 80041c6:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041c8:	e00a      	b.n	80041e0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ca:	f7fe ffe9 	bl	80031a0 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80041d8:	4293      	cmp	r3, r2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e0c2      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e0:	4b65      	ldr	r3, [pc, #404]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 80041e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0ee      	beq.n	80041ca <HAL_RCC_OscConfig+0x2e6>
 80041ec:	e014      	b.n	8004218 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ee:	f7fe ffd7 	bl	80031a0 <HAL_GetTick>
 80041f2:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f4:	e00a      	b.n	800420c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041f6:	f7fe ffd3 	bl	80031a0 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	6a3b      	ldr	r3, [r7, #32]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	f241 3288 	movw	r2, #5000	; 0x1388
 8004204:	4293      	cmp	r3, r2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e0ac      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800420c:	4b5a      	ldr	r3, [pc, #360]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1ee      	bne.n	80041f6 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004218:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800421c:	2b01      	cmp	r3, #1
 800421e:	d105      	bne.n	800422c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004220:	4b55      	ldr	r3, [pc, #340]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 8004222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004224:	4a54      	ldr	r2, [pc, #336]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 8004226:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800422a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 8097 	beq.w	8004364 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004236:	4b50      	ldr	r3, [pc, #320]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
 800423e:	2b08      	cmp	r3, #8
 8004240:	d061      	beq.n	8004306 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b02      	cmp	r3, #2
 8004248:	d146      	bne.n	80042d8 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800424a:	4b4c      	ldr	r3, [pc, #304]	; (800437c <HAL_RCC_OscConfig+0x498>)
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004250:	f7fe ffa6 	bl	80031a0 <HAL_GetTick>
 8004254:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004256:	e008      	b.n	800426a <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004258:	f7fe ffa2 	bl	80031a0 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b64      	cmp	r3, #100	; 0x64
 8004264:	d901      	bls.n	800426a <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e07d      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800426a:	4b43      	ldr	r3, [pc, #268]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1f0      	bne.n	8004258 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004276:	4b40      	ldr	r3, [pc, #256]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	4b41      	ldr	r3, [pc, #260]	; (8004380 <HAL_RCC_OscConfig+0x49c>)
 800427c:	4013      	ands	r3, r2
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	69d1      	ldr	r1, [r2, #28]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6a12      	ldr	r2, [r2, #32]
 8004286:	4311      	orrs	r1, r2
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800428c:	0192      	lsls	r2, r2, #6
 800428e:	4311      	orrs	r1, r2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004294:	0612      	lsls	r2, r2, #24
 8004296:	4311      	orrs	r1, r2
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800429c:	0852      	lsrs	r2, r2, #1
 800429e:	3a01      	subs	r2, #1
 80042a0:	0412      	lsls	r2, r2, #16
 80042a2:	430a      	orrs	r2, r1
 80042a4:	4934      	ldr	r1, [pc, #208]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042aa:	4b34      	ldr	r3, [pc, #208]	; (800437c <HAL_RCC_OscConfig+0x498>)
 80042ac:	2201      	movs	r2, #1
 80042ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b0:	f7fe ff76 	bl	80031a0 <HAL_GetTick>
 80042b4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042b8:	f7fe ff72 	bl	80031a0 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	6a3b      	ldr	r3, [r7, #32]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	; 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e04d      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ca:	4b2b      	ldr	r3, [pc, #172]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCC_OscConfig+0x3d4>
 80042d6:	e045      	b.n	8004364 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d8:	4b28      	ldr	r3, [pc, #160]	; (800437c <HAL_RCC_OscConfig+0x498>)
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042de:	f7fe ff5f 	bl	80031a0 <HAL_GetTick>
 80042e2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e6:	f7fe ff5b 	bl	80031a0 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b64      	cmp	r3, #100	; 0x64
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e036      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f8:	4b1f      	ldr	r3, [pc, #124]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1f0      	bne.n	80042e6 <HAL_RCC_OscConfig+0x402>
 8004304:	e02e      	b.n	8004364 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e029      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004312:	4b19      	ldr	r3, [pc, #100]	; (8004378 <HAL_RCC_OscConfig+0x494>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	429a      	cmp	r2, r3
 8004324:	d11c      	bne.n	8004360 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004330:	429a      	cmp	r2, r3
 8004332:	d115      	bne.n	8004360 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	099b      	lsrs	r3, r3, #6
 8004338:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004340:	429a      	cmp	r2, r3
 8004342:	d10d      	bne.n	8004360 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800434e:	429a      	cmp	r2, r3
 8004350:	d106      	bne.n	8004360 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800435c:	429a      	cmp	r2, r3
 800435e:	d001      	beq.n	8004364 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3728      	adds	r7, #40	; 0x28
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	40007000 	.word	0x40007000
 8004374:	40023870 	.word	0x40023870
 8004378:	40023800 	.word	0x40023800
 800437c:	42470060 	.word	0x42470060
 8004380:	f0bc8000 	.word	0xf0bc8000

08004384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e0d2      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004398:	4b6b      	ldr	r3, [pc, #428]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 030f 	and.w	r3, r3, #15
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d90c      	bls.n	80043c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a6:	4b68      	ldr	r3, [pc, #416]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	683a      	ldr	r2, [r7, #0]
 80043aa:	b2d2      	uxtb	r2, r2
 80043ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ae:	4b66      	ldr	r3, [pc, #408]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 030f 	and.w	r3, r3, #15
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d001      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0be      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d020      	beq.n	800440e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043d8:	4b5c      	ldr	r3, [pc, #368]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	4a5b      	ldr	r2, [pc, #364]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80043de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80043f0:	4b56      	ldr	r3, [pc, #344]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	4a55      	ldr	r2, [pc, #340]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80043f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043fc:	4b53      	ldr	r3, [pc, #332]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	4950      	ldr	r1, [pc, #320]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800440a:	4313      	orrs	r3, r2
 800440c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d040      	beq.n	800449c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d107      	bne.n	8004432 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004422:	4b4a      	ldr	r3, [pc, #296]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d115      	bne.n	800445a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e085      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	2b02      	cmp	r3, #2
 8004438:	d107      	bne.n	800444a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443a:	4b44      	ldr	r3, [pc, #272]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e079      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444a:	4b40      	ldr	r3, [pc, #256]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e071      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800445a:	4b3c      	ldr	r3, [pc, #240]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f023 0203 	bic.w	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	4939      	ldr	r1, [pc, #228]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 8004468:	4313      	orrs	r3, r2
 800446a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800446c:	f7fe fe98 	bl	80031a0 <HAL_GetTick>
 8004470:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004472:	e00a      	b.n	800448a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004474:	f7fe fe94 	bl	80031a0 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e059      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	4b30      	ldr	r3, [pc, #192]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 020c 	and.w	r2, r3, #12
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	429a      	cmp	r2, r3
 800449a:	d1eb      	bne.n	8004474 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800449c:	4b2a      	ldr	r3, [pc, #168]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 030f 	and.w	r3, r3, #15
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d20c      	bcs.n	80044c4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b27      	ldr	r3, [pc, #156]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 80044ac:	683a      	ldr	r2, [r7, #0]
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b2:	4b25      	ldr	r3, [pc, #148]	; (8004548 <HAL_RCC_ClockConfig+0x1c4>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d001      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e03c      	b.n	800453e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d008      	beq.n	80044e2 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044d0:	4b1e      	ldr	r3, [pc, #120]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	491b      	ldr	r1, [pc, #108]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044ee:	4b17      	ldr	r3, [pc, #92]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4913      	ldr	r1, [pc, #76]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004502:	f000 f82b 	bl	800455c <HAL_RCC_GetSysClockFreq>
 8004506:	4601      	mov	r1, r0
 8004508:	4b10      	ldr	r3, [pc, #64]	; (800454c <HAL_RCC_ClockConfig+0x1c8>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004510:	22f0      	movs	r2, #240	; 0xf0
 8004512:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	fa92 f2a2 	rbit	r2, r2
 800451a:	60fa      	str	r2, [r7, #12]
  return result;
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	fab2 f282 	clz	r2, r2
 8004522:	b2d2      	uxtb	r2, r2
 8004524:	40d3      	lsrs	r3, r2
 8004526:	4a0a      	ldr	r2, [pc, #40]	; (8004550 <HAL_RCC_ClockConfig+0x1cc>)
 8004528:	5cd3      	ldrb	r3, [r2, r3]
 800452a:	fa21 f303 	lsr.w	r3, r1, r3
 800452e:	4a09      	ldr	r2, [pc, #36]	; (8004554 <HAL_RCC_ClockConfig+0x1d0>)
 8004530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004532:	4b09      	ldr	r3, [pc, #36]	; (8004558 <HAL_RCC_ClockConfig+0x1d4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fe fdf0 	bl	800311c <HAL_InitTick>

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	40023c00 	.word	0x40023c00
 800454c:	40023800 	.word	0x40023800
 8004550:	080055b8 	.word	0x080055b8
 8004554:	20000018 	.word	0x20000018
 8004558:	2000001c 	.word	0x2000001c

0800455c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800455c:	b5b0      	push	{r4, r5, r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004562:	2100      	movs	r1, #0
 8004564:	6079      	str	r1, [r7, #4]
 8004566:	2100      	movs	r1, #0
 8004568:	60f9      	str	r1, [r7, #12]
 800456a:	2100      	movs	r1, #0
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800456e:	2100      	movs	r1, #0
 8004570:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004572:	4952      	ldr	r1, [pc, #328]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 8004574:	6889      	ldr	r1, [r1, #8]
 8004576:	f001 010c 	and.w	r1, r1, #12
 800457a:	2908      	cmp	r1, #8
 800457c:	d00d      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x3e>
 800457e:	2908      	cmp	r1, #8
 8004580:	f200 8094 	bhi.w	80046ac <HAL_RCC_GetSysClockFreq+0x150>
 8004584:	2900      	cmp	r1, #0
 8004586:	d002      	beq.n	800458e <HAL_RCC_GetSysClockFreq+0x32>
 8004588:	2904      	cmp	r1, #4
 800458a:	d003      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x38>
 800458c:	e08e      	b.n	80046ac <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800458e:	4b4c      	ldr	r3, [pc, #304]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x164>)
 8004590:	60bb      	str	r3, [r7, #8]
       break;
 8004592:	e08e      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004594:	4b4b      	ldr	r3, [pc, #300]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x168>)
 8004596:	60bb      	str	r3, [r7, #8]
      break;
 8004598:	e08b      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800459a:	4948      	ldr	r1, [pc, #288]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 800459c:	6849      	ldr	r1, [r1, #4]
 800459e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80045a2:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045a4:	4945      	ldr	r1, [pc, #276]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 80045a6:	6849      	ldr	r1, [r1, #4]
 80045a8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80045ac:	2900      	cmp	r1, #0
 80045ae:	d024      	beq.n	80045fa <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b0:	4942      	ldr	r1, [pc, #264]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 80045b2:	6849      	ldr	r1, [r1, #4]
 80045b4:	0989      	lsrs	r1, r1, #6
 80045b6:	4608      	mov	r0, r1
 80045b8:	f04f 0100 	mov.w	r1, #0
 80045bc:	f240 14ff 	movw	r4, #511	; 0x1ff
 80045c0:	f04f 0500 	mov.w	r5, #0
 80045c4:	ea00 0204 	and.w	r2, r0, r4
 80045c8:	ea01 0305 	and.w	r3, r1, r5
 80045cc:	493d      	ldr	r1, [pc, #244]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x168>)
 80045ce:	fb01 f003 	mul.w	r0, r1, r3
 80045d2:	2100      	movs	r1, #0
 80045d4:	fb01 f102 	mul.w	r1, r1, r2
 80045d8:	1844      	adds	r4, r0, r1
 80045da:	493a      	ldr	r1, [pc, #232]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x168>)
 80045dc:	fba2 0101 	umull	r0, r1, r2, r1
 80045e0:	1863      	adds	r3, r4, r1
 80045e2:	4619      	mov	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	f7fc fdd4 	bl	8001198 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	e04a      	b.n	8004690 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045fa:	4b30      	ldr	r3, [pc, #192]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	099b      	lsrs	r3, r3, #6
 8004600:	461a      	mov	r2, r3
 8004602:	f04f 0300 	mov.w	r3, #0
 8004606:	f240 10ff 	movw	r0, #511	; 0x1ff
 800460a:	f04f 0100 	mov.w	r1, #0
 800460e:	ea02 0400 	and.w	r4, r2, r0
 8004612:	ea03 0501 	and.w	r5, r3, r1
 8004616:	4620      	mov	r0, r4
 8004618:	4629      	mov	r1, r5
 800461a:	f04f 0200 	mov.w	r2, #0
 800461e:	f04f 0300 	mov.w	r3, #0
 8004622:	014b      	lsls	r3, r1, #5
 8004624:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004628:	0142      	lsls	r2, r0, #5
 800462a:	4610      	mov	r0, r2
 800462c:	4619      	mov	r1, r3
 800462e:	1b00      	subs	r0, r0, r4
 8004630:	eb61 0105 	sbc.w	r1, r1, r5
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	018b      	lsls	r3, r1, #6
 800463e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004642:	0182      	lsls	r2, r0, #6
 8004644:	1a12      	subs	r2, r2, r0
 8004646:	eb63 0301 	sbc.w	r3, r3, r1
 800464a:	f04f 0000 	mov.w	r0, #0
 800464e:	f04f 0100 	mov.w	r1, #0
 8004652:	00d9      	lsls	r1, r3, #3
 8004654:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004658:	00d0      	lsls	r0, r2, #3
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	1912      	adds	r2, r2, r4
 8004660:	eb45 0303 	adc.w	r3, r5, r3
 8004664:	f04f 0000 	mov.w	r0, #0
 8004668:	f04f 0100 	mov.w	r1, #0
 800466c:	0299      	lsls	r1, r3, #10
 800466e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004672:	0290      	lsls	r0, r2, #10
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4610      	mov	r0, r2
 800467a:	4619      	mov	r1, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	461a      	mov	r2, r3
 8004680:	f04f 0300 	mov.w	r3, #0
 8004684:	f7fc fd88 	bl	8001198 <__aeabi_uldivmod>
 8004688:	4602      	mov	r2, r0
 800468a:	460b      	mov	r3, r1
 800468c:	4613      	mov	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004690:	4b0a      	ldr	r3, [pc, #40]	; (80046bc <HAL_RCC_GetSysClockFreq+0x160>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	0c1b      	lsrs	r3, r3, #16
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	3301      	adds	r3, #1
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a8:	60bb      	str	r3, [r7, #8]
      break;
 80046aa:	e002      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046ac:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x164>)
 80046ae:	60bb      	str	r3, [r7, #8]
      break;
 80046b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046b2:	68bb      	ldr	r3, [r7, #8]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bdb0      	pop	{r4, r5, r7, pc}
 80046bc:	40023800 	.word	0x40023800
 80046c0:	00f42400 	.word	0x00f42400
 80046c4:	017d7840 	.word	0x017d7840

080046c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046c8:	b480      	push	{r7}
 80046ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046cc:	4b02      	ldr	r3, [pc, #8]	; (80046d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80046ce:	681b      	ldr	r3, [r3, #0]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	20000018 	.word	0x20000018

080046dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e041      	b.n	8004772 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d106      	bne.n	8004708 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fe fa48 	bl	8002b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3304      	adds	r3, #4
 8004718:	4619      	mov	r1, r3
 800471a:	4610      	mov	r0, r2
 800471c:	f000 fb36 	bl	8004d8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b01      	cmp	r3, #1
 800478e:	d001      	beq.n	8004794 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e046      	b.n	8004822 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a22      	ldr	r2, [pc, #136]	; (800482c <HAL_TIM_Base_Start+0xb0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d022      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ae:	d01d      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1e      	ldr	r2, [pc, #120]	; (8004830 <HAL_TIM_Base_Start+0xb4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d018      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1d      	ldr	r2, [pc, #116]	; (8004834 <HAL_TIM_Base_Start+0xb8>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d013      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1b      	ldr	r2, [pc, #108]	; (8004838 <HAL_TIM_Base_Start+0xbc>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00e      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a1a      	ldr	r2, [pc, #104]	; (800483c <HAL_TIM_Base_Start+0xc0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d009      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a18      	ldr	r2, [pc, #96]	; (8004840 <HAL_TIM_Base_Start+0xc4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d004      	beq.n	80047ec <HAL_TIM_Base_Start+0x70>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a17      	ldr	r2, [pc, #92]	; (8004844 <HAL_TIM_Base_Start+0xc8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d111      	bne.n	8004810 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b06      	cmp	r3, #6
 80047fc:	d010      	beq.n	8004820 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f042 0201 	orr.w	r2, r2, #1
 800480c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480e:	e007      	b.n	8004820 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	bc80      	pop	{r7}
 800482a:	4770      	bx	lr
 800482c:	40010000 	.word	0x40010000
 8004830:	40000400 	.word	0x40000400
 8004834:	40000800 	.word	0x40000800
 8004838:	40000c00 	.word	0x40000c00
 800483c:	40010400 	.word	0x40010400
 8004840:	40014000 	.word	0x40014000
 8004844:	40001800 	.word	0x40001800

08004848 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e041      	b.n	80048de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f839 	bl	80048e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3304      	adds	r3, #4
 8004884:	4619      	mov	r1, r3
 8004886:	4610      	mov	r0, r2
 8004888:	f000 fa80 	bl	8004d8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b083      	sub	sp, #12
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr

080048f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d109      	bne.n	800491c <HAL_TIM_PWM_Start+0x24>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b01      	cmp	r3, #1
 8004912:	bf14      	ite	ne
 8004914:	2301      	movne	r3, #1
 8004916:	2300      	moveq	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	e022      	b.n	8004962 <HAL_TIM_PWM_Start+0x6a>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b04      	cmp	r3, #4
 8004920:	d109      	bne.n	8004936 <HAL_TIM_PWM_Start+0x3e>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b01      	cmp	r3, #1
 800492c:	bf14      	ite	ne
 800492e:	2301      	movne	r3, #1
 8004930:	2300      	moveq	r3, #0
 8004932:	b2db      	uxtb	r3, r3
 8004934:	e015      	b.n	8004962 <HAL_TIM_PWM_Start+0x6a>
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b08      	cmp	r3, #8
 800493a:	d109      	bne.n	8004950 <HAL_TIM_PWM_Start+0x58>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b01      	cmp	r3, #1
 8004946:	bf14      	ite	ne
 8004948:	2301      	movne	r3, #1
 800494a:	2300      	moveq	r3, #0
 800494c:	b2db      	uxtb	r3, r3
 800494e:	e008      	b.n	8004962 <HAL_TIM_PWM_Start+0x6a>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	bf14      	ite	ne
 800495c:	2301      	movne	r3, #1
 800495e:	2300      	moveq	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e07c      	b.n	8004a64 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d104      	bne.n	800497a <HAL_TIM_PWM_Start+0x82>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004978:	e013      	b.n	80049a2 <HAL_TIM_PWM_Start+0xaa>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b04      	cmp	r3, #4
 800497e:	d104      	bne.n	800498a <HAL_TIM_PWM_Start+0x92>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004988:	e00b      	b.n	80049a2 <HAL_TIM_PWM_Start+0xaa>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b08      	cmp	r3, #8
 800498e:	d104      	bne.n	800499a <HAL_TIM_PWM_Start+0xa2>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004998:	e003      	b.n	80049a2 <HAL_TIM_PWM_Start+0xaa>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2202      	movs	r2, #2
 800499e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2201      	movs	r2, #1
 80049a8:	6839      	ldr	r1, [r7, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fcce 	bl	800534c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a2d      	ldr	r2, [pc, #180]	; (8004a6c <HAL_TIM_PWM_Start+0x174>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d004      	beq.n	80049c4 <HAL_TIM_PWM_Start+0xcc>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a2c      	ldr	r2, [pc, #176]	; (8004a70 <HAL_TIM_PWM_Start+0x178>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d101      	bne.n	80049c8 <HAL_TIM_PWM_Start+0xd0>
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <HAL_TIM_PWM_Start+0xd2>
 80049c8:	2300      	movs	r3, #0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d007      	beq.n	80049de <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a22      	ldr	r2, [pc, #136]	; (8004a6c <HAL_TIM_PWM_Start+0x174>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d022      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f0:	d01d      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a1f      	ldr	r2, [pc, #124]	; (8004a74 <HAL_TIM_PWM_Start+0x17c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d018      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a1d      	ldr	r2, [pc, #116]	; (8004a78 <HAL_TIM_PWM_Start+0x180>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a1c      	ldr	r2, [pc, #112]	; (8004a7c <HAL_TIM_PWM_Start+0x184>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00e      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a16      	ldr	r2, [pc, #88]	; (8004a70 <HAL_TIM_PWM_Start+0x178>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d009      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a18      	ldr	r2, [pc, #96]	; (8004a80 <HAL_TIM_PWM_Start+0x188>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d004      	beq.n	8004a2e <HAL_TIM_PWM_Start+0x136>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a16      	ldr	r2, [pc, #88]	; (8004a84 <HAL_TIM_PWM_Start+0x18c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d111      	bne.n	8004a52 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b06      	cmp	r3, #6
 8004a3e:	d010      	beq.n	8004a62 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0201 	orr.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a50:	e007      	b.n	8004a62 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40010000 	.word	0x40010000
 8004a70:	40010400 	.word	0x40010400
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40014000 	.word	0x40014000
 8004a84:	40001800 	.word	0x40001800

08004a88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d101      	bne.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e0ac      	b.n	8004bfc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b0c      	cmp	r3, #12
 8004aae:	f200 809f 	bhi.w	8004bf0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004ab2:	a201      	add	r2, pc, #4	; (adr r2, 8004ab8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab8:	08004aed 	.word	0x08004aed
 8004abc:	08004bf1 	.word	0x08004bf1
 8004ac0:	08004bf1 	.word	0x08004bf1
 8004ac4:	08004bf1 	.word	0x08004bf1
 8004ac8:	08004b2d 	.word	0x08004b2d
 8004acc:	08004bf1 	.word	0x08004bf1
 8004ad0:	08004bf1 	.word	0x08004bf1
 8004ad4:	08004bf1 	.word	0x08004bf1
 8004ad8:	08004b6f 	.word	0x08004b6f
 8004adc:	08004bf1 	.word	0x08004bf1
 8004ae0:	08004bf1 	.word	0x08004bf1
 8004ae4:	08004bf1 	.word	0x08004bf1
 8004ae8:	08004baf 	.word	0x08004baf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68b9      	ldr	r1, [r7, #8]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 f9e8 	bl	8004ec8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699a      	ldr	r2, [r3, #24]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0208 	orr.w	r2, r2, #8
 8004b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699a      	ldr	r2, [r3, #24]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0204 	bic.w	r2, r2, #4
 8004b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6999      	ldr	r1, [r3, #24]
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	691a      	ldr	r2, [r3, #16]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	619a      	str	r2, [r3, #24]
      break;
 8004b2a:	e062      	b.n	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fa38 	bl	8004fa8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	699a      	ldr	r2, [r3, #24]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	699a      	ldr	r2, [r3, #24]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6999      	ldr	r1, [r3, #24]
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	021a      	lsls	r2, r3, #8
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	619a      	str	r2, [r3, #24]
      break;
 8004b6c:	e041      	b.n	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68b9      	ldr	r1, [r7, #8]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fa8b 	bl	8005090 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69da      	ldr	r2, [r3, #28]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f042 0208 	orr.w	r2, r2, #8
 8004b88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69da      	ldr	r2, [r3, #28]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0204 	bic.w	r2, r2, #4
 8004b98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	69d9      	ldr	r1, [r3, #28]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	61da      	str	r2, [r3, #28]
      break;
 8004bac:	e021      	b.n	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68b9      	ldr	r1, [r7, #8]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f000 fadf 	bl	8005178 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	69da      	ldr	r2, [r3, #28]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	69da      	ldr	r2, [r3, #28]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	69d9      	ldr	r1, [r3, #28]
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	021a      	lsls	r2, r3, #8
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	61da      	str	r2, [r3, #28]
      break;
 8004bee:	e000      	b.n	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004bf0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3710      	adds	r7, #16
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_TIM_ConfigClockSource+0x18>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e0b3      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x180>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c42:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c54:	d03e      	beq.n	8004cd4 <HAL_TIM_ConfigClockSource+0xd0>
 8004c56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c5a:	f200 8087 	bhi.w	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c62:	f000 8085 	beq.w	8004d70 <HAL_TIM_ConfigClockSource+0x16c>
 8004c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c6a:	d87f      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c6c:	2b70      	cmp	r3, #112	; 0x70
 8004c6e:	d01a      	beq.n	8004ca6 <HAL_TIM_ConfigClockSource+0xa2>
 8004c70:	2b70      	cmp	r3, #112	; 0x70
 8004c72:	d87b      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c74:	2b60      	cmp	r3, #96	; 0x60
 8004c76:	d050      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x116>
 8004c78:	2b60      	cmp	r3, #96	; 0x60
 8004c7a:	d877      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c7c:	2b50      	cmp	r3, #80	; 0x50
 8004c7e:	d03c      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0xf6>
 8004c80:	2b50      	cmp	r3, #80	; 0x50
 8004c82:	d873      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c84:	2b40      	cmp	r3, #64	; 0x40
 8004c86:	d058      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x136>
 8004c88:	2b40      	cmp	r3, #64	; 0x40
 8004c8a:	d86f      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c8c:	2b30      	cmp	r3, #48	; 0x30
 8004c8e:	d064      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x156>
 8004c90:	2b30      	cmp	r3, #48	; 0x30
 8004c92:	d86b      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d060      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x156>
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d867      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d05c      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x156>
 8004ca0:	2b10      	cmp	r3, #16
 8004ca2:	d05a      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004ca4:	e062      	b.n	8004d6c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6818      	ldr	r0, [r3, #0]
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	6899      	ldr	r1, [r3, #8]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f000 fb2a 	bl	800530e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cc8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	609a      	str	r2, [r3, #8]
      break;
 8004cd2:	e04e      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6818      	ldr	r0, [r3, #0]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	6899      	ldr	r1, [r3, #8]
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	f000 fb13 	bl	800530e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cf6:	609a      	str	r2, [r3, #8]
      break;
 8004cf8:	e03b      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6859      	ldr	r1, [r3, #4]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 fa8a 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2150      	movs	r1, #80	; 0x50
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fae1 	bl	80052da <TIM_ITRx_SetConfig>
      break;
 8004d18:	e02b      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6859      	ldr	r1, [r3, #4]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	461a      	mov	r2, r3
 8004d28:	f000 faa8 	bl	800527c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2160      	movs	r1, #96	; 0x60
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fad1 	bl	80052da <TIM_ITRx_SetConfig>
      break;
 8004d38:	e01b      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6859      	ldr	r1, [r3, #4]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	461a      	mov	r2, r3
 8004d48:	f000 fa6a 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2140      	movs	r1, #64	; 0x40
 8004d52:	4618      	mov	r0, r3
 8004d54:	f000 fac1 	bl	80052da <TIM_ITRx_SetConfig>
      break;
 8004d58:	e00b      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4619      	mov	r1, r3
 8004d64:	4610      	mov	r0, r2
 8004d66:	f000 fab8 	bl	80052da <TIM_ITRx_SetConfig>
        break;
 8004d6a:	e002      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d6c:	bf00      	nop
 8004d6e:	e000      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a3f      	ldr	r2, [pc, #252]	; (8004e9c <TIM_Base_SetConfig+0x110>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004daa:	d00f      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a3c      	ldr	r2, [pc, #240]	; (8004ea0 <TIM_Base_SetConfig+0x114>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a3b      	ldr	r2, [pc, #236]	; (8004ea4 <TIM_Base_SetConfig+0x118>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d007      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a3a      	ldr	r2, [pc, #232]	; (8004ea8 <TIM_Base_SetConfig+0x11c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d003      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a39      	ldr	r2, [pc, #228]	; (8004eac <TIM_Base_SetConfig+0x120>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d108      	bne.n	8004dde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a2e      	ldr	r2, [pc, #184]	; (8004e9c <TIM_Base_SetConfig+0x110>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d02b      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dec:	d027      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a2b      	ldr	r2, [pc, #172]	; (8004ea0 <TIM_Base_SetConfig+0x114>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d023      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a2a      	ldr	r2, [pc, #168]	; (8004ea4 <TIM_Base_SetConfig+0x118>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d01f      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a29      	ldr	r2, [pc, #164]	; (8004ea8 <TIM_Base_SetConfig+0x11c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d01b      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a28      	ldr	r2, [pc, #160]	; (8004eac <TIM_Base_SetConfig+0x120>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d017      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a27      	ldr	r2, [pc, #156]	; (8004eb0 <TIM_Base_SetConfig+0x124>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d013      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a26      	ldr	r2, [pc, #152]	; (8004eb4 <TIM_Base_SetConfig+0x128>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d00f      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a25      	ldr	r2, [pc, #148]	; (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00b      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a24      	ldr	r2, [pc, #144]	; (8004ebc <TIM_Base_SetConfig+0x130>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d007      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a23      	ldr	r2, [pc, #140]	; (8004ec0 <TIM_Base_SetConfig+0x134>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d003      	beq.n	8004e3e <TIM_Base_SetConfig+0xb2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a22      	ldr	r2, [pc, #136]	; (8004ec4 <TIM_Base_SetConfig+0x138>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d108      	bne.n	8004e50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a09      	ldr	r2, [pc, #36]	; (8004e9c <TIM_Base_SetConfig+0x110>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d003      	beq.n	8004e84 <TIM_Base_SetConfig+0xf8>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a0b      	ldr	r2, [pc, #44]	; (8004eac <TIM_Base_SetConfig+0x120>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d103      	bne.n	8004e8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	615a      	str	r2, [r3, #20]
}
 8004e92:	bf00      	nop
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr
 8004e9c:	40010000 	.word	0x40010000
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800
 8004ea8:	40000c00 	.word	0x40000c00
 8004eac:	40010400 	.word	0x40010400
 8004eb0:	40014000 	.word	0x40014000
 8004eb4:	40014400 	.word	0x40014400
 8004eb8:	40014800 	.word	0x40014800
 8004ebc:	40001800 	.word	0x40001800
 8004ec0:	40001c00 	.word	0x40001c00
 8004ec4:	40002000 	.word	0x40002000

08004ec8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	f023 0201 	bic.w	r2, r3, #1
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 0303 	bic.w	r3, r3, #3
 8004efe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f023 0302 	bic.w	r3, r3, #2
 8004f10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a20      	ldr	r2, [pc, #128]	; (8004fa0 <TIM_OC1_SetConfig+0xd8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d003      	beq.n	8004f2c <TIM_OC1_SetConfig+0x64>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a1f      	ldr	r2, [pc, #124]	; (8004fa4 <TIM_OC1_SetConfig+0xdc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d10c      	bne.n	8004f46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f023 0308 	bic.w	r3, r3, #8
 8004f32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	697a      	ldr	r2, [r7, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f023 0304 	bic.w	r3, r3, #4
 8004f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <TIM_OC1_SetConfig+0xd8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d003      	beq.n	8004f56 <TIM_OC1_SetConfig+0x8e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a14      	ldr	r2, [pc, #80]	; (8004fa4 <TIM_OC1_SetConfig+0xdc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d111      	bne.n	8004f7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	621a      	str	r2, [r3, #32]
}
 8004f94:	bf00      	nop
 8004f96:	371c      	adds	r7, #28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40010000 	.word	0x40010000
 8004fa4:	40010400 	.word	0x40010400

08004fa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	f023 0210 	bic.w	r2, r3, #16
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	021b      	lsls	r3, r3, #8
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f023 0320 	bic.w	r3, r3, #32
 8004ff2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a21      	ldr	r2, [pc, #132]	; (8005088 <TIM_OC2_SetConfig+0xe0>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d003      	beq.n	8005010 <TIM_OC2_SetConfig+0x68>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a20      	ldr	r2, [pc, #128]	; (800508c <TIM_OC2_SetConfig+0xe4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d10d      	bne.n	800502c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	4313      	orrs	r3, r2
 8005022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800502a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a16      	ldr	r2, [pc, #88]	; (8005088 <TIM_OC2_SetConfig+0xe0>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d003      	beq.n	800503c <TIM_OC2_SetConfig+0x94>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a15      	ldr	r2, [pc, #84]	; (800508c <TIM_OC2_SetConfig+0xe4>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d113      	bne.n	8005064 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005042:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800504a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	4313      	orrs	r3, r2
 8005062:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	621a      	str	r2, [r3, #32]
}
 800507e:	bf00      	nop
 8005080:	371c      	adds	r7, #28
 8005082:	46bd      	mov	sp, r7
 8005084:	bc80      	pop	{r7}
 8005086:	4770      	bx	lr
 8005088:	40010000 	.word	0x40010000
 800508c:	40010400 	.word	0x40010400

08005090 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005090:	b480      	push	{r7}
 8005092:	b087      	sub	sp, #28
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0303 	bic.w	r3, r3, #3
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	021b      	lsls	r3, r3, #8
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a21      	ldr	r2, [pc, #132]	; (8005170 <TIM_OC3_SetConfig+0xe0>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d003      	beq.n	80050f6 <TIM_OC3_SetConfig+0x66>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a20      	ldr	r2, [pc, #128]	; (8005174 <TIM_OC3_SetConfig+0xe4>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d10d      	bne.n	8005112 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	021b      	lsls	r3, r3, #8
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a16      	ldr	r2, [pc, #88]	; (8005170 <TIM_OC3_SetConfig+0xe0>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d003      	beq.n	8005122 <TIM_OC3_SetConfig+0x92>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a15      	ldr	r2, [pc, #84]	; (8005174 <TIM_OC3_SetConfig+0xe4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d113      	bne.n	800514a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	011b      	lsls	r3, r3, #4
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	4313      	orrs	r3, r2
 800513c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	621a      	str	r2, [r3, #32]
}
 8005164:	bf00      	nop
 8005166:	371c      	adds	r7, #28
 8005168:	46bd      	mov	sp, r7
 800516a:	bc80      	pop	{r7}
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	40010000 	.word	0x40010000
 8005174:	40010400 	.word	0x40010400

08005178 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	021b      	lsls	r3, r3, #8
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	031b      	lsls	r3, r3, #12
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a11      	ldr	r2, [pc, #68]	; (8005218 <TIM_OC4_SetConfig+0xa0>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d003      	beq.n	80051e0 <TIM_OC4_SetConfig+0x68>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a10      	ldr	r2, [pc, #64]	; (800521c <TIM_OC4_SetConfig+0xa4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d109      	bne.n	80051f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	019b      	lsls	r3, r3, #6
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	621a      	str	r2, [r3, #32]
}
 800520e:	bf00      	nop
 8005210:	371c      	adds	r7, #28
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr
 8005218:	40010000 	.word	0x40010000
 800521c:	40010400 	.word	0x40010400

08005220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f023 0201 	bic.w	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800524a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f023 030a 	bic.w	r3, r3, #10
 800525c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	621a      	str	r2, [r3, #32]
}
 8005272:	bf00      	nop
 8005274:	371c      	adds	r7, #28
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr

0800527c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	f023 0210 	bic.w	r2, r3, #16
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	031b      	lsls	r3, r3, #12
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	621a      	str	r2, [r3, #32]
}
 80052d0:	bf00      	nop
 80052d2:	371c      	adds	r7, #28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bc80      	pop	{r7}
 80052d8:	4770      	bx	lr

080052da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052da:	b480      	push	{r7}
 80052dc:	b085      	sub	sp, #20
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f043 0307 	orr.w	r3, r3, #7
 80052fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	609a      	str	r2, [r3, #8]
}
 8005304:	bf00      	nop
 8005306:	3714      	adds	r7, #20
 8005308:	46bd      	mov	sp, r7
 800530a:	bc80      	pop	{r7}
 800530c:	4770      	bx	lr

0800530e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800530e:	b480      	push	{r7}
 8005310:	b087      	sub	sp, #28
 8005312:	af00      	add	r7, sp, #0
 8005314:	60f8      	str	r0, [r7, #12]
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
 800531a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005328:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	021a      	lsls	r2, r3, #8
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	431a      	orrs	r2, r3
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	4313      	orrs	r3, r2
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	609a      	str	r2, [r3, #8]
}
 8005342:	bf00      	nop
 8005344:	371c      	adds	r7, #28
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr

0800534c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800534c:	b480      	push	{r7}
 800534e:	b087      	sub	sp, #28
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	f003 031f 	and.w	r3, r3, #31
 800535e:	2201      	movs	r2, #1
 8005360:	fa02 f303 	lsl.w	r3, r2, r3
 8005364:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a1a      	ldr	r2, [r3, #32]
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	43db      	mvns	r3, r3
 800536e:	401a      	ands	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6a1a      	ldr	r2, [r3, #32]
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 031f 	and.w	r3, r3, #31
 800537e:	6879      	ldr	r1, [r7, #4]
 8005380:	fa01 f303 	lsl.w	r3, r1, r3
 8005384:	431a      	orrs	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	621a      	str	r2, [r3, #32]
}
 800538a:	bf00      	nop
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d101      	bne.n	80053ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053a8:	2302      	movs	r3, #2
 80053aa:	e05a      	b.n	8005462 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2202      	movs	r2, #2
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	4313      	orrs	r3, r2
 80053dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a20      	ldr	r2, [pc, #128]	; (800546c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d022      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f8:	d01d      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a1c      	ldr	r2, [pc, #112]	; (8005470 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d018      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1a      	ldr	r2, [pc, #104]	; (8005474 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d013      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a19      	ldr	r2, [pc, #100]	; (8005478 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d00e      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a17      	ldr	r2, [pc, #92]	; (800547c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a16      	ldr	r2, [pc, #88]	; (8005480 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d004      	beq.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a14      	ldr	r2, [pc, #80]	; (8005484 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d10c      	bne.n	8005450 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800543c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	4313      	orrs	r3, r2
 8005446:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr
 800546c:	40010000 	.word	0x40010000
 8005470:	40000400 	.word	0x40000400
 8005474:	40000800 	.word	0x40000800
 8005478:	40000c00 	.word	0x40000c00
 800547c:	40010400 	.word	0x40010400
 8005480:	40014000 	.word	0x40014000
 8005484:	40001800 	.word	0x40001800

08005488 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e03d      	b.n	8005520 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	bc80      	pop	{r7}
 8005528:	4770      	bx	lr
	...

0800552c <__libc_init_array>:
 800552c:	b570      	push	{r4, r5, r6, lr}
 800552e:	2600      	movs	r6, #0
 8005530:	4d0c      	ldr	r5, [pc, #48]	; (8005564 <__libc_init_array+0x38>)
 8005532:	4c0d      	ldr	r4, [pc, #52]	; (8005568 <__libc_init_array+0x3c>)
 8005534:	1b64      	subs	r4, r4, r5
 8005536:	10a4      	asrs	r4, r4, #2
 8005538:	42a6      	cmp	r6, r4
 800553a:	d109      	bne.n	8005550 <__libc_init_array+0x24>
 800553c:	f000 f830 	bl	80055a0 <_init>
 8005540:	2600      	movs	r6, #0
 8005542:	4d0a      	ldr	r5, [pc, #40]	; (800556c <__libc_init_array+0x40>)
 8005544:	4c0a      	ldr	r4, [pc, #40]	; (8005570 <__libc_init_array+0x44>)
 8005546:	1b64      	subs	r4, r4, r5
 8005548:	10a4      	asrs	r4, r4, #2
 800554a:	42a6      	cmp	r6, r4
 800554c:	d105      	bne.n	800555a <__libc_init_array+0x2e>
 800554e:	bd70      	pop	{r4, r5, r6, pc}
 8005550:	f855 3b04 	ldr.w	r3, [r5], #4
 8005554:	4798      	blx	r3
 8005556:	3601      	adds	r6, #1
 8005558:	e7ee      	b.n	8005538 <__libc_init_array+0xc>
 800555a:	f855 3b04 	ldr.w	r3, [r5], #4
 800555e:	4798      	blx	r3
 8005560:	3601      	adds	r6, #1
 8005562:	e7f2      	b.n	800554a <__libc_init_array+0x1e>
 8005564:	080055d0 	.word	0x080055d0
 8005568:	080055d0 	.word	0x080055d0
 800556c:	080055d0 	.word	0x080055d0
 8005570:	080055d4 	.word	0x080055d4

08005574 <memcpy>:
 8005574:	440a      	add	r2, r1
 8005576:	4291      	cmp	r1, r2
 8005578:	f100 33ff 	add.w	r3, r0, #4294967295
 800557c:	d100      	bne.n	8005580 <memcpy+0xc>
 800557e:	4770      	bx	lr
 8005580:	b510      	push	{r4, lr}
 8005582:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005586:	4291      	cmp	r1, r2
 8005588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800558c:	d1f9      	bne.n	8005582 <memcpy+0xe>
 800558e:	bd10      	pop	{r4, pc}

08005590 <memset>:
 8005590:	4603      	mov	r3, r0
 8005592:	4402      	add	r2, r0
 8005594:	4293      	cmp	r3, r2
 8005596:	d100      	bne.n	800559a <memset+0xa>
 8005598:	4770      	bx	lr
 800559a:	f803 1b01 	strb.w	r1, [r3], #1
 800559e:	e7f9      	b.n	8005594 <memset+0x4>

080055a0 <_init>:
 80055a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055a2:	bf00      	nop
 80055a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055a6:	bc08      	pop	{r3}
 80055a8:	469e      	mov	lr, r3
 80055aa:	4770      	bx	lr

080055ac <_fini>:
 80055ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ae:	bf00      	nop
 80055b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055b2:	bc08      	pop	{r3}
 80055b4:	469e      	mov	lr, r3
 80055b6:	4770      	bx	lr
