<stg><name>convolution2</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="13" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="13" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="21" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="29" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="40" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="42" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %store_ln46 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %d_5 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln46 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="5">
<![CDATA[
:2 %zext_ln46_1 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln46 = icmp_eq  i5 %d_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %add_ln46 = add i5 %d_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln46 = br i1 %icmp_ln46, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %secondBias_addr = getelementptr i32 %secondBias, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="secondBias_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="5">
<![CDATA[
.split10:2 %empty_47 = trunc i5 %d_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %secondBias_load = load i4 %secondBias_addr

]]></Node>
<StgValue><ssdm name="secondBias_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
:0 %ret_ln77 = ret

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split10:3 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_47, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:4 %arrayidx17_sum1 = or i9 %tmp_10, i9 8

]]></Node>
<StgValue><ssdm name="arrayidx17_sum1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:5 %arrayidx61_sum2 = or i9 %tmp_10, i9 16

]]></Node>
<StgValue><ssdm name="arrayidx61_sum2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:6 %arrayidx74_sum3 = or i9 %tmp_10, i9 24

]]></Node>
<StgValue><ssdm name="arrayidx74_sum3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split10:7 %secondBias_load = load i4 %secondBias_addr

]]></Node>
<StgValue><ssdm name="secondBias_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split10:8 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %indvars_iv_next63, void %._crit_edge19, i6 0, void %.split10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %exitcond669 = icmp_eq  i6 %i, i6 42

]]></Node>
<StgValue><ssdm name="exitcond669"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %indvars_iv_next63 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next63"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln48 = br i1 %exitcond669, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split8:1 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split8:2 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:3 %add_ln53 = add i10 %tmp_11, i10 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
.split8:4 %zext_ln53 = zext i10 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:5 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split8:6 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln46 = store i5 %add_ln46, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %h = phi i4 %add_ln54, void %.split, i4 0, void %.split8

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_49 = phi i32 %add, void %.split, i32 %secondBias_load, void %.split8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="4">
<![CDATA[
:2 %zext_ln54 = zext i4 %h

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln54 = icmp_eq  i4 %h, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln54 = add i4 %h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln54 = br i1 %icmp_ln54, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:1 %add_ln55 = add i9 %zext_ln54, i9 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
.split:2 %zext_ln55 = zext i9 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %m_0_addr = getelementptr i32 %m_0, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="m_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
.split:4 %m_0_load = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:5 %add_ln55_1 = add i9 %zext_ln54, i9 %arrayidx17_sum1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
.split:6 %zext_ln55_1 = zext i9 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %secondKernel_addr = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
.split:8 %secondKernel_load = load i9 %secondKernel_addr

]]></Node>
<StgValue><ssdm name="secondKernel_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %empty_51 = add i6 %i, i6 2

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %cmp27 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="cmp27"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %cmp51 = icmp_ult  i6 %empty_51, i6 42

]]></Node>
<StgValue><ssdm name="cmp51"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %cmp89 = icmp_ult  i6 %indvars_iv_next63, i6 42

]]></Node>
<StgValue><ssdm name="cmp89"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:4 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next63, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:5 %tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_51, i3 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6 %store_ln55 = store i32 %empty_49, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln58 = br i1 %cmp27, void %.preheader9.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln59 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
.split:4 %m_0_load = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
.split:8 %secondKernel_load = load i9 %secondKernel_addr

]]></Node>
<StgValue><ssdm name="secondKernel_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul = fmul i32 %m_0_load, i32 %secondKernel_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %h_1 = phi i4 %add_ln59, void %.split2, i4 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader9:1 %empty_52 = phi i32 %add1, void %.split2, i32 %empty_49, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:2 %icmp_ln59 = icmp_eq  i4 %h_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:4 %add_ln59 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln59 = br i1 %icmp_ln59, void %.split2, void %.loopexit51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:1 %xor_ln60 = xor i4 %h_1, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="4">
<![CDATA[
.split2:2 %sext_ln60 = sext i4 %xor_ln60

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:3 %add_ln60 = add i9 %sext_ln60, i9 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.split2:4 %zext_ln60 = zext i9 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %m_0_addr_1 = getelementptr i32 %m_0, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="m_0_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
.split2:6 %m_0_load_1 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="m_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="1" op_3_bw="4">
<![CDATA[
.split2:7 %add_ln60_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i1.i4, i4 %empty_47, i1 0, i4 %h_1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
.split2:8 %zext_ln60_1 = zext i9 %add_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %secondKernel_addr_1 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
.split2:10 %secondKernel_load_1 = load i9 %secondKernel_addr_1

]]></Node>
<StgValue><ssdm name="secondKernel_load_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit51:0 %store_ln60 = store i32 %empty_52, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.loopexit51:1 %br_ln63 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0 %arrayidx8524_promoted = phi i32 %empty_52, void %.loopexit51, i32 %empty_49, void

]]></Node>
<StgValue><ssdm name="arrayidx8524_promoted"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln63 = br i1 %cmp51, void, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln67 = br i1 %cmp89, void %._crit_edge18, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln68 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln64 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
.split2:6 %m_0_load_1 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="m_0_load_1"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
.split2:10 %secondKernel_load_1 = load i9 %secondKernel_addr_1

]]></Node>
<StgValue><ssdm name="secondKernel_load_1"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="143" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %add1 = fadd i32 %empty_52, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split2:13 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %h_3 = phi i4 %add_ln68, void %.split4, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1 %empty_56 = phi i32 %add4, void %.split4, i32 %arrayidx8524_promoted, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="4">
<![CDATA[
.preheader:2 %zext_ln68 = zext i4 %h_3

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln68 = icmp_eq  i4 %h_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %add_ln68 = add i4 %h_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln68 = br i1 %icmp_ln68, void %.split4, void %.loopexit50

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:1 %add_ln69 = add i9 %zext_ln68, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
.split4:2 %zext_ln69 = zext i9 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %m_0_addr_4 = getelementptr i32 %m_0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="m_0_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
.split4:4 %m_0_load_4 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="m_0_load_4"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:5 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split4:6 %add_ln69_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %h_3

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="9">
<![CDATA[
.split4:7 %zext_ln69_1 = zext i9 %add_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %secondKernel_addr_4 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
.split4:9 %secondKernel_load_4 = load i9 %secondKernel_addr_4

]]></Node>
<StgValue><ssdm name="secondKernel_load_4"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit50:0 %store_ln69 = store i32 %empty_56, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.loopexit50:1 %br_ln0 = br void %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
.split4:4 %m_0_load_4 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="m_0_load_4"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
.split4:9 %secondKernel_load_4 = load i9 %secondKernel_addr_4

]]></Node>
<StgValue><ssdm name="secondKernel_load_4"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:10 %mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="170" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %add4 = fadd i32 %empty_56, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.split4:12 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %h_2 = phi i4 %add_ln64, void %.split6, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:1 %empty_54 = phi i32 %add3, void %.split6, i32 %arrayidx8524_promoted, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="4">
<![CDATA[
.preheader7:2 %zext_ln64 = zext i4 %h_2

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:3 %icmp_ln64 = icmp_eq  i4 %h_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:5 %add_ln64 = add i4 %h_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln64 = br i1 %icmp_ln64, void %.split6, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:1 %add_ln65 = add i9 %zext_ln64, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
.split6:2 %zext_ln65 = zext i9 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %m_0_addr_2 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="m_0_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
.split6:4 %m_0_load_2 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="m_0_load_2"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:5 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split6:6 %add_ln65_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 %h_2

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
.split6:7 %zext_ln65_1 = zext i9 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:8 %secondKernel_addr_2 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="secondKernel_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
.split6:9 %secondKernel_load_2 = load i9 %secondKernel_addr_2

]]></Node>
<StgValue><ssdm name="secondKernel_load_2"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:11 %add_ln65_2 = add i9 %zext_ln64, i9 %tmp_14

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
.split6:12 %zext_ln65_2 = zext i9 %add_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %m_0_addr_3 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="m_0_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="9">
<![CDATA[
.split6:14 %m_0_load_3 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="m_0_load_3"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6:15 %add_ln65_3 = add i9 %zext_ln64, i9 %arrayidx74_sum3

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
.split6:16 %zext_ln65_3 = zext i9 %add_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:17 %secondKernel_addr_3 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="secondKernel_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
.split6:18 %secondKernel_load_3 = load i9 %secondKernel_addr_3

]]></Node>
<StgValue><ssdm name="secondKernel_load_3"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.loopexit:0 %store_ln65 = store i32 %empty_54, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1 %br_ln73 = br void %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="202" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
.split6:4 %m_0_load_2 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="m_0_load_2"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
.split6:9 %secondKernel_load_2 = load i9 %secondKernel_addr_2

]]></Node>
<StgValue><ssdm name="secondKernel_load_2"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="9">
<![CDATA[
.split6:14 %m_0_load_3 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="m_0_load_3"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
.split6:18 %secondKernel_load_3 = load i9 %secondKernel_addr_3

]]></Node>
<StgValue><ssdm name="secondKernel_load_3"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="208" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="210" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:10 %mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:19 %mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="212" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="213" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="214" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="215" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:20 %add2 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="216" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="217" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="218" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:21 %add3 = fadd i32 %empty_54, i32 %add2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split6:22 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge18:0 %empty_58 = phi i32 %empty_54, void %.loopexit, i32 %empty_56, void %.loopexit50, i32 %arrayidx8524_promoted, void

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18:1 %bitcast_ln73 = bitcast i32 %empty_58

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge18:2 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge18:3 %trunc_ln73 = trunc i32 %bitcast_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge18:4 %icmp_ln73 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge18:5 %icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:7 %tmp_9 = fcmp_olt  i32 %empty_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="229" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18:6 %or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18:7 %tmp_9 = fcmp_olt  i32 %empty_58, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18:8 %and_ln73 = and i1 %or_ln73, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18:9 %br_ln73 = br i1 %and_ln73, void %._crit_edge19, void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %store_ln73 = store i32 0, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln73 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="291" name="m_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="292" name="out_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="293" name="secondBias" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="294" name="secondKernel" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="296" from="StgValue_295" to="d" fromId="295" toId="43">
</dataflow>
<dataflow id="298" from="StgValue_297" to="store_ln46" fromId="297" toId="44">
</dataflow>
<dataflow id="299" from="d" to="store_ln46" fromId="43" toId="44">
</dataflow>
<dataflow id="300" from="d" to="d_5" fromId="43" toId="46">
</dataflow>
<dataflow id="301" from="d_5" to="zext_ln46" fromId="46" toId="47">
</dataflow>
<dataflow id="302" from="d_5" to="zext_ln46_1" fromId="46" toId="48">
</dataflow>
<dataflow id="303" from="d_5" to="icmp_ln46" fromId="46" toId="49">
</dataflow>
<dataflow id="305" from="StgValue_304" to="icmp_ln46" fromId="304" toId="49">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="306" toId="50">
</dataflow>
<dataflow id="309" from="StgValue_308" to="empty" fromId="308" toId="50">
</dataflow>
<dataflow id="310" from="StgValue_308" to="empty" fromId="308" toId="50">
</dataflow>
<dataflow id="311" from="StgValue_308" to="empty" fromId="308" toId="50">
</dataflow>
<dataflow id="312" from="d_5" to="add_ln46" fromId="46" toId="51">
</dataflow>
<dataflow id="314" from="StgValue_313" to="add_ln46" fromId="313" toId="51">
</dataflow>
<dataflow id="315" from="icmp_ln46" to="br_ln46" fromId="49" toId="52">
</dataflow>
<dataflow id="316" from="secondBias" to="secondBias_addr" fromId="293" toId="53">
</dataflow>
<dataflow id="318" from="StgValue_317" to="secondBias_addr" fromId="317" toId="53">
</dataflow>
<dataflow id="319" from="zext_ln46" to="secondBias_addr" fromId="47" toId="53">
</dataflow>
<dataflow id="320" from="d_5" to="empty_47" fromId="46" toId="54">
</dataflow>
<dataflow id="321" from="secondBias_addr" to="secondBias_load" fromId="53" toId="55">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="57">
</dataflow>
<dataflow id="325" from="empty_5" to="specloopname_ln44" fromId="324" toId="57">
</dataflow>
<dataflow id="327" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="tmp_10" fromId="326" toId="58">
</dataflow>
<dataflow id="328" from="empty_47" to="tmp_10" fromId="54" toId="58">
</dataflow>
<dataflow id="329" from="StgValue_297" to="tmp_10" fromId="297" toId="58">
</dataflow>
<dataflow id="330" from="tmp_10" to="arrayidx17_sum1" fromId="58" toId="59">
</dataflow>
<dataflow id="332" from="StgValue_331" to="arrayidx17_sum1" fromId="331" toId="59">
</dataflow>
<dataflow id="333" from="tmp_10" to="arrayidx61_sum2" fromId="58" toId="60">
</dataflow>
<dataflow id="335" from="StgValue_334" to="arrayidx61_sum2" fromId="334" toId="60">
</dataflow>
<dataflow id="336" from="tmp_10" to="arrayidx74_sum3" fromId="58" toId="61">
</dataflow>
<dataflow id="338" from="StgValue_337" to="arrayidx74_sum3" fromId="337" toId="61">
</dataflow>
<dataflow id="339" from="secondBias_addr" to="secondBias_load" fromId="53" toId="62">
</dataflow>
<dataflow id="340" from="indvars_iv_next63" to="i" fromId="67" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln0" to="i" fromId="235" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="343" from="StgValue_342" to="i" fromId="342" toId="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="br_ln48" to="i" fromId="63" toId="64">
</dataflow>
<dataflow id="345" from="i" to="exitcond669" fromId="64" toId="65">
</dataflow>
<dataflow id="347" from="StgValue_346" to="exitcond669" fromId="346" toId="65">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="306" toId="66">
</dataflow>
<dataflow id="350" from="StgValue_349" to="empty_48" fromId="349" toId="66">
</dataflow>
<dataflow id="351" from="StgValue_349" to="empty_48" fromId="349" toId="66">
</dataflow>
<dataflow id="352" from="StgValue_349" to="empty_48" fromId="349" toId="66">
</dataflow>
<dataflow id="353" from="i" to="indvars_iv_next63" fromId="64" toId="67">
</dataflow>
<dataflow id="355" from="StgValue_354" to="indvars_iv_next63" fromId="354" toId="67">
</dataflow>
<dataflow id="356" from="exitcond669" to="br_ln48" fromId="65" toId="68">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="69">
</dataflow>
<dataflow id="359" from="empty_4" to="specloopname_ln44" fromId="358" toId="69">
</dataflow>
<dataflow id="361" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_11" fromId="360" toId="70">
</dataflow>
<dataflow id="362" from="i" to="tmp_11" fromId="64" toId="70">
</dataflow>
<dataflow id="364" from="StgValue_363" to="tmp_11" fromId="363" toId="70">
</dataflow>
<dataflow id="366" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_12" fromId="365" toId="71">
</dataflow>
<dataflow id="367" from="i" to="tmp_12" fromId="64" toId="71">
</dataflow>
<dataflow id="369" from="StgValue_368" to="tmp_12" fromId="368" toId="71">
</dataflow>
<dataflow id="370" from="tmp_11" to="add_ln53" fromId="70" toId="72">
</dataflow>
<dataflow id="371" from="zext_ln46_1" to="add_ln53" fromId="48" toId="72">
</dataflow>
<dataflow id="372" from="add_ln53" to="zext_ln53" fromId="72" toId="73">
</dataflow>
<dataflow id="373" from="out_0" to="out_0_addr" fromId="292" toId="74">
</dataflow>
<dataflow id="374" from="StgValue_317" to="out_0_addr" fromId="317" toId="74">
</dataflow>
<dataflow id="375" from="zext_ln53" to="out_0_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="376" from="add_ln46" to="store_ln46" fromId="51" toId="76">
</dataflow>
<dataflow id="377" from="d" to="store_ln46" fromId="43" toId="76">
</dataflow>
<dataflow id="378" from="add_ln54" to="h" fromId="83" toId="78">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="379" from="br_ln0" to="h" fromId="112" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="380" from="StgValue_363" to="h" fromId="363" toId="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln54" to="h" fromId="75" toId="78">
</dataflow>
<dataflow id="382" from="add" to="empty_49" fromId="111" toId="79">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="383" from="br_ln0" to="empty_49" fromId="112" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="384" from="secondBias_load" to="empty_49" fromId="62" toId="79">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond669" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="br_ln54" to="empty_49" fromId="75" toId="79">
</dataflow>
<dataflow id="386" from="h" to="zext_ln54" fromId="78" toId="80">
</dataflow>
<dataflow id="387" from="h" to="icmp_ln54" fromId="78" toId="81">
</dataflow>
<dataflow id="389" from="StgValue_388" to="icmp_ln54" fromId="388" toId="81">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="306" toId="82">
</dataflow>
<dataflow id="392" from="StgValue_391" to="empty_50" fromId="391" toId="82">
</dataflow>
<dataflow id="393" from="StgValue_391" to="empty_50" fromId="391" toId="82">
</dataflow>
<dataflow id="394" from="StgValue_391" to="empty_50" fromId="391" toId="82">
</dataflow>
<dataflow id="395" from="h" to="add_ln54" fromId="78" toId="83">
</dataflow>
<dataflow id="397" from="StgValue_396" to="add_ln54" fromId="396" toId="83">
</dataflow>
<dataflow id="398" from="icmp_ln54" to="br_ln54" fromId="81" toId="84">
</dataflow>
<dataflow id="399" from="zext_ln54" to="add_ln55" fromId="80" toId="85">
</dataflow>
<dataflow id="400" from="tmp_12" to="add_ln55" fromId="71" toId="85">
</dataflow>
<dataflow id="401" from="add_ln55" to="zext_ln55" fromId="85" toId="86">
</dataflow>
<dataflow id="402" from="m_0" to="m_0_addr" fromId="291" toId="87">
</dataflow>
<dataflow id="403" from="StgValue_317" to="m_0_addr" fromId="317" toId="87">
</dataflow>
<dataflow id="404" from="zext_ln55" to="m_0_addr" fromId="86" toId="87">
</dataflow>
<dataflow id="405" from="m_0_addr" to="m_0_load" fromId="87" toId="88">
</dataflow>
<dataflow id="406" from="zext_ln54" to="add_ln55_1" fromId="80" toId="89">
</dataflow>
<dataflow id="407" from="arrayidx17_sum1" to="add_ln55_1" fromId="59" toId="89">
</dataflow>
<dataflow id="408" from="add_ln55_1" to="zext_ln55_1" fromId="89" toId="90">
</dataflow>
<dataflow id="409" from="secondKernel" to="secondKernel_addr" fromId="294" toId="91">
</dataflow>
<dataflow id="410" from="StgValue_317" to="secondKernel_addr" fromId="317" toId="91">
</dataflow>
<dataflow id="411" from="zext_ln55_1" to="secondKernel_addr" fromId="90" toId="91">
</dataflow>
<dataflow id="412" from="secondKernel_addr" to="secondKernel_load" fromId="91" toId="92">
</dataflow>
<dataflow id="413" from="i" to="empty_51" fromId="64" toId="93">
</dataflow>
<dataflow id="415" from="StgValue_414" to="empty_51" fromId="414" toId="93">
</dataflow>
<dataflow id="416" from="i" to="cmp27" fromId="64" toId="94">
</dataflow>
<dataflow id="417" from="StgValue_342" to="cmp27" fromId="342" toId="94">
</dataflow>
<dataflow id="418" from="empty_51" to="cmp51" fromId="93" toId="95">
</dataflow>
<dataflow id="419" from="StgValue_346" to="cmp51" fromId="346" toId="95">
</dataflow>
<dataflow id="420" from="indvars_iv_next63" to="cmp89" fromId="67" toId="96">
</dataflow>
<dataflow id="421" from="StgValue_346" to="cmp89" fromId="346" toId="96">
</dataflow>
<dataflow id="422" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_13" fromId="365" toId="97">
</dataflow>
<dataflow id="423" from="indvars_iv_next63" to="tmp_13" fromId="67" toId="97">
</dataflow>
<dataflow id="424" from="StgValue_368" to="tmp_13" fromId="368" toId="97">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_14" fromId="365" toId="98">
</dataflow>
<dataflow id="426" from="empty_51" to="tmp_14" fromId="93" toId="98">
</dataflow>
<dataflow id="427" from="StgValue_368" to="tmp_14" fromId="368" toId="98">
</dataflow>
<dataflow id="428" from="empty_49" to="store_ln55" fromId="79" toId="99">
</dataflow>
<dataflow id="429" from="out_0_addr" to="store_ln55" fromId="74" toId="99">
</dataflow>
<dataflow id="430" from="cmp27" to="br_ln58" fromId="94" toId="100">
</dataflow>
<dataflow id="431" from="m_0_addr" to="m_0_load" fromId="87" toId="102">
</dataflow>
<dataflow id="432" from="secondKernel_addr" to="secondKernel_load" fromId="91" toId="103">
</dataflow>
<dataflow id="433" from="m_0_load" to="mul" fromId="102" toId="104">
</dataflow>
<dataflow id="434" from="secondKernel_load" to="mul" fromId="103" toId="104">
</dataflow>
<dataflow id="435" from="m_0_load" to="mul" fromId="102" toId="105">
</dataflow>
<dataflow id="436" from="secondKernel_load" to="mul" fromId="103" toId="105">
</dataflow>
<dataflow id="437" from="m_0_load" to="mul" fromId="102" toId="106">
</dataflow>
<dataflow id="438" from="secondKernel_load" to="mul" fromId="103" toId="106">
</dataflow>
<dataflow id="439" from="empty_49" to="add" fromId="79" toId="107">
</dataflow>
<dataflow id="440" from="mul" to="add" fromId="106" toId="107">
</dataflow>
<dataflow id="441" from="empty_49" to="add" fromId="79" toId="108">
</dataflow>
<dataflow id="442" from="mul" to="add" fromId="106" toId="108">
</dataflow>
<dataflow id="443" from="empty_49" to="add" fromId="79" toId="109">
</dataflow>
<dataflow id="444" from="mul" to="add" fromId="106" toId="109">
</dataflow>
<dataflow id="445" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="110">
</dataflow>
<dataflow id="447" from="empty_8" to="specloopname_ln44" fromId="446" toId="110">
</dataflow>
<dataflow id="448" from="empty_49" to="add" fromId="79" toId="111">
</dataflow>
<dataflow id="449" from="mul" to="add" fromId="106" toId="111">
</dataflow>
<dataflow id="450" from="add_ln59" to="h_1" fromId="117" toId="113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="451" from="br_ln0" to="h_1" fromId="146" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="452" from="StgValue_363" to="h_1" fromId="363" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln59" to="h_1" fromId="101" toId="113">
</dataflow>
<dataflow id="454" from="add1" to="empty_52" fromId="145" toId="114">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln0" to="empty_52" fromId="146" toId="114">
<BackEdge/>
</dataflow>
<dataflow id="456" from="empty_49" to="empty_52" fromId="79" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="cmp27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="457" from="br_ln59" to="empty_52" fromId="101" toId="114">
</dataflow>
<dataflow id="458" from="h_1" to="icmp_ln59" fromId="113" toId="115">
</dataflow>
<dataflow id="459" from="StgValue_388" to="icmp_ln59" fromId="388" toId="115">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecLoopTripCount" to="empty_53" fromId="306" toId="116">
</dataflow>
<dataflow id="461" from="StgValue_391" to="empty_53" fromId="391" toId="116">
</dataflow>
<dataflow id="462" from="StgValue_391" to="empty_53" fromId="391" toId="116">
</dataflow>
<dataflow id="463" from="StgValue_391" to="empty_53" fromId="391" toId="116">
</dataflow>
<dataflow id="464" from="h_1" to="add_ln59" fromId="113" toId="117">
</dataflow>
<dataflow id="465" from="StgValue_396" to="add_ln59" fromId="396" toId="117">
</dataflow>
<dataflow id="466" from="icmp_ln59" to="br_ln59" fromId="115" toId="118">
</dataflow>
<dataflow id="467" from="h_1" to="xor_ln60" fromId="113" toId="119">
</dataflow>
<dataflow id="468" from="StgValue_388" to="xor_ln60" fromId="388" toId="119">
</dataflow>
<dataflow id="469" from="xor_ln60" to="sext_ln60" fromId="119" toId="120">
</dataflow>
<dataflow id="470" from="sext_ln60" to="add_ln60" fromId="120" toId="121">
</dataflow>
<dataflow id="471" from="tmp_12" to="add_ln60" fromId="71" toId="121">
</dataflow>
<dataflow id="472" from="add_ln60" to="zext_ln60" fromId="121" toId="122">
</dataflow>
<dataflow id="473" from="m_0" to="m_0_addr_1" fromId="291" toId="123">
</dataflow>
<dataflow id="474" from="StgValue_317" to="m_0_addr_1" fromId="317" toId="123">
</dataflow>
<dataflow id="475" from="zext_ln60" to="m_0_addr_1" fromId="122" toId="123">
</dataflow>
<dataflow id="476" from="m_0_addr_1" to="m_0_load_1" fromId="123" toId="124">
</dataflow>
<dataflow id="478" from="_ssdm_op_BitConcatenate.i9.i4.i1.i4" to="add_ln60_1" fromId="477" toId="125">
</dataflow>
<dataflow id="479" from="empty_47" to="add_ln60_1" fromId="54" toId="125">
</dataflow>
<dataflow id="481" from="StgValue_480" to="add_ln60_1" fromId="480" toId="125">
</dataflow>
<dataflow id="482" from="h_1" to="add_ln60_1" fromId="113" toId="125">
</dataflow>
<dataflow id="483" from="add_ln60_1" to="zext_ln60_1" fromId="125" toId="126">
</dataflow>
<dataflow id="484" from="secondKernel" to="secondKernel_addr_1" fromId="294" toId="127">
</dataflow>
<dataflow id="485" from="StgValue_317" to="secondKernel_addr_1" fromId="317" toId="127">
</dataflow>
<dataflow id="486" from="zext_ln60_1" to="secondKernel_addr_1" fromId="126" toId="127">
</dataflow>
<dataflow id="487" from="secondKernel_addr_1" to="secondKernel_load_1" fromId="127" toId="128">
</dataflow>
<dataflow id="488" from="empty_52" to="store_ln60" fromId="114" toId="129">
</dataflow>
<dataflow id="489" from="out_0_addr" to="store_ln60" fromId="74" toId="129">
</dataflow>
<dataflow id="490" from="empty_52" to="arrayidx8524_promoted" fromId="114" toId="131">
<condition id="-1">
<or_exp><and_exp><literal name="cmp27" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="491" from="br_ln63" to="arrayidx8524_promoted" fromId="130" toId="131">
</dataflow>
<dataflow id="492" from="empty_49" to="arrayidx8524_promoted" fromId="79" toId="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="cmp27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="493" from="br_ln58" to="arrayidx8524_promoted" fromId="100" toId="131">
</dataflow>
<dataflow id="494" from="cmp51" to="br_ln63" fromId="95" toId="132">
</dataflow>
<dataflow id="495" from="cmp89" to="br_ln67" fromId="96" toId="133">
</dataflow>
<dataflow id="496" from="m_0_addr_1" to="m_0_load_1" fromId="123" toId="136">
</dataflow>
<dataflow id="497" from="secondKernel_addr_1" to="secondKernel_load_1" fromId="127" toId="137">
</dataflow>
<dataflow id="498" from="m_0_load_1" to="mul1" fromId="136" toId="138">
</dataflow>
<dataflow id="499" from="secondKernel_load_1" to="mul1" fromId="137" toId="138">
</dataflow>
<dataflow id="500" from="m_0_load_1" to="mul1" fromId="136" toId="139">
</dataflow>
<dataflow id="501" from="secondKernel_load_1" to="mul1" fromId="137" toId="139">
</dataflow>
<dataflow id="502" from="m_0_load_1" to="mul1" fromId="136" toId="140">
</dataflow>
<dataflow id="503" from="secondKernel_load_1" to="mul1" fromId="137" toId="140">
</dataflow>
<dataflow id="504" from="empty_52" to="add1" fromId="114" toId="141">
</dataflow>
<dataflow id="505" from="mul1" to="add1" fromId="140" toId="141">
</dataflow>
<dataflow id="506" from="empty_52" to="add1" fromId="114" toId="142">
</dataflow>
<dataflow id="507" from="mul1" to="add1" fromId="140" toId="142">
</dataflow>
<dataflow id="508" from="empty_52" to="add1" fromId="114" toId="143">
</dataflow>
<dataflow id="509" from="mul1" to="add1" fromId="140" toId="143">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="144">
</dataflow>
<dataflow id="512" from="empty_7" to="specloopname_ln44" fromId="511" toId="144">
</dataflow>
<dataflow id="513" from="empty_52" to="add1" fromId="114" toId="145">
</dataflow>
<dataflow id="514" from="mul1" to="add1" fromId="140" toId="145">
</dataflow>
<dataflow id="515" from="add_ln68" to="h_3" fromId="152" toId="147">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="516" from="br_ln0" to="h_3" fromId="175" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="517" from="StgValue_363" to="h_3" fromId="363" toId="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="518" from="br_ln68" to="h_3" fromId="134" toId="147">
</dataflow>
<dataflow id="519" from="add4" to="empty_56" fromId="174" toId="148">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="520" from="br_ln0" to="empty_56" fromId="175" toId="148">
<BackEdge/>
</dataflow>
<dataflow id="521" from="arrayidx8524_promoted" to="empty_56" fromId="131" toId="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="522" from="br_ln68" to="empty_56" fromId="134" toId="148">
</dataflow>
<dataflow id="523" from="h_3" to="zext_ln68" fromId="147" toId="149">
</dataflow>
<dataflow id="524" from="h_3" to="icmp_ln68" fromId="147" toId="150">
</dataflow>
<dataflow id="525" from="StgValue_388" to="icmp_ln68" fromId="388" toId="150">
</dataflow>
<dataflow id="526" from="_ssdm_op_SpecLoopTripCount" to="empty_57" fromId="306" toId="151">
</dataflow>
<dataflow id="527" from="StgValue_391" to="empty_57" fromId="391" toId="151">
</dataflow>
<dataflow id="528" from="StgValue_391" to="empty_57" fromId="391" toId="151">
</dataflow>
<dataflow id="529" from="StgValue_391" to="empty_57" fromId="391" toId="151">
</dataflow>
<dataflow id="530" from="h_3" to="add_ln68" fromId="147" toId="152">
</dataflow>
<dataflow id="531" from="StgValue_396" to="add_ln68" fromId="396" toId="152">
</dataflow>
<dataflow id="532" from="icmp_ln68" to="br_ln68" fromId="150" toId="153">
</dataflow>
<dataflow id="533" from="zext_ln68" to="add_ln69" fromId="149" toId="154">
</dataflow>
<dataflow id="534" from="tmp_13" to="add_ln69" fromId="97" toId="154">
</dataflow>
<dataflow id="535" from="add_ln69" to="zext_ln69" fromId="154" toId="155">
</dataflow>
<dataflow id="536" from="m_0" to="m_0_addr_4" fromId="291" toId="156">
</dataflow>
<dataflow id="537" from="StgValue_317" to="m_0_addr_4" fromId="317" toId="156">
</dataflow>
<dataflow id="538" from="zext_ln69" to="m_0_addr_4" fromId="155" toId="156">
</dataflow>
<dataflow id="539" from="m_0_addr_4" to="m_0_load_4" fromId="156" toId="157">
</dataflow>
<dataflow id="541" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="tmp_7" fromId="540" toId="158">
</dataflow>
<dataflow id="542" from="arrayidx61_sum2" to="tmp_7" fromId="60" toId="158">
</dataflow>
<dataflow id="544" from="StgValue_543" to="tmp_7" fromId="543" toId="158">
</dataflow>
<dataflow id="546" from="StgValue_545" to="tmp_7" fromId="545" toId="158">
</dataflow>
<dataflow id="548" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="add_ln69_1" fromId="547" toId="159">
</dataflow>
<dataflow id="549" from="tmp_7" to="add_ln69_1" fromId="158" toId="159">
</dataflow>
<dataflow id="550" from="h_3" to="add_ln69_1" fromId="147" toId="159">
</dataflow>
<dataflow id="551" from="add_ln69_1" to="zext_ln69_1" fromId="159" toId="160">
</dataflow>
<dataflow id="552" from="secondKernel" to="secondKernel_addr_4" fromId="294" toId="161">
</dataflow>
<dataflow id="553" from="StgValue_317" to="secondKernel_addr_4" fromId="317" toId="161">
</dataflow>
<dataflow id="554" from="zext_ln69_1" to="secondKernel_addr_4" fromId="160" toId="161">
</dataflow>
<dataflow id="555" from="secondKernel_addr_4" to="secondKernel_load_4" fromId="161" toId="162">
</dataflow>
<dataflow id="556" from="empty_56" to="store_ln69" fromId="148" toId="163">
</dataflow>
<dataflow id="557" from="out_0_addr" to="store_ln69" fromId="74" toId="163">
</dataflow>
<dataflow id="558" from="m_0_addr_4" to="m_0_load_4" fromId="156" toId="165">
</dataflow>
<dataflow id="559" from="secondKernel_addr_4" to="secondKernel_load_4" fromId="161" toId="166">
</dataflow>
<dataflow id="560" from="m_0_load_4" to="mul4" fromId="165" toId="167">
</dataflow>
<dataflow id="561" from="secondKernel_load_4" to="mul4" fromId="166" toId="167">
</dataflow>
<dataflow id="562" from="m_0_load_4" to="mul4" fromId="165" toId="168">
</dataflow>
<dataflow id="563" from="secondKernel_load_4" to="mul4" fromId="166" toId="168">
</dataflow>
<dataflow id="564" from="m_0_load_4" to="mul4" fromId="165" toId="169">
</dataflow>
<dataflow id="565" from="secondKernel_load_4" to="mul4" fromId="166" toId="169">
</dataflow>
<dataflow id="566" from="empty_56" to="add4" fromId="148" toId="170">
</dataflow>
<dataflow id="567" from="mul4" to="add4" fromId="169" toId="170">
</dataflow>
<dataflow id="568" from="empty_56" to="add4" fromId="148" toId="171">
</dataflow>
<dataflow id="569" from="mul4" to="add4" fromId="169" toId="171">
</dataflow>
<dataflow id="570" from="empty_56" to="add4" fromId="148" toId="172">
</dataflow>
<dataflow id="571" from="mul4" to="add4" fromId="169" toId="172">
</dataflow>
<dataflow id="572" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="173">
</dataflow>
<dataflow id="574" from="empty_20" to="specloopname_ln44" fromId="573" toId="173">
</dataflow>
<dataflow id="575" from="empty_56" to="add4" fromId="148" toId="174">
</dataflow>
<dataflow id="576" from="mul4" to="add4" fromId="169" toId="174">
</dataflow>
<dataflow id="577" from="add_ln64" to="h_2" fromId="181" toId="176">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="578" from="br_ln0" to="h_2" fromId="221" toId="176">
<BackEdge/>
</dataflow>
<dataflow id="579" from="StgValue_363" to="h_2" fromId="363" toId="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="580" from="br_ln64" to="h_2" fromId="135" toId="176">
</dataflow>
<dataflow id="581" from="add3" to="empty_54" fromId="220" toId="177">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="582" from="br_ln0" to="empty_54" fromId="221" toId="177">
<BackEdge/>
</dataflow>
<dataflow id="583" from="arrayidx8524_promoted" to="empty_54" fromId="131" toId="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="584" from="br_ln64" to="empty_54" fromId="135" toId="177">
</dataflow>
<dataflow id="585" from="h_2" to="zext_ln64" fromId="176" toId="178">
</dataflow>
<dataflow id="586" from="h_2" to="icmp_ln64" fromId="176" toId="179">
</dataflow>
<dataflow id="587" from="StgValue_388" to="icmp_ln64" fromId="388" toId="179">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecLoopTripCount" to="empty_55" fromId="306" toId="180">
</dataflow>
<dataflow id="589" from="StgValue_391" to="empty_55" fromId="391" toId="180">
</dataflow>
<dataflow id="590" from="StgValue_391" to="empty_55" fromId="391" toId="180">
</dataflow>
<dataflow id="591" from="StgValue_391" to="empty_55" fromId="391" toId="180">
</dataflow>
<dataflow id="592" from="h_2" to="add_ln64" fromId="176" toId="181">
</dataflow>
<dataflow id="593" from="StgValue_396" to="add_ln64" fromId="396" toId="181">
</dataflow>
<dataflow id="594" from="icmp_ln64" to="br_ln64" fromId="179" toId="182">
</dataflow>
<dataflow id="595" from="zext_ln64" to="add_ln65" fromId="178" toId="183">
</dataflow>
<dataflow id="596" from="tmp_13" to="add_ln65" fromId="97" toId="183">
</dataflow>
<dataflow id="597" from="add_ln65" to="zext_ln65" fromId="183" toId="184">
</dataflow>
<dataflow id="598" from="m_0" to="m_0_addr_2" fromId="291" toId="185">
</dataflow>
<dataflow id="599" from="StgValue_317" to="m_0_addr_2" fromId="317" toId="185">
</dataflow>
<dataflow id="600" from="zext_ln65" to="m_0_addr_2" fromId="184" toId="185">
</dataflow>
<dataflow id="601" from="m_0_addr_2" to="m_0_load_2" fromId="185" toId="186">
</dataflow>
<dataflow id="602" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="tmp_s" fromId="540" toId="187">
</dataflow>
<dataflow id="603" from="arrayidx61_sum2" to="tmp_s" fromId="60" toId="187">
</dataflow>
<dataflow id="604" from="StgValue_543" to="tmp_s" fromId="543" toId="187">
</dataflow>
<dataflow id="605" from="StgValue_545" to="tmp_s" fromId="545" toId="187">
</dataflow>
<dataflow id="606" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="add_ln65_1" fromId="547" toId="188">
</dataflow>
<dataflow id="607" from="tmp_s" to="add_ln65_1" fromId="187" toId="188">
</dataflow>
<dataflow id="608" from="h_2" to="add_ln65_1" fromId="176" toId="188">
</dataflow>
<dataflow id="609" from="add_ln65_1" to="zext_ln65_1" fromId="188" toId="189">
</dataflow>
<dataflow id="610" from="secondKernel" to="secondKernel_addr_2" fromId="294" toId="190">
</dataflow>
<dataflow id="611" from="StgValue_317" to="secondKernel_addr_2" fromId="317" toId="190">
</dataflow>
<dataflow id="612" from="zext_ln65_1" to="secondKernel_addr_2" fromId="189" toId="190">
</dataflow>
<dataflow id="613" from="secondKernel_addr_2" to="secondKernel_load_2" fromId="190" toId="191">
</dataflow>
<dataflow id="614" from="zext_ln64" to="add_ln65_2" fromId="178" toId="192">
</dataflow>
<dataflow id="615" from="tmp_14" to="add_ln65_2" fromId="98" toId="192">
</dataflow>
<dataflow id="616" from="add_ln65_2" to="zext_ln65_2" fromId="192" toId="193">
</dataflow>
<dataflow id="617" from="m_0" to="m_0_addr_3" fromId="291" toId="194">
</dataflow>
<dataflow id="618" from="StgValue_317" to="m_0_addr_3" fromId="317" toId="194">
</dataflow>
<dataflow id="619" from="zext_ln65_2" to="m_0_addr_3" fromId="193" toId="194">
</dataflow>
<dataflow id="620" from="m_0_addr_3" to="m_0_load_3" fromId="194" toId="195">
</dataflow>
<dataflow id="621" from="zext_ln64" to="add_ln65_3" fromId="178" toId="196">
</dataflow>
<dataflow id="622" from="arrayidx74_sum3" to="add_ln65_3" fromId="61" toId="196">
</dataflow>
<dataflow id="623" from="add_ln65_3" to="zext_ln65_3" fromId="196" toId="197">
</dataflow>
<dataflow id="624" from="secondKernel" to="secondKernel_addr_3" fromId="294" toId="198">
</dataflow>
<dataflow id="625" from="StgValue_317" to="secondKernel_addr_3" fromId="317" toId="198">
</dataflow>
<dataflow id="626" from="zext_ln65_3" to="secondKernel_addr_3" fromId="197" toId="198">
</dataflow>
<dataflow id="627" from="secondKernel_addr_3" to="secondKernel_load_3" fromId="198" toId="199">
</dataflow>
<dataflow id="628" from="empty_54" to="store_ln65" fromId="177" toId="200">
</dataflow>
<dataflow id="629" from="out_0_addr" to="store_ln65" fromId="74" toId="200">
</dataflow>
<dataflow id="630" from="m_0_addr_2" to="m_0_load_2" fromId="185" toId="202">
</dataflow>
<dataflow id="631" from="secondKernel_addr_2" to="secondKernel_load_2" fromId="190" toId="203">
</dataflow>
<dataflow id="632" from="m_0_load_2" to="mul2" fromId="202" toId="204">
</dataflow>
<dataflow id="633" from="secondKernel_load_2" to="mul2" fromId="203" toId="204">
</dataflow>
<dataflow id="634" from="m_0_addr_3" to="m_0_load_3" fromId="194" toId="205">
</dataflow>
<dataflow id="635" from="secondKernel_addr_3" to="secondKernel_load_3" fromId="198" toId="206">
</dataflow>
<dataflow id="636" from="m_0_load_3" to="mul3" fromId="205" toId="207">
</dataflow>
<dataflow id="637" from="secondKernel_load_3" to="mul3" fromId="206" toId="207">
</dataflow>
<dataflow id="638" from="m_0_load_2" to="mul2" fromId="202" toId="208">
</dataflow>
<dataflow id="639" from="secondKernel_load_2" to="mul2" fromId="203" toId="208">
</dataflow>
<dataflow id="640" from="m_0_load_3" to="mul3" fromId="205" toId="209">
</dataflow>
<dataflow id="641" from="secondKernel_load_3" to="mul3" fromId="206" toId="209">
</dataflow>
<dataflow id="642" from="m_0_load_2" to="mul2" fromId="202" toId="210">
</dataflow>
<dataflow id="643" from="secondKernel_load_2" to="mul2" fromId="203" toId="210">
</dataflow>
<dataflow id="644" from="m_0_load_3" to="mul3" fromId="205" toId="211">
</dataflow>
<dataflow id="645" from="secondKernel_load_3" to="mul3" fromId="206" toId="211">
</dataflow>
<dataflow id="646" from="mul2" to="add2" fromId="210" toId="212">
</dataflow>
<dataflow id="647" from="mul3" to="add2" fromId="211" toId="212">
</dataflow>
<dataflow id="648" from="mul2" to="add2" fromId="210" toId="213">
</dataflow>
<dataflow id="649" from="mul3" to="add2" fromId="211" toId="213">
</dataflow>
<dataflow id="650" from="mul2" to="add2" fromId="210" toId="214">
</dataflow>
<dataflow id="651" from="mul3" to="add2" fromId="211" toId="214">
</dataflow>
<dataflow id="652" from="mul2" to="add2" fromId="210" toId="215">
</dataflow>
<dataflow id="653" from="mul3" to="add2" fromId="211" toId="215">
</dataflow>
<dataflow id="654" from="empty_54" to="add3" fromId="177" toId="216">
</dataflow>
<dataflow id="655" from="add2" to="add3" fromId="215" toId="216">
</dataflow>
<dataflow id="656" from="empty_54" to="add3" fromId="177" toId="217">
</dataflow>
<dataflow id="657" from="add2" to="add3" fromId="215" toId="217">
</dataflow>
<dataflow id="658" from="empty_54" to="add3" fromId="177" toId="218">
</dataflow>
<dataflow id="659" from="add2" to="add3" fromId="215" toId="218">
</dataflow>
<dataflow id="660" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="322" toId="219">
</dataflow>
<dataflow id="662" from="empty_3" to="specloopname_ln44" fromId="661" toId="219">
</dataflow>
<dataflow id="663" from="empty_54" to="add3" fromId="177" toId="220">
</dataflow>
<dataflow id="664" from="add2" to="add3" fromId="215" toId="220">
</dataflow>
<dataflow id="665" from="empty_54" to="empty_58" fromId="177" toId="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="666" from="br_ln73" to="empty_58" fromId="201" toId="222">
</dataflow>
<dataflow id="667" from="empty_56" to="empty_58" fromId="148" toId="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="668" from="br_ln0" to="empty_58" fromId="164" toId="222">
</dataflow>
<dataflow id="669" from="arrayidx8524_promoted" to="empty_58" fromId="131" toId="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp><and_exp><literal name="cmp27" val="1"/>
<literal name="cmp51" val="0"/>
<literal name="cmp89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="670" from="br_ln67" to="empty_58" fromId="133" toId="222">
</dataflow>
<dataflow id="671" from="empty_58" to="bitcast_ln73" fromId="222" toId="223">
</dataflow>
<dataflow id="673" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_8" fromId="672" toId="224">
</dataflow>
<dataflow id="674" from="bitcast_ln73" to="tmp_8" fromId="223" toId="224">
</dataflow>
<dataflow id="676" from="StgValue_675" to="tmp_8" fromId="675" toId="224">
</dataflow>
<dataflow id="678" from="StgValue_677" to="tmp_8" fromId="677" toId="224">
</dataflow>
<dataflow id="679" from="bitcast_ln73" to="trunc_ln73" fromId="223" toId="225">
</dataflow>
<dataflow id="680" from="tmp_8" to="icmp_ln73" fromId="224" toId="226">
</dataflow>
<dataflow id="682" from="StgValue_681" to="icmp_ln73" fromId="681" toId="226">
</dataflow>
<dataflow id="683" from="trunc_ln73" to="icmp_ln73_1" fromId="225" toId="227">
</dataflow>
<dataflow id="685" from="StgValue_684" to="icmp_ln73_1" fromId="684" toId="227">
</dataflow>
<dataflow id="686" from="empty_58" to="tmp_9" fromId="222" toId="228">
</dataflow>
<dataflow id="688" from="StgValue_687" to="tmp_9" fromId="687" toId="228">
</dataflow>
<dataflow id="689" from="icmp_ln73_1" to="or_ln73" fromId="227" toId="229">
</dataflow>
<dataflow id="690" from="icmp_ln73" to="or_ln73" fromId="226" toId="229">
</dataflow>
<dataflow id="691" from="empty_58" to="tmp_9" fromId="222" toId="230">
</dataflow>
<dataflow id="692" from="StgValue_687" to="tmp_9" fromId="687" toId="230">
</dataflow>
<dataflow id="693" from="or_ln73" to="and_ln73" fromId="229" toId="231">
</dataflow>
<dataflow id="694" from="tmp_9" to="and_ln73" fromId="230" toId="231">
</dataflow>
<dataflow id="695" from="and_ln73" to="br_ln73" fromId="231" toId="232">
</dataflow>
<dataflow id="696" from="StgValue_687" to="store_ln73" fromId="687" toId="233">
</dataflow>
<dataflow id="697" from="out_0_addr" to="store_ln73" fromId="74" toId="233">
</dataflow>
<dataflow id="698" from="icmp_ln46" to="StgValue_2" fromId="49" toId="2">
</dataflow>
<dataflow id="699" from="exitcond669" to="StgValue_4" fromId="65" toId="4">
</dataflow>
<dataflow id="700" from="icmp_ln54" to="StgValue_5" fromId="81" toId="5">
</dataflow>
<dataflow id="701" from="cmp27" to="StgValue_5" fromId="94" toId="5">
</dataflow>
<dataflow id="702" from="cmp27" to="StgValue_13" fromId="94" toId="13">
</dataflow>
<dataflow id="703" from="icmp_ln59" to="StgValue_13" fromId="115" toId="13">
</dataflow>
<dataflow id="704" from="cmp51" to="StgValue_13" fromId="95" toId="13">
</dataflow>
<dataflow id="705" from="cmp89" to="StgValue_13" fromId="96" toId="13">
</dataflow>
<dataflow id="706" from="icmp_ln68" to="StgValue_21" fromId="150" toId="21">
</dataflow>
<dataflow id="707" from="icmp_ln64" to="StgValue_29" fromId="179" toId="29">
</dataflow>
<dataflow id="708" from="and_ln73" to="StgValue_42" fromId="231" toId="42">
</dataflow>
</dataflows>


</stg>
