
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005373                       # Number of seconds simulated
sim_ticks                                  5372821735                       # Number of ticks simulated
final_tick                                 5372821735                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42275                       # Simulator instruction rate (inst/s)
host_op_rate                                    65177                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15774122                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   340.61                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5369                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9553267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          54401209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63954476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9553267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9553267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9553267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         54401209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63954476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001119248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5372731690                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.058496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.650396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.947048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          168     23.40%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           98     13.65%     37.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63      8.77%     45.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      6.13%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111     15.46%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      4.74%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.37%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      3.20%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          160     22.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          718                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 9553266.892447903752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 54401209.348889738321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26129844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    256740499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32580.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56216.44                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    182201593                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               282870343                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33935.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52685.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        63.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4642                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1000695.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1415535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             60540270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13043040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       403252200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       265317600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        921654540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1824998445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            339.672250                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5205945691                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28607286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3630835320                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    690928082                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80907828                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    884343219                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2506140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1309275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16464840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43025310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4318560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       205784820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        85983840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1118100660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1538342805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            286.319346                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5267175700                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8559341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      25740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4592025207                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    223913044                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      71296740                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    451287403                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325671                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325671                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2986                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289524                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270489                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19035                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4885962                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110452                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           506                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625533                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           112                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8055206                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14498290                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325671                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271867                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6357186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           291                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625494                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1152                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8009243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.793733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.464899                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4355057     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   369365      4.61%     58.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   129295      1.61%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   180275      2.25%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   259608      3.24%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   154042      1.92%     68.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   314387      3.93%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   465773      5.82%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1781441     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8009243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040430                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.799866                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   644180                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4457193                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1507373                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1397334                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3163                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22348327                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3163                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1174481                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  171992                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2400                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2373494                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4283713                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22334815                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1210                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 327217                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3796390                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19941                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21665861                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48513653                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24899754                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701590                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   152721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6974255                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113928                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098377                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2056385                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22309605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22376279                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               890                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          109595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8009243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.793807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.064648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1163363     14.53%     14.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1305196     16.30%     30.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1540238     19.23%     50.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1208963     15.09%     65.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1088719     13.59%     78.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              901707     11.26%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              351085      4.38%     94.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              205979      2.57%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              243993      3.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8009243                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   46702     55.87%     55.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3624      4.34%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.02%     60.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.02%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            32107     38.41%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    614      0.73%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   414      0.50%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                66      0.08%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35600      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208725     32.22%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1144      0.01%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196755     18.76%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  857      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  987      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 608      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                243      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097264      9.37%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097341      9.37%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62477      0.28%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13357      0.06%     70.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4562850     20.39%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097638      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22376279                       # Type of FU issued
system.cpu.iq.rate                           2.777866                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       83594                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003736                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22700254                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7452779                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7312416                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30146031                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966678                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949336                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7333388                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15090885                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2397                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16254                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6980                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       102793                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3163                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   65723                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 95833                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22309680                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               130                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526325                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113928                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 92204                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            185                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            953                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2782                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3735                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22369596                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4623743                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6683                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6734194                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313704                       # Number of branches executed
system.cpu.iew.exec_stores                    2110451                       # Number of stores executed
system.cpu.iew.exec_rate                     2.777036                       # Inst execution rate
system.cpu.iew.wb_sent                       22263273                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261752                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13499762                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19164678                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.763648                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704408                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          109682                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3002                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7992947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.777459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.330629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2704038     33.83%     33.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2581480     32.30%     66.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        37707      0.47%     66.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13137      0.16%     66.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       271540      3.40%     70.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25469      0.32%     70.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       138257      1.73%     72.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       309820      3.88%     76.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1911499     23.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7992947                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1911499                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28391214                       # The number of ROB reads
system.cpu.rob.rob_writes                    44636002                       # The number of ROB writes
system.cpu.timesIdled                             497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.559411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.559411                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.787595                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.787595                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24991382                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954686                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688547                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851455                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576955                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774184                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7366089                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.184298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6842598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.134421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.184298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55141413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55141413                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4683888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4683888                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6790016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6790016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6790016                       # number of overall hits
system.cpu.dcache.overall_hits::total         6790016                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        95268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95268                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        96088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          96088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        96088                       # number of overall misses
system.cpu.dcache.overall_misses::total         96088                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2139539235                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2139539235                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44796387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44796387                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2184335622                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2184335622                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2184335622                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2184335622                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886104                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000389                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013954                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22458.110121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22458.110121                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54629.740244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54629.740244                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22732.657793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22732.657793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22732.657793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22732.657793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22551                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               537                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.994413                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21008                       # number of writebacks
system.cpu.dcache.writebacks::total             21008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        43212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        43212                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        43506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        43506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        43506                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        43506                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52056                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        52582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52582                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1246587649                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1246587649                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38589952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38589952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1285177601                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1285177601                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1285177601                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1285177601                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007636                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23947.050273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23947.050273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73364.927757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73364.927757                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24441.398216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24441.398216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24441.398216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24441.398216                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51557                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.997442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1981.943902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.997442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251808                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624374                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624374                       # number of overall hits
system.cpu.icache.overall_hits::total         1624374                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1120                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1120                       # number of overall misses
system.cpu.icache.overall_misses::total          1120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92180733                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92180733                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     92180733                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92180733                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92180733                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92180733                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625494                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82304.225893                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82304.225893                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82304.225893                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82304.225893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82304.225893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82304.225893                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           93                       # number of writebacks
system.cpu.icache.writebacks::total                93                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71750523                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71750523                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71750523                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71750523                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71750523                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71750523                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87500.637805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87500.637805                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87500.637805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87500.637805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87500.637805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87500.637805                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4507.875493                       # Cycle average of tags in use
system.l2.tags.total_refs                      105043                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.564723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       746.233241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3761.642252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.114796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.137569                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5272                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    845713                       # Number of tag accesses
system.l2.tags.data_accesses                   845713                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        21008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21008                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   311                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47703                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48014                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48031                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data               48014                       # number of overall hits
system.l2.overall_hits::total                   48031                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4152                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4567                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data              4567                       # number of overall misses
system.l2.overall_misses::total                  5369                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35827905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35827905                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69855577                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69855577                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    470030898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    470030898                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69855577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    505858803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        575714380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69855577                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    505858803                       # number of overall miss cycles
system.l2.overall_miss_latency::total       575714380                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        21008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        51855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53400                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.571625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571625                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080069                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.979243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.086856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.086856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100543                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86332.301205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86332.301205                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87101.716958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87101.716958                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113205.900289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113205.900289                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87101.716958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110763.915700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107229.349972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87101.716958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110763.915700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107229.349972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4152                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5369                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30291805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30291805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59156897                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59156897                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    414643218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    414643218                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59156897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    444935023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    504091920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59156897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    444935023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    504091920                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.571625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080069                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.086856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.086856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100543                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72992.301205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72992.301205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73761.716958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73761.716958                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99865.900289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99865.900289                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73761.716958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97423.915700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93889.349972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73761.716958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97423.915700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93889.349972                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4954                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5369                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3581123                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20732379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       105052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5372821735                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30549                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4709696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4768064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53390     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53402                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           98218418                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1640820                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105215248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
