//     Jake McKenzie     |     TCES 330 Friday Section
module counter16bit(input logic CLK,CLR,T,output logic [3:0]Q0,Q1,Q2,Q3);
	reg [15:0]Q;
	wire [15:0]Qtemp;
	genvar i;
	//TFF1 tff0(T,CLK,CLR,Q[0]);
	//assign Qtemp = Q[0] & T;
	generate//input logic T,CLK,CLR,output logic Q
		for (i = 0; i < 16; i++) 
		//begin:TFFs
		//	TFF1 tff1(Qtemp,CLK,CLR,Q[i + 1]);
		//	assign Qtemp = Qtemp & Q[i];
		//end
		begin:TFFs
			if(i == 0) begin
				TFF1 tff1(T,CLK,CLR,Q[i]);
				assign Qtemp[i] = Q[i] & T;
			end
			else begin
				assign Qtemp[i] = Q[i - 1] & Qtemp[i - 1];
				TFF1 tff1(Qtemp[i],CLK,CLR,Q[i]);
			end
		end
	endgenerate
	assign Q0 = Q[3:0];
	assign Q1 = Q[7:4];
	assign Q2 = Q[11:8];
	assign Q3 = Q[15:12];
endmodule

module counter16bit_testbench();
	logic [3:0]Q0,Q1,Q2,Q3;
	logic CLK,CLR,T;
	integer i;
	counter16bit DUT(CLK,CLR,T,Q0,Q1,Q2,Q3);
	initial
	begin
		$display("Toggle,,,,Q");
	end
	always
	begin
		CLK = 0'b1;#5;
		CLK = 1'b1;#5;
	end
	initial
	begin
		CLR = 1'b1;
		for(i = 0;i < 5; i++) 
		begin
			T = (i % 2);#10;
			//assert(i / 2 == {Q3,Q2,Q1,Q0});
			$monitor("%b,,,,%d",T,{Q3,Q2,Q1,Q0});
		end
		$stop;
	end
endmodule