<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInsertSkips.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInsertSkips.cpp.html'>SIInsertSkips.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIInsertSkips.cpp - Use predicates for control flow ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass inserts branches on the 0 exec mask over divergent branches</i></td></tr>
<tr><th id="11">11</th><td><i>/// branches when it's expected that jumping over the untaken control flow will</i></td></tr>
<tr><th id="12">12</th><td><i>/// be cheaper than having every workitem no-op through it.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-insert-skips"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SkipThresholdFlag" title='SkipThresholdFlag' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SkipThresholdFlag">SkipThresholdFlag</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="44">44</th><td>  <q>"amdgpu-skip-threshold"</q>,</td></tr>
<tr><th id="45">45</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Number of instructions before jumping over divergent control flow"</q>),</td></tr>
<tr><th id="46">46</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>12</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>namespace</b> {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="51">51</th><td><b>private</b>:</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertSkips::TRI" title='(anonymous namespace)::SIInsertSkips::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertSkips::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIInsertSkips::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-type='unsigned int' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold">SkipThreshold</dfn> = <var>0</var>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-type='bool (anonymous namespace)::SIInsertSkips::shouldSkip(const llvm::MachineBasicBlock &amp; From, const llvm::MachineBasicBlock &amp; To) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1From" title='From' data-type='const llvm::MachineBasicBlock &amp;' data-ref="1From">From</dfn>,</td></tr>
<tr><th id="57">57</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2To" title='To' data-type='const llvm::MachineBasicBlock &amp;' data-ref="2To">To</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-type='bool (anonymous namespace)::SIInsertSkips::skipIfDead(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; NextBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipIfDead</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="4NextBB" title='NextBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="4NextBB">NextBB</dfn>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-type='void (anonymous namespace)::SIInsertSkips::kill(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIInsertSkips::insertSkipBlock' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SIInsertSkips::insertSkipBlock(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSkipBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='MachineBasicBlock::iterator' data-ref="7I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-type='bool (anonymous namespace)::SIInsertSkips::skipMaskBranch(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="8MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9MBB">MBB</dfn>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113SIInsertSkips17optimizeVccBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::optimizeVccBranch' data-type='bool (anonymous namespace)::SIInsertSkips::optimizeVccBranch(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips17optimizeVccBranchERN4llvm12MachineInstrE">optimizeVccBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>public</b>:</td></tr>
<tr><th id="71">71</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertSkips::ID">ID</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev" title='(anonymous namespace)::SIInsertSkips::SIInsertSkips' data-type='void (anonymous namespace)::SIInsertSkips::SIInsertSkips()' data-ref="_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev">SIInsertSkips</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-use='a' data-ref="(anonymousnamespace)::SIInsertSkips::ID">ID</a>) {}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertSkips::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertSkips::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113SIInsertSkips11getPassNameEv" title='(anonymous namespace)::SIInsertSkips::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIInsertSkips::getPassName() const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="78">78</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert s_cbranch_execz instructions"</q>;</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113SIInsertSkips16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIInsertSkips::getAnalysisUsage' data-type='void (anonymous namespace)::SIInsertSkips::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="12AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="12AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="82">82</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a></span>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td>};</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertSkips::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIInsertSkipsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI insert s_cbranch_execz instructions&quot;, &quot;si-insert-skips&quot;, &amp;SIInsertSkips::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIInsertSkips&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIInsertSkipsPassFlag; void llvm::initializeSIInsertSkipsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIInsertSkipsPassFlag, initializeSIInsertSkipsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>, <a class="macro" href="#41" title="&quot;si-insert-skips&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="91">91</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert s_cbranch_execz instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIInsertSkipsPassID" title='llvm::SIInsertSkipsPassID' data-ref="llvm::SIInsertSkipsPassID">SIInsertSkipsPassID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<a class="tu ref" href="#(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-ref="(anonymousnamespace)::SIInsertSkips::ID">ID</a>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" title='opcodeEmitsNoInsts' data-type='bool opcodeEmitsNoInsts(const llvm::MachineInstr &amp; MI)' data-ref="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE">opcodeEmitsNoInsts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>) {</td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i>// Handle target specific opcodes.</i></td></tr>
<tr><th id="100">100</th><td>  <b>switch</b> (<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>:</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="103">103</th><td>  <b>default</b>:</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-type='bool (anonymous namespace)::SIInsertSkips::shouldSkip(const llvm::MachineBasicBlock &amp; From, const llvm::MachineBasicBlock &amp; To) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14From" title='From' data-type='const llvm::MachineBasicBlock &amp;' data-ref="14From">From</dfn>,</td></tr>
<tr><th id="109">109</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15To" title='To' data-type='const llvm::MachineBasicBlock &amp;' data-ref="15To">To</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16NumInstr" title='NumInstr' data-type='unsigned int' data-ref="16NumInstr">NumInstr</dfn> = <var>0</var>;</td></tr>
<tr><th id="111">111</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="17MF">MF</dfn> = <a class="local col4 ref" href="#14From" title='From' data-ref="14From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineFunction::const_iterator' data-ref="18MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col4 ref" href="#14From" title='From' data-ref="14From">From</a>), <dfn class="local col9 decl" id="19ToI" title='ToI' data-type='MachineFunction::const_iterator' data-ref="19ToI">ToI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col5 ref" href="#15To" title='To' data-ref="15To">To</a>), <dfn class="local col0 decl" id="20End" title='End' data-type='MachineFunction::const_iterator' data-ref="20End">End</dfn> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZNK4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="114">114</th><td>       <a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#20End" title='End' data-ref="20End">End</a> &amp;&amp; <a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#19ToI" title='ToI' data-ref="19ToI">ToI</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI">MBBI</a>) {</td></tr>
<tr><th id="115">115</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="21MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI">MBBI</a>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="22I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="22I">I</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col3 decl" id="23E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="23E">E</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="118">118</th><td>         <a class="local col6 ref" href="#16NumInstr" title='NumInstr' data-ref="16NumInstr">NumInstr</a> &lt; <a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold">SkipThreshold</a> &amp;&amp; <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#23E" title='E' data-ref="23E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>) {</td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" title='opcodeEmitsNoInsts' data-use='c' data-ref="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE">opcodeEmitsNoInsts</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>))</td></tr>
<tr><th id="120">120</th><td>        <b>continue</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>      <i>// FIXME: Since this is required for correctness, this should be inserted</i></td></tr>
<tr><th id="123">123</th><td><i>      // during SILowerControlFlow.</i></td></tr>
<tr><th id="124">124</th><td><i></i></td></tr>
<tr><th id="125">125</th><td><i>      // When a uniform loop is inside non-uniform control flow, the branch</i></td></tr>
<tr><th id="126">126</th><td><i>      // leaving the loop might be an S_CBRANCH_VCCNZ, which is never taken</i></td></tr>
<tr><th id="127">127</th><td><i>      // when EXEC = 0. We should skip the loop lest it becomes infinite.</i></td></tr>
<tr><th id="128">128</th><td>      <b>if</b> (I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span> ||</td></tr>
<tr><th id="129">129</th><td>          I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>)</td></tr>
<tr><th id="130">130</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>))</td></tr>
<tr><th id="133">133</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>      <i>// These instructions are potentially expensive even if EXEC = 0.</i></td></tr>
<tr><th id="136">136</th><td>      <b>if</b> (TII-&gt;isSMRD(*I) || TII-&gt;isVMEM(*I) || TII-&gt;isFLAT(*I) ||</td></tr>
<tr><th id="137">137</th><td>          I-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_WAITCNT&apos; in namespace &apos;llvm::AMDGPU&apos;">S_WAITCNT</span>)</td></tr>
<tr><th id="138">138</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>      ++<a class="local col6 ref" href="#16NumInstr" title='NumInstr' data-ref="16NumInstr">NumInstr</a>;</td></tr>
<tr><th id="141">141</th><td>      <b>if</b> (<a class="local col6 ref" href="#16NumInstr" title='NumInstr' data-ref="16NumInstr">NumInstr</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold">SkipThreshold</a>)</td></tr>
<tr><th id="142">142</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="143">143</th><td>    }</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-type='bool (anonymous namespace)::SIInsertSkips::skipIfDead(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; NextBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipIfDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25NextBB" title='NextBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25NextBB">NextBB</dfn>) {</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB">MBB</dfn> = *<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction *' data-ref="27MF">MF</dfn> = <a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a> ||</td></tr>
<tr><th id="154">154</th><td>      !<a class="tu member" href="#_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</a>(<a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB">MBB</a>, <a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction4backEv" title='llvm::MachineFunction::back' data-ref="_ZN4llvm15MachineFunction4backEv">back</a>()))</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28SkipBB" title='SkipBB' data-type='llvm::MachineBasicBlock *' data-ref="28SkipBB">SkipBB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIInsertSkips::insertSkipBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSkipBlock</a>(<span class='refarg'><a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="29DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="29DL">DL</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i>// If the exec mask is non-zero, skip the next two instructions</i></td></tr>
<tr><th id="162">162</th><td>  BuildMI(&amp;MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>))</td></tr>
<tr><th id="163">163</th><td>    .addMBB(&amp;NextBB);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="30Insert" title='Insert' data-type='MachineBasicBlock::iterator' data-ref="30Insert">Insert</dfn> = <a class="local col8 ref" href="#28SkipBB" title='SkipBB' data-ref="28SkipBB">SkipBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// Exec mask is zero: Export to NULL target...</i></td></tr>
<tr><th id="168">168</th><td>  BuildMI(*SkipBB, Insert, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;EXP_DONE&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP_DONE</span>))</td></tr>
<tr><th id="169">169</th><td>    .addImm(<var>0x09</var>) <i>// V_008DFC_SQ_EXP_NULL</i></td></tr>
<tr><th id="170">170</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, RegState::Undef)</td></tr>
<tr><th id="171">171</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, RegState::Undef)</td></tr>
<tr><th id="172">172</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, RegState::Undef)</td></tr>
<tr><th id="173">173</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, RegState::Undef)</td></tr>
<tr><th id="174">174</th><td>    .addImm(<var>1</var>)  <i>// vm</i></td></tr>
<tr><th id="175">175</th><td>    .addImm(<var>0</var>)  <i>// compr</i></td></tr>
<tr><th id="176">176</th><td>    .addImm(<var>0</var>); <i>// en</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// ... and terminate wavefront.</i></td></tr>
<tr><th id="179">179</th><td>  BuildMI(*SkipBB, Insert, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ENDPGM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ENDPGM</span>)).addImm(<var>0</var>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-type='void (anonymous namespace)::SIInsertSkips::kill(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="32MBB">MBB</dfn> = *<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="33DL" title='DL' data-type='llvm::DebugLoc' data-ref="33DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_TERMINATOR</span>: {</td></tr>
<tr><th id="190">190</th><td>    <em>unsigned</em> Opcode = <var>0</var>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>// The opcodes are inverted because the inline immediate has to be</i></td></tr>
<tr><th id="193">193</th><td><i>    // the first operand, e.g. from "x &lt; imm" to "imm &gt; x"</i></td></tr>
<tr><th id="194">194</th><td>    <b>switch</b> (MI.getOperand(<var>2</var>).getImm()) {</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> ISD::SETOEQ:</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> ISD::SETEQ:</td></tr>
<tr><th id="197">197</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_EQ_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_EQ_F32_e64</span>;</td></tr>
<tr><th id="198">198</th><td>      <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>    <b>case</b> ISD::SETOGT:</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> ISD::SETGT:</td></tr>
<tr><th id="201">201</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_LT_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_LT_F32_e64</span>;</td></tr>
<tr><th id="202">202</th><td>      <b>break</b>;</td></tr>
<tr><th id="203">203</th><td>    <b>case</b> ISD::SETOGE:</td></tr>
<tr><th id="204">204</th><td>    <b>case</b> ISD::SETGE:</td></tr>
<tr><th id="205">205</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_LE_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_LE_F32_e64</span>;</td></tr>
<tr><th id="206">206</th><td>      <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>    <b>case</b> ISD::SETOLT:</td></tr>
<tr><th id="208">208</th><td>    <b>case</b> ISD::SETLT:</td></tr>
<tr><th id="209">209</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_GT_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_GT_F32_e64</span>;</td></tr>
<tr><th id="210">210</th><td>      <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>    <b>case</b> ISD::SETOLE:</td></tr>
<tr><th id="212">212</th><td>    <b>case</b> ISD::SETLE:</td></tr>
<tr><th id="213">213</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_GE_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_GE_F32_e64</span>;</td></tr>
<tr><th id="214">214</th><td>      <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>    <b>case</b> ISD::SETONE:</td></tr>
<tr><th id="216">216</th><td>    <b>case</b> ISD::SETNE:</td></tr>
<tr><th id="217">217</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_LG_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_LG_F32_e64</span>;</td></tr>
<tr><th id="218">218</th><td>      <b>break</b>;</td></tr>
<tr><th id="219">219</th><td>    <b>case</b> ISD::SETO:</td></tr>
<tr><th id="220">220</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_O_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_O_F32_e64</span>;</td></tr>
<tr><th id="221">221</th><td>      <b>break</b>;</td></tr>
<tr><th id="222">222</th><td>    <b>case</b> ISD::SETUO:</td></tr>
<tr><th id="223">223</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_U_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_U_F32_e64</span>;</td></tr>
<tr><th id="224">224</th><td>      <b>break</b>;</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> ISD::SETUEQ:</td></tr>
<tr><th id="226">226</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NLG_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NLG_F32_e64</span>;</td></tr>
<tr><th id="227">227</th><td>      <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> ISD::SETUGT:</td></tr>
<tr><th id="229">229</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NGE_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NGE_F32_e64</span>;</td></tr>
<tr><th id="230">230</th><td>      <b>break</b>;</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> ISD::SETUGE:</td></tr>
<tr><th id="232">232</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NGT_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NGT_F32_e64</span>;</td></tr>
<tr><th id="233">233</th><td>      <b>break</b>;</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> ISD::SETULT:</td></tr>
<tr><th id="235">235</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NLE_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NLE_F32_e64</span>;</td></tr>
<tr><th id="236">236</th><td>      <b>break</b>;</td></tr>
<tr><th id="237">237</th><td>    <b>case</b> ISD::SETULE:</td></tr>
<tr><th id="238">238</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NLT_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NLT_F32_e64</span>;</td></tr>
<tr><th id="239">239</th><td>      <b>break</b>;</td></tr>
<tr><th id="240">240</th><td>    <b>case</b> ISD::SETUNE:</td></tr>
<tr><th id="241">241</th><td>      Opcode = AMDGPU::<span class='error' title="no member named &apos;V_CMPX_NEQ_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMPX_NEQ_F32_e64</span>;</td></tr>
<tr><th id="242">242</th><td>      <b>break</b>;</td></tr>
<tr><th id="243">243</th><td>    <b>default</b>:</td></tr>
<tr><th id="244">244</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid ISD:SET cond code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 244)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid ISD:SET cond code"</q>);</td></tr>
<tr><th id="245">245</th><td>    }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <em>const</em> GCNSubtarget &amp;ST = MBB.getParent()-&gt;getSubtarget&lt;GCNSubtarget&gt;();</td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (ST.hasNoSdstCMPX())</td></tr>
<tr><th id="249">249</th><td>      Opcode = AMDGPU::getVCMPXNoSDstOp(Opcode);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(0).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).isReg());</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (TRI-&gt;isVGPR(MBB.getParent()-&gt;getRegInfo(),</td></tr>
<tr><th id="254">254</th><td>                    MI.getOperand(<var>0</var>).getReg())) {</td></tr>
<tr><th id="255">255</th><td>      Opcode = AMDGPU::getVOPe32(Opcode);</td></tr>
<tr><th id="256">256</th><td>      BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="257">257</th><td>          .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="258">258</th><td>          .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="259">259</th><td>    } <b>else</b> {</td></tr>
<tr><th id="260">260</th><td>      <em>auto</em> I = BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="261">261</th><td>      <b>if</b> (!ST.hasNoSdstCMPX())</td></tr>
<tr><th id="262">262</th><td>        I.addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, RegState::Define);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>      I.addImm(<var>0</var>)  <i>// src0 modifiers</i></td></tr>
<tr><th id="265">265</th><td>        .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="266">266</th><td>        .addImm(<var>0</var>)  <i>// src1 modifiers</i></td></tr>
<tr><th id="267">267</th><td>        .add(MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>      I.addImm(<var>0</var>);  <i>// omod</i></td></tr>
<tr><th id="270">270</th><td>    }</td></tr>
<tr><th id="271">271</th><td>    <b>break</b>;</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_TERMINATOR</span>: {</td></tr>
<tr><th id="274">274</th><td>    <em>const</em> MachineOperand &amp;Op = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="275">275</th><td>    int64_t KillVal = MI.getOperand(<var>1</var>).getImm();</td></tr>
<tr><th id="276">276</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (KillVal == 0 || KillVal == -1) ? void (0) : __assert_fail (&quot;KillVal == 0 || KillVal == -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 276, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(KillVal == <var>0</var> || KillVal == -<var>1</var>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>    <i>// Kill all threads if Op0 is an immediate and equal to the Kill value.</i></td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (Op.isImm()) {</td></tr>
<tr><th id="280">280</th><td>      int64_t Imm = Op.getImm();</td></tr>
<tr><th id="281">281</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm == 0 || Imm == -1) ? void (0) : __assert_fail (&quot;Imm == 0 || Imm == -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Imm == <var>0</var> || Imm == -<var>1</var>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>      <b>if</b> (Imm == KillVal)</td></tr>
<tr><th id="284">284</th><td>        BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="285">285</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="286">286</th><td>      <b>break</b>;</td></tr>
<tr><th id="287">287</th><td>    }</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    <em>unsigned</em> Opcode = KillVal ? AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B64</span> : AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>;</td></tr>
<tr><th id="290">290</th><td>    BuildMI(MBB, &amp;MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="291">291</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="292">292</th><td>        .add(Op);</td></tr>
<tr><th id="293">293</th><td>    <b>break</b>;</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td>  <b>default</b>:</td></tr>
<tr><th id="296">296</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid opcode, expected SI_KILL_*_TERMINATOR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 296)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid opcode, expected SI_KILL_*_TERMINATOR"</q>);</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIInsertSkips::insertSkipBlock' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SIInsertSkips::insertSkipBlock(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips15insertSkipBlockERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSkipBlock</dfn>(</td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35I" title='I' data-type='MachineBasicBlock::iterator' data-ref="35I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="36MF" title='MF' data-type='llvm::MachineFunction *' data-ref="36MF">MF</dfn> = <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="37SkipBB" title='SkipBB' data-type='llvm::MachineBasicBlock *' data-ref="37SkipBB">SkipBB</dfn> = <a class="local col6 ref" href="#36MF" title='MF' data-ref="36MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col8 decl" id="38MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="38MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>);</td></tr>
<tr><th id="306">306</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#38MBBI" title='MBBI' data-ref="38MBBI">MBBI</a>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <a class="local col6 ref" href="#36MF" title='MF' data-ref="36MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#38MBBI" title='MBBI' data-ref="38MBBI">MBBI</a>, <a class="local col7 ref" href="#37SkipBB" title='SkipBB' data-ref="37SkipBB">SkipBB</a>);</td></tr>
<tr><th id="309">309</th><td>  <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#37SkipBB" title='SkipBB' data-ref="37SkipBB">SkipBB</a>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <a class="local col7 ref" href="#37SkipBB" title='SkipBB' data-ref="37SkipBB">SkipBB</a>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i  data-doc="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">// Returns true if a branch over the block was inserted.</i></td></tr>
<tr><th id="315">315</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-type='bool (anonymous namespace)::SIInsertSkips::skipMaskBranch(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; SrcMBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>,</td></tr>
<tr><th id="316">316</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40SrcMBB" title='SrcMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40SrcMBB">SrcMBB</dfn>) {</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="41DestBB" title='DestBB' data-type='llvm::MachineBasicBlock *' data-ref="41DestBB">DestBB</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</a>(*<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#40SrcMBB" title='SrcMBB' data-ref="40SrcMBB">SrcMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), *<a class="local col1 ref" href="#41DestBB" title='DestBB' data-ref="41DestBB">DestBB</a>))</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="42DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="42DL">DL</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="323">323</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="43InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="43InsPt">InsPt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  BuildMI(SrcMBB, InsPt, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECZ</span>))</td></tr>
<tr><th id="326">326</th><td>    .addMBB(DestBB);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113SIInsertSkips17optimizeVccBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::optimizeVccBranch' data-type='bool (anonymous namespace)::SIInsertSkips::optimizeVccBranch(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips17optimizeVccBranchERN4llvm12MachineInstrE">optimizeVccBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>  <i>// Match:</i></td></tr>
<tr><th id="333">333</th><td><i>  // sreg = -1</i></td></tr>
<tr><th id="334">334</th><td><i>  // vcc = S_AND_B64 exec, sreg</i></td></tr>
<tr><th id="335">335</th><td><i>  // S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="336">336</th><td><i>  // =&gt;</i></td></tr>
<tr><th id="337">337</th><td><i>  // S_CBRANCH_EXEC[N]Z</i></td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45Changed" title='Changed' data-type='bool' data-ref="45Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB">MBB</dfn> = *<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="340">340</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="47CondReg" title='CondReg' data-type='const unsigned int' data-ref="47CondReg">CondReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>;</td></tr>
<tr><th id="341">341</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="48ExecReg" title='ExecReg' data-type='const unsigned int' data-ref="48ExecReg">ExecReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>;</td></tr>
<tr><th id="342">342</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="49And" title='And' data-type='const unsigned int' data-ref="49And">And</dfn> = AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col0 decl" id="50A" title='A' data-type='MachineBasicBlock::reverse_iterator' data-ref="50A">A</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>(),</td></tr>
<tr><th id="345">345</th><td>                                      <dfn class="local col1 decl" id="51E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="51E">E</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52ReadsCond" title='ReadsCond' data-type='bool' data-ref="52ReadsCond">ReadsCond</dfn> = <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Threshold" title='Threshold' data-type='unsigned int' data-ref="53Threshold">Threshold</dfn> = <var>5</var>;</td></tr>
<tr><th id="348">348</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a> ; <a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51E" title='E' data-ref="51E">E</a> ; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a>) {</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (!--<a class="local col3 ref" href="#53Threshold" title='Threshold' data-ref="53Threshold">Threshold</a>)</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (A-&gt;modifiesRegister(ExecReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="352">352</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (A-&gt;modifiesRegister(CondReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>)) {</td></tr>
<tr><th id="354">354</th><td>      <b>if</b> (!A-&gt;definesRegister(CondReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>) || A-&gt;getOpcode() != And)</td></tr>
<tr><th id="355">355</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="356">356</th><td>      <b>break</b>;</td></tr>
<tr><th id="357">357</th><td>    }</td></tr>
<tr><th id="358">358</th><td>    ReadsCond |= A-&gt;readsRegister(CondReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (<a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51E" title='E' data-ref="51E">E</a>)</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="54Op1">Op1</dfn> = <a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="364">364</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="55Op2">Op2</dfn> = <a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="365">365</th><td>  <b>if</b> (<a class="local col4 ref" href="#54Op1" title='Op1' data-ref="54Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col8 ref" href="#48ExecReg" title='ExecReg' data-ref="48ExecReg">ExecReg</a> &amp;&amp; <a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#48ExecReg" title='ExecReg' data-ref="48ExecReg">ExecReg</a>) {</td></tr>
<tr><th id="366">366</th><td>    TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(*A);</td></tr>
<tr><th id="367">367</th><td>    <a class="local col5 ref" href="#45Changed" title='Changed' data-ref="45Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="local col4 ref" href="#54Op1" title='Op1' data-ref="54Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col8 ref" href="#48ExecReg" title='ExecReg' data-ref="48ExecReg">ExecReg</a>)</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="local col5 ref" href="#45Changed" title='Changed' data-ref="45Changed">Changed</a>;</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>)</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="local col5 ref" href="#45Changed" title='Changed' data-ref="45Changed">Changed</a>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56SReg" title='SReg' data-type='unsigned int' data-ref="56SReg">SReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="376">376</th><td>    <a class="local col6 ref" href="#56SReg" title='SReg' data-ref="56SReg">SReg</a> = <a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="377">377</th><td>    <em>auto</em> <dfn class="local col7 decl" id="57M" title='M' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="57M">M</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a>);</td></tr>
<tr><th id="378">378</th><td>    <em>bool</em> <dfn class="local col8 decl" id="58ReadsSreg" title='ReadsSreg' data-type='bool' data-ref="58ReadsSreg">ReadsSreg</dfn> = <b>false</b>;</td></tr>
<tr><th id="379">379</th><td>    <b>for</b> ( ; <a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51E" title='E' data-ref="51E">E</a> ; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a>) {</td></tr>
<tr><th id="380">380</th><td>      <b>if</b> (M-&gt;definesRegister(SReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="381">381</th><td>        <b>break</b>;</td></tr>
<tr><th id="382">382</th><td>      <b>if</b> (M-&gt;modifiesRegister(SReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="383">383</th><td>        <b>return</b> <a class="local col5 ref" href="#45Changed" title='Changed' data-ref="45Changed">Changed</a>;</td></tr>
<tr><th id="384">384</th><td>      ReadsSreg |= M-&gt;readsRegister(SReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>    <b>if</b> (<a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51E" title='E' data-ref="51E">E</a> ||</td></tr>
<tr><th id="387">387</th><td>        !<a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>() ||</td></tr>
<tr><th id="388">388</th><td>        !<a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="389">389</th><td>        <a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>)</td></tr>
<tr><th id="390">390</th><td>      <b>return</b> <a class="local col5 ref" href="#45Changed" title='Changed' data-ref="45Changed">Changed</a>;</td></tr>
<tr><th id="391">391</th><td>    <i>// First if sreg is only used in and instruction fold the immediate</i></td></tr>
<tr><th id="392">392</th><td><i>    // into that and.</i></td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58ReadsSreg" title='ReadsSreg' data-ref="58ReadsSreg">ReadsSreg</a> &amp;&amp; <a class="local col5 ref" href="#55Op2" title='Op2' data-ref="55Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="394">394</th><td>      <a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(-<var>1</var>);</td></tr>
<tr><th id="395">395</th><td>      <a class="local col7 ref" href="#57M" title='M' data-ref="57M">M</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (!ReadsCond &amp;&amp; A-&gt;registerDefIsDead(AMDGPU::<span class='error' title="no member named &apos;SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC</span>) &amp;&amp;</td></tr>
<tr><th id="400">400</th><td>      MI.killsRegister(CondReg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="401">401</th><td>    <a class="local col0 ref" href="#50A" title='A' data-ref="50A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59IsVCCZ" title='IsVCCZ' data-type='bool' data-ref="59IsVCCZ">IsVCCZ</dfn> = MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>;</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="local col6 ref" href="#56SReg" title='SReg' data-ref="56SReg">SReg</a> == <a class="local col8 ref" href="#48ExecReg" title='ExecReg' data-ref="48ExecReg">ExecReg</a>) {</td></tr>
<tr><th id="405">405</th><td>    <b>if</b> (<a class="local col9 ref" href="#59IsVCCZ" title='IsVCCZ' data-ref="59IsVCCZ">IsVCCZ</a>) {</td></tr>
<tr><th id="406">406</th><td>      <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="408">408</th><td>    }</td></tr>
<tr><th id="409">409</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>));</td></tr>
<tr><th id="410">410</th><td>  } <b>else</b> {</td></tr>
<tr><th id="411">411</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(IsVCCZ ? AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECZ</span></td></tr>
<tr><th id="412">412</th><td>                               : AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>));</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  MI.RemoveOperand(MI.findRegisterUseOperandIdx(CondReg, <b>false</b> <i>/*Kill*/</i>, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>));</td></tr>
<tr><th id="416">416</th><td>  <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips">SIInsertSkips</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertSkips::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertSkips::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="60MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="60MF">MF</dfn>) {</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="61ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="61ST">ST</dfn> = <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="423">423</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::TII">TII</a> = <a class="local col1 ref" href="#61ST" title='ST' data-ref="61ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="424">424</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::TRI" title='(anonymous namespace)::SIInsertSkips::TRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="425">425</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold">SkipThreshold</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SkipThresholdFlag" title='SkipThresholdFlag' data-use='m' data-ref="SkipThresholdFlag">SkipThresholdFlag</a>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <em>bool</em> <dfn class="local col2 decl" id="62HaveKill" title='HaveKill' data-type='bool' data-ref="62HaveKill">HaveKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="428">428</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63MadeChange" title='MadeChange' data-type='bool' data-ref="63MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i>// Track depth of exec mask, divergent branches.</i></td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="64ExecBranchStack" title='ExecBranchStack' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 16&gt;' data-ref="64ExecBranchStack">ExecBranchStack</dfn>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col5 decl" id="65NextBB" title='NextBB' data-type='MachineFunction::iterator' data-ref="65NextBB">NextBB</dfn>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-type='llvm::MachineBasicBlock *' data-ref="66EmptyMBBAtEnd">EmptyMBBAtEnd</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="67BI" title='BI' data-type='MachineFunction::iterator' data-ref="67BI">BI</dfn> = <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col8 decl" id="68BE" title='BE' data-type='MachineFunction::iterator' data-ref="68BE">BE</dfn> = <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="438">438</th><td>       <a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#68BE" title='BE' data-ref="68BE">BE</a>; <a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col5 ref" href="#65NextBB" title='NextBB' data-ref="65NextBB">NextBB</a>) {</td></tr>
<tr><th id="439">439</th><td>    <a class="local col5 ref" href="#65NextBB" title='NextBB' data-ref="65NextBB">NextBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a>);</td></tr>
<tr><th id="440">440</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="69MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="69MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a>;</td></tr>
<tr><th id="441">441</th><td>    <em>bool</em> <dfn class="local col0 decl" id="70HaveSkipBlock" title='HaveSkipBlock' data-type='bool' data-ref="70HaveSkipBlock">HaveSkipBlock</dfn> = <b>false</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (!<a class="local col4 ref" href="#64ExecBranchStack" title='ExecBranchStack' data-ref="64ExecBranchStack">ExecBranchStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col4 ref" href="#64ExecBranchStack" title='ExecBranchStack' data-ref="64ExecBranchStack">ExecBranchStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>() == &amp;<a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>) {</td></tr>
<tr><th id="444">444</th><td>      <i>// Reached convergence point for last divergent branch.</i></td></tr>
<tr><th id="445">445</th><td>      <a class="local col4 ref" href="#64ExecBranchStack" title='ExecBranchStack' data-ref="64ExecBranchStack">ExecBranchStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>    <b>if</b> (<a class="local col2 ref" href="#62HaveKill" title='HaveKill' data-ref="62HaveKill">HaveKill</a> &amp;&amp; <a class="local col4 ref" href="#64ExecBranchStack" title='ExecBranchStack' data-ref="64ExecBranchStack">ExecBranchStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="449">449</th><td>      <a class="local col2 ref" href="#62HaveKill" title='HaveKill' data-ref="62HaveKill">HaveKill</a> = <b>false</b>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>      <i>// TODO: Insert skip if exec is 0?</i></td></tr>
<tr><th id="452">452</th><td>    }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col1 decl" id="71I" title='I' data-type='MachineBasicBlock::iterator' data-ref="71I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="72Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="72Next">Next</dfn>;</td></tr>
<tr><th id="455">455</th><td>    <b>for</b> (<a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#72Next" title='Next' data-ref="72Next">Next</a>) {</td></tr>
<tr><th id="456">456</th><td>      <a class="local col2 ref" href="#72Next" title='Next' data-ref="72Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>      <b>switch</b> (<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="461">461</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>:</td></tr>
<tr><th id="462">462</th><td>        ExecBranchStack.push_back(MI.getOperand(<var>0</var>).getMBB());</td></tr>
<tr><th id="463">463</th><td>        <a class="local col3 ref" href="#63MadeChange" title='MadeChange' data-ref="63MadeChange">MadeChange</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</a>(<span class='refarg'><a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a></span>);</td></tr>
<tr><th id="464">464</th><td>        <b>break</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>:</td></tr>
<tr><th id="467">467</th><td>        <i>// Optimize out branches to the next block.</i></td></tr>
<tr><th id="468">468</th><td><i>        // FIXME: Shouldn't this be handled by BranchFolding?</i></td></tr>
<tr><th id="469">469</th><td>        <b>if</b> (MBB.isLayoutSuccessor(MI.getOperand(<var>0</var>).getMBB())) {</td></tr>
<tr><th id="470">470</th><td>          MI.eraseFromParent();</td></tr>
<tr><th id="471">471</th><td>        } <b>else</b> <b>if</b> (HaveSkipBlock) {</td></tr>
<tr><th id="472">472</th><td>          <i>// Remove the given unconditional branch when a skip block has been</i></td></tr>
<tr><th id="473">473</th><td><i>          // inserted after the current one and let skip the two instructions</i></td></tr>
<tr><th id="474">474</th><td><i>          // performing the kill if the exec mask is non-zero.</i></td></tr>
<tr><th id="475">475</th><td>          MI.eraseFromParent();</td></tr>
<tr><th id="476">476</th><td>        }</td></tr>
<tr><th id="477">477</th><td>        <b>break</b>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_F32_COND_IMM_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_F32_COND_IMM_TERMINATOR</span>:</td></tr>
<tr><th id="480">480</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_KILL_I1_TERMINATOR&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_KILL_I1_TERMINATOR</span>:</td></tr>
<tr><th id="481">481</th><td>        MadeChange = <b>true</b>;</td></tr>
<tr><th id="482">482</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</a>(<span class='refarg'><a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a></span>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>        <b>if</b> (<a class="local col4 ref" href="#64ExecBranchStack" title='ExecBranchStack' data-ref="64ExecBranchStack">ExecBranchStack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="485">485</th><td>          <b>if</b> (<a class="local col5 ref" href="#65NextBB" title='NextBB' data-ref="65NextBB">NextBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#68BE" title='BE' data-ref="68BE">BE</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipIfDead</a>(<span class='refarg'><a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a></span>, <span class='refarg'><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#65NextBB" title='NextBB' data-ref="65NextBB">NextBB</a></span>)) {</td></tr>
<tr><th id="486">486</th><td>            <a class="local col0 ref" href="#70HaveSkipBlock" title='HaveSkipBlock' data-ref="70HaveSkipBlock">HaveSkipBlock</a> = <b>true</b>;</td></tr>
<tr><th id="487">487</th><td>            <a class="local col5 ref" href="#65NextBB" title='NextBB' data-ref="65NextBB">NextBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a>);</td></tr>
<tr><th id="488">488</th><td>            <a class="local col8 ref" href="#68BE" title='BE' data-ref="68BE">BE</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="489">489</th><td>          }</td></tr>
<tr><th id="490">490</th><td>        } <b>else</b> {</td></tr>
<tr><th id="491">491</th><td>          <a class="local col2 ref" href="#62HaveKill" title='HaveKill' data-ref="62HaveKill">HaveKill</a> = <b>true</b>;</td></tr>
<tr><th id="492">492</th><td>        }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>        <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="495">495</th><td>        <b>break</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_RETURN_TO_EPILOG</span>:</td></tr>
<tr><th id="498">498</th><td>        <i>// FIXME: Should move somewhere else</i></td></tr>
<tr><th id="499">499</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;returnsVoid()) ? void (0) : __assert_fail (&quot;!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;returnsVoid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp&quot;, 499, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;returnsVoid());</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>        <i>// Graphics shaders returning non-void shouldn't contain S_ENDPGM,</i></td></tr>
<tr><th id="502">502</th><td><i>        // because external bytecode will be appended at the end.</i></td></tr>
<tr><th id="503">503</th><td>        <b>if</b> (<a class="local col7 ref" href="#67BI" title='BI' data-ref="67BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>() || <a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()) {</td></tr>
<tr><th id="504">504</th><td>          <i>// SI_RETURN_TO_EPILOG is not the last instruction. Add an empty block at</i></td></tr>
<tr><th id="505">505</th><td><i>          // the end and jump there.</i></td></tr>
<tr><th id="506">506</th><td>          <b>if</b> (!<a class="local col6 ref" href="#66EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="66EmptyMBBAtEnd">EmptyMBBAtEnd</a>) {</td></tr>
<tr><th id="507">507</th><td>            <a class="local col6 ref" href="#66EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="66EmptyMBBAtEnd">EmptyMBBAtEnd</a> = <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="508">508</th><td>            <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(), <a class="local col6 ref" href="#66EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="66EmptyMBBAtEnd">EmptyMBBAtEnd</a>);</td></tr>
<tr><th id="509">509</th><td>          }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>          <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#66EmptyMBBAtEnd" title='EmptyMBBAtEnd' data-ref="66EmptyMBBAtEnd">EmptyMBBAtEnd</a>);</td></tr>
<tr><th id="512">512</th><td>          BuildMI(*BI, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BRANCH</span>))</td></tr>
<tr><th id="513">513</th><td>            .addMBB(EmptyMBBAtEnd);</td></tr>
<tr><th id="514">514</th><td>          <a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="515">515</th><td>        }</td></tr>
<tr><th id="516">516</th><td>        <b>break</b>;</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCZ</span>:</td></tr>
<tr><th id="519">519</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_VCCNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_VCCNZ</span>:</td></tr>
<tr><th id="520">520</th><td>        MadeChange |= optimizeVccBranch(MI);</td></tr>
<tr><th id="521">521</th><td>        <b>break</b>;</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>      <b>default</b>:</td></tr>
<tr><th id="524">524</th><td>        <b>break</b>;</td></tr>
<tr><th id="525">525</th><td>      }</td></tr>
<tr><th id="526">526</th><td>    }</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <a class="local col3 ref" href="#63MadeChange" title='MadeChange' data-ref="63MadeChange">MadeChange</a>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
