<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: PLL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">PLL<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___l_l___driver.html">STM32G4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___functions.html">RCC Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga86d714579aac9b2f9b3216b6825c369b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr class="memdesc:ga86d714579aac9b2f9b3216b6825c369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">More...</a><br /></td></tr>
<tr class="separator:ga86d714579aac9b2f9b3216b6825c369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">More...</a><br /></td></tr>
<tr class="separator:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">More...</a><br /></td></tr>
<tr class="separator:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750df8ba57b39f426e73de366444bd2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga2750df8ba57b39f426e73de366444bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">More...</a><br /></td></tr>
<tr class="separator:ga2750df8ba57b39f426e73de366444bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721b467fddb230113bfd9d78ea682483"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:ga721b467fddb230113bfd9d78ea682483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for ADC domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">More...</a><br /></td></tr>
<tr class="separator:ga721b467fddb230113bfd9d78ea682483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5073ee320f5b0711bba681f9364f46ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga5073ee320f5b0711bba681f9364f46ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">More...</a><br /></td></tr>
<tr class="separator:ga5073ee320f5b0711bba681f9364f46ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr class="memdesc:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">More...</a><br /></td></tr>
<tr class="separator:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b3802b37694ec9290e80438637a85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga9d9b3802b37694ec9290e80438637a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">More...</a><br /></td></tr>
<tr class="separator:ga9d9b3802b37694ec9290e80438637a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a> (void)</td></tr>
<tr class="memdesc:gad6a634beb13d8d21b62ba996eeab53c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">More...</a><br /></td></tr>
<tr class="separator:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a> (void)</td></tr>
<tr class="memdesc:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLP.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">More...</a><br /></td></tr>
<tr class="separator:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLQ.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">More...</a><br /></td></tr>
<tr class="separator:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a> (void)</td></tr>
<tr class="memdesc:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLR.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">More...</a><br /></td></tr>
<tr class="separator:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">More...</a><br /></td></tr>
<tr class="separator:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on ADC domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">More...</a><br /></td></tr>
<tr class="separator:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d08058714eed86b99b64833dcfdc89d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga6d08058714eed86b99b64833dcfdc89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on ADC domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">More...</a><br /></td></tr>
<tr class="separator:ga6d08058714eed86b99b64833dcfdc89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f96967bb551a506fca31eb0840a1be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga70f96967bb551a506fca31eb0840a1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on ADC domain clock is enabled @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_ADC.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">More...</a><br /></td></tr>
<tr class="separator:ga70f96967bb551a506fca31eb0840a1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">More...</a><br /></td></tr>
<tr class="separator:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded7a3fe19720a3818098b097a6d777"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga4ded7a3fe19720a3818098b097a6d777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on 48MHz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">More...</a><br /></td></tr>
<tr class="separator:ga4ded7a3fe19720a3818098b097a6d777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on 48MHz domain clock is enabled @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_48M.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">More...</a><br /></td></tr>
<tr class="separator:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed1b53cb0a74900e6636eaa447e421"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:gacaed1b53cb0a74900e6636eaa447e421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">More...</a><br /></td></tr>
<tr class="separator:gacaed1b53cb0a74900e6636eaa447e421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on SYSCLK domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">More...</a><br /></td></tr>
<tr class="separator:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbd16f33a9493c356620b6fb1accc37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:gabcbd16f33a9493c356620b6fb1accc37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on SYSCLK domain clock is enabled @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnabledDomain_SYS.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">More...</a><br /></td></tr>
<tr class="separator:gabcbd16f33a9493c356620b6fb1accc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga5073ee320f5b0711bba681f9364f46ec" name="ga5073ee320f5b0711bba681f9364f46ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5073ee320f5b0711bba681f9364f46ec">&#9670;&#160;</a></span>LL_RCC_PLL_ConfigDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLL used for 48Mhz domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL, is disabled. </dd>
<dd>
PLLN/PLLQ can be written only when PLL is disabled. </dd>
<dd>
This can be selected for USB, RNG @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_48M<br  />
 PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_48M<br  />
 PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_48M<br  />
 PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_48M </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">LL_RCC_PLLM_DIV_1</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between Min_Data = 8 and Max_Data = 127 </td></tr>
    <tr><td class="paramname">PLLQ</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">LL_RCC_PLLQ_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">LL_RCC_PLLQ_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">LL_RCC_PLLQ_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">LL_RCC_PLLQ_DIV_8</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga721b467fddb230113bfd9d78ea682483" name="ga721b467fddb230113bfd9d78ea682483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721b467fddb230113bfd9d78ea682483">&#9670;&#160;</a></span>LL_RCC_PLL_ConfigDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLL used for ADC domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL is disabled. </dd>
<dd>
PLLN/PLLP can be written only when PLL is disabled. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_ADC<br  />
 PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_ADC<br  />
 PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_ADC<br  />
 PLLCFGR PLLPDIV LL_RCC_PLL_ConfigDomain_ADC </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">LL_RCC_PLLM_DIV_1</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between Min_Data = 8 and Max_Data = 127 </td></tr>
    <tr><td class="paramname">PLLP</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">LL_RCC_PLLP_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5aa963724bf2bf600b0bbcf84234af21">LL_RCC_PLLP_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">LL_RCC_PLLP_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaa8fe0b27fb5ab96469437702b3dbf361">LL_RCC_PLLP_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">LL_RCC_PLLP_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">LL_RCC_PLLP_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">LL_RCC_PLLP_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga8adc785b325a8d9ace5806b0af73240c">LL_RCC_PLLP_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9e40ede643bedc75c2d0ec4cd699d575">LL_RCC_PLLP_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab5c8f949e49e6d0c26a31d22e575e81b">LL_RCC_PLLP_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4dc355ebaea666e9c88197d749aa1763">LL_RCC_PLLP_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gacd556a5a065fc9750c59acd3cd1b7dbf">LL_RCC_PLLP_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf9dcbe3e9baadd67c651bf74a18b9629">LL_RCC_PLLP_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gac7916a4363fcf740781c9f20d0033a4a">LL_RCC_PLLP_DIV_16</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9936cac6a0beac587c928deb58053617">LL_RCC_PLLP_DIV_18</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabffbca59cef0f982296001ec00d6592e">LL_RCC_PLLP_DIV_19</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabd528c007e7a9b4803b7e1fab13b5a7d">LL_RCC_PLLP_DIV_20</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5301fed4a08424e8589a54a95db3cd29">LL_RCC_PLLP_DIV_21</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaca0519b243160cd3f364112aea262de2">LL_RCC_PLLP_DIV_22</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2b1864ab87b3128548191d845b5f3ded">LL_RCC_PLLP_DIV_23</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4f669eced056a53ad18283ec3660da10">LL_RCC_PLLP_DIV_24</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">LL_RCC_PLLP_DIV_25</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga36dc00779f2c1290bb46925b165d5a5a">LL_RCC_PLLP_DIV_26</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">LL_RCC_PLLP_DIV_27</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaccc3b67761a26d889b5e8648a8f1aaca">LL_RCC_PLLP_DIV_28</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga08224042cb020fbe18004ea898fdc061">LL_RCC_PLLP_DIV_29</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf4e8ebaf6c1fed2ec606204115915425">LL_RCC_PLLP_DIV_30</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">LL_RCC_PLLP_DIV_31</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2750df8ba57b39f426e73de366444bd2" name="ga2750df8ba57b39f426e73de366444bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2750df8ba57b39f426e73de366444bd2">&#9670;&#160;</a></span>LL_RCC_PLL_ConfigDomain_SYS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLL used for SYSCLK Domain. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL is disabled. </dd>
<dd>
PLLN/PLLR can be written only when PLL is disabled. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS<br  />
 PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SYS<br  />
 PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SYS<br  />
 PLLCFGR PLLR LL_RCC_PLL_ConfigDomain_SYS </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">LL_RCC_PLLM_DIV_1</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between Min_Data = 8 and Max_Data = 127 </td></tr>
    <tr><td class="paramname">PLLR</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gac27e19980121da34c0eedd414bd22124">LL_RCC_PLLR_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gaff60dae6a7b530aa26b8712d22f002f5">LL_RCC_PLLR_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga58c29e7d62eeb6c59a42771b5ee921f4">LL_RCC_PLLR_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga9d01c19cdf626ae6055fada37a65d079">LL_RCC_PLLR_DIV_8</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9e3b0e21f16147d992e0df9b87c410bd" name="ga9e3b0e21f16147d992e0df9b87c410bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e3b0e21f16147d992e0df9b87c410bd">&#9670;&#160;</a></span>LL_RCC_PLL_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_Disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL. </p>
<dl class="section note"><dt>Note</dt><dd>Cannot be disabled if the PLL clock is used as the system clock @rmtoll CR PLLON LL_RCC_PLL_Disable </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4ded7a3fe19720a3818098b097a6d777" name="ga4ded7a3fe19720a3818098b097a6d777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ded7a3fe19720a3818098b097a6d777">&#9670;&#160;</a></span>LL_RCC_PLL_DisableDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL output mapped on 48MHz domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>Cannot be disabled if the PLL clock is used as the system clock </dd>
<dd>
In order to save power, when the PLLCLK of the PLL is not used, should be 0 @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_48M </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d08058714eed86b99b64833dcfdc89d" name="ga6d08058714eed86b99b64833dcfdc89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d08058714eed86b99b64833dcfdc89d">&#9670;&#160;</a></span>LL_RCC_PLL_DisableDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL output mapped on ADC domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>Cannot be disabled if the PLL clock is used as the system clock </dd>
<dd>
In order to save power, when the PLLCLK of the PLL is not used, should be 0 @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_ADC </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga88b78c3e1c52643b0770e59fa6b27b30" name="ga88b78c3e1c52643b0770e59fa6b27b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b78c3e1c52643b0770e59fa6b27b30">&#9670;&#160;</a></span>LL_RCC_PLL_DisableDomain_SYS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL output mapped on SYSCLK domain. </p>
<dl class="section note"><dt>Note</dt><dd>Cannot be disabled if the PLL clock is used as the system clock </dd>
<dd>
In order to save power, when the PLLCLK of the PLL is not used, Main PLL should be 0 @rmtoll PLLCFGR PLLREN LL_RCC_PLL_DisableDomain_SYS </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86d714579aac9b2f9b3216b6825c369b" name="ga86d714579aac9b2f9b3216b6825c369b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d714579aac9b2f9b3216b6825c369b">&#9670;&#160;</a></span>LL_RCC_PLL_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf1ee48fdb4cfaf2d758b5e169b4f51e9" name="gaf1ee48fdb4cfaf2d758b5e169b4f51e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">&#9670;&#160;</a></span>LL_RCC_PLL_EnableDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabcb759b1d1f25ffb7625a30cd5b9cafa" name="gabcb759b1d1f25ffb7625a30cd5b9cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb759b1d1f25ffb7625a30cd5b9cafa">&#9670;&#160;</a></span>LL_RCC_PLL_EnableDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL output mapped on ADC domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacaed1b53cb0a74900e6636eaa447e421" name="gacaed1b53cb0a74900e6636eaa447e421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaed1b53cb0a74900e6636eaa447e421">&#9670;&#160;</a></span>LL_RCC_PLL_EnableDomain_SYS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0d5975a2bb7111ff9dc46cfbffd3d832" name="ga0d5975a2bb7111ff9dc46cfbffd3d832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d5975a2bb7111ff9dc46cfbffd3d832">&#9670;&#160;</a></span>LL_RCC_PLL_GetDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">LL_RCC_PLLM_DIV_1</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d9b3802b37694ec9290e80438637a85" name="ga9d9b3802b37694ec9290e80438637a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9b3802b37694ec9290e80438637a85">&#9670;&#160;</a></span>LL_RCC_PLL_GetMainSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6a634beb13d8d21b62ba996eeab53c4" name="gad6a634beb13d8d21b62ba996eeab53c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6a634beb13d8d21b62ba996eeab53c4">&#9670;&#160;</a></span>LL_RCC_PLL_GetN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetN </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Between</td><td>Min_Data = 8 and Max_Data = 127 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga99fe1b554c8f04d8fed520689c3ec3b8" name="ga99fe1b554c8f04d8fed520689c3ec3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fe1b554c8f04d8fed520689c3ec3b8">&#9670;&#160;</a></span>LL_RCC_PLL_GetP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Main PLL division factor for PLLP. </p>
<dl class="section note"><dt>Note</dt><dd>Used for PLLADCCLK (ADC clock) @rmtoll PLLCFGR PLLPDIV LL_RCC_PLL_GetP<br  />
@rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">LL_RCC_PLLP_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5aa963724bf2bf600b0bbcf84234af21">LL_RCC_PLLP_DIV_3</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">LL_RCC_PLLP_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaa8fe0b27fb5ab96469437702b3dbf361">LL_RCC_PLLP_DIV_5</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">LL_RCC_PLLP_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">LL_RCC_PLLP_DIV_8</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">LL_RCC_PLLP_DIV_9</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga8adc785b325a8d9ace5806b0af73240c">LL_RCC_PLLP_DIV_10</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9e40ede643bedc75c2d0ec4cd699d575">LL_RCC_PLLP_DIV_11</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab5c8f949e49e6d0c26a31d22e575e81b">LL_RCC_PLLP_DIV_12</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4dc355ebaea666e9c88197d749aa1763">LL_RCC_PLLP_DIV_13</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gacd556a5a065fc9750c59acd3cd1b7dbf">LL_RCC_PLLP_DIV_14</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf9dcbe3e9baadd67c651bf74a18b9629">LL_RCC_PLLP_DIV_15</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gac7916a4363fcf740781c9f20d0033a4a">LL_RCC_PLLP_DIV_16</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9936cac6a0beac587c928deb58053617">LL_RCC_PLLP_DIV_18</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabffbca59cef0f982296001ec00d6592e">LL_RCC_PLLP_DIV_19</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabd528c007e7a9b4803b7e1fab13b5a7d">LL_RCC_PLLP_DIV_20</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5301fed4a08424e8589a54a95db3cd29">LL_RCC_PLLP_DIV_21</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaca0519b243160cd3f364112aea262de2">LL_RCC_PLLP_DIV_22</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2b1864ab87b3128548191d845b5f3ded">LL_RCC_PLLP_DIV_23</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4f669eced056a53ad18283ec3660da10">LL_RCC_PLLP_DIV_24</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">LL_RCC_PLLP_DIV_25</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga36dc00779f2c1290bb46925b165d5a5a">LL_RCC_PLLP_DIV_26</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">LL_RCC_PLLP_DIV_27</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaccc3b67761a26d889b5e8648a8f1aaca">LL_RCC_PLLP_DIV_28</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga08224042cb020fbe18004ea898fdc061">LL_RCC_PLLP_DIV_29</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf4e8ebaf6c1fed2ec606204115915425">LL_RCC_PLLP_DIV_30</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">LL_RCC_PLLP_DIV_31</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2fa76fbe2c7f4db07eee43dc259c53fd" name="ga2fa76fbe2c7f4db07eee43dc259c53fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa76fbe2c7f4db07eee43dc259c53fd">&#9670;&#160;</a></span>LL_RCC_PLL_GetQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Main PLL division factor for PLLQ. </p>
<dl class="section note"><dt>Note</dt><dd>Used for PLL48M1CLK selected for USB, RNG (48 MHz clock) @rmtoll PLLCFGR PLLQ LL_RCC_PLL_GetQ </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">LL_RCC_PLLQ_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">LL_RCC_PLLQ_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">LL_RCC_PLLQ_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">LL_RCC_PLLQ_DIV_8</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab2eda08d7c23715c04620e5dfac0fd1d" name="gab2eda08d7c23715c04620e5dfac0fd1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2eda08d7c23715c04620e5dfac0fd1d">&#9670;&#160;</a></span>LL_RCC_PLL_GetR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_GetR </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Main PLL division factor for PLLR. </p>
<dl class="section note"><dt>Note</dt><dd>Used for PLLCLK (system clock) @rmtoll PLLCFGR PLLR LL_RCC_PLL_GetR </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gac27e19980121da34c0eedd414bd22124">LL_RCC_PLLR_DIV_2</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gaff60dae6a7b530aa26b8712d22f002f5">LL_RCC_PLLR_DIV_4</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga58c29e7d62eeb6c59a42771b5ee921f4">LL_RCC_PLLR_DIV_6</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga9d01c19cdf626ae6055fada37a65d079">LL_RCC_PLLR_DIV_8</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga37de31cae3138fb9557f1f7a5c1d4097" name="ga37de31cae3138fb9557f1f7a5c1d4097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37de31cae3138fb9557f1f7a5c1d4097">&#9670;&#160;</a></span>LL_RCC_PLL_IsEnabledDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if PLL output mapped on 48MHz domain clock is enabled @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_48M. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70f96967bb551a506fca31eb0840a1be" name="ga70f96967bb551a506fca31eb0840a1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70f96967bb551a506fca31eb0840a1be">&#9670;&#160;</a></span>LL_RCC_PLL_IsEnabledDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if PLL output mapped on ADC domain clock is enabled @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_ADC. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabcbd16f33a9493c356620b6fb1accc37" name="gabcbd16f33a9493c356620b6fb1accc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcbd16f33a9493c356620b6fb1accc37">&#9670;&#160;</a></span>LL_RCC_PLL_IsEnabledDomain_SYS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if PLL output mapped on SYSCLK domain clock is enabled @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnabledDomain_SYS. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86334eeeb7d86032a1087bf1b0fb1860" name="ga86334eeeb7d86032a1087bf1b0fb1860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86334eeeb7d86032a1087bf1b0fb1860">&#9670;&#160;</a></span>LL_RCC_PLL_IsReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab03a55b3dfe05c5901bbd9b6c6fee0a0" name="gab03a55b3dfe05c5901bbd9b6c6fee0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab03a55b3dfe05c5901bbd9b6c6fee0a0">&#9670;&#160;</a></span>LL_RCC_PLL_SetMainSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLL_SetMainSource </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PLLSource</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a> </li>
<li><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
