#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul  6 15:25:25 2017
# Process ID: 14320
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3
# Command line: vivado -log b2000t_c2c_bram_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_wrapper.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/b2000t_c2c_bram_wrapper.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201701/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'b2000t_c2c_bram.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
b2000t_c2c_bram_system_ila_1
b2000t_c2c_bram_axi_bram_ctrl_2_1
b2000t_c2c_bram_axi_bram_ctrl_0_0
b2000t_c2c_bram_axi_mem_intercon_0
b2000t_c2c_bram_xlconstant_0_0
b2000t_c2c_bram_axi_bram_ctrl_3_0
b2000t_c2c_bram_system_ila1_2
b2000t_c2c_bram_blk_mem_gen_0_0
b2000t_c2c_bram_jtag_axi_0_0
b2000t_c2c_bram_axi_chip2chip_0_0
b2000t_c2c_bram_axi_bram_ctrl_0_1
b2000t_c2c_bram_aurora_64b66b_0_0
b2000t_c2c_bram_axi_bram_ctrl_1_0
b2000t_c2c_bram_rst_clk_wiz_100M_0
b2000t_c2c_bram_vio_0_0
b2000t_c2c_bram_xbar_0
b2000t_c2c_bram_clk_wiz_0
b2000t_c2c_bram_axi_bram_ctrl_1_bram_1
b2000t_c2c_bram_axi_bram_ctrl_2_0

add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.246 ; gain = 128.203 ; free physical = 78830 ; free virtual = 191434
Command: synth_design -top b2000t_c2c_bram_wrapper -part xc7v2000tflg1925-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t-flg1925'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t-flg1925'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14355 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.738 ; gain = 61.988 ; free physical = 78741 ; free virtual = 191346
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_wrapper' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:13]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_aurora_64b66b_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_aurora_64b66b_0_0' (1#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_aurora_64b66b_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'aurora_64b66b_0' of module 'b2000t_c2c_bram_aurora_64b66b_0_0' requires 35 connections, but only 23 given [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:467]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_0' (2#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_1_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_1_0' (3#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_1_bram_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_1_bram_1' (4#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_0_1' (5#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_2_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_2_0' (6#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_3_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_3_0' (7#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_2_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_bram_ctrl_2_1' (8#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_bram_ctrl_2_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_chip2chip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' (9#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_axi_chip2chip_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_chip2chip_0' of module 'b2000t_c2c_bram_axi_chip2chip_0_0' requires 49 connections, but only 47 given [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:790]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_mem_intercon_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1324]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1QKQ509' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3448]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1QKQ509' (10#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3448]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_IVRB2V' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3706]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_IVRB2V' (11#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3706]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_VLHTOK' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3964]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_VLHTOK' (12#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3964]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1MXSO0A' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4222]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1MXSO0A' (13#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4222]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_7A19NM' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4480]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_7A19NM' (14#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4480]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1H6Q04S' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4738]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1H6Q04S' (15#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4738]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1HLGBLT' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4996]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1HLGBLT' (16#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:4996]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_RX7FM7' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:5212]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_RX7FM7' (17#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:5212]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_xbar_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_xbar_0' (18#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'b2000t_c2c_bram_xbar_0' requires 78 connections, but only 74 given [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:3371]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_mem_intercon_0' (19#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1324]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_blk_mem_gen_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_blk_mem_gen_0_0' (20#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_clk_wiz_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_clk_wiz_0' (21#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_dut_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_dut_0_0' (22#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_0_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (32) of module 'b2000t_c2c_bram_dut_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1158]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_dut_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_dut_0_1' (23#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_0_1_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (32) of module 'b2000t_c2c_bram_dut_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1172]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_dut_120_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_120_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_dut_120_0_0' (24#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_120_0_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (32) of module 'b2000t_c2c_bram_dut_120_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1186]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_dut_120_1_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_120_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_dut_120_1_0' (25#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_dut_120_1_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (32) of module 'b2000t_c2c_bram_dut_120_1_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1200]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_jack_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_jack_0_0' (26#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_jack_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_jack_0_1' (27#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_jack_120_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_120_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_jack_120_0_0' (28#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_120_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_jack_120_0_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_120_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_jack_120_0_1' (29#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jack_120_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_jtag_axi_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_jtag_axi_0_0' (30#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' (31#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' requires 10 connections, but only 7 given [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1294]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_system_ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila_1' (32#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_system_ila_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:1301]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila1_2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_system_ila1_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila1_2' (33#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_system_ila1_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_vio_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_vio_0_0' (34#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_vio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_xlconstant_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_xlconstant_0_0' (35#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/realtime/b2000t_c2c_bram_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram' (36#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_wrapper' (37#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_RX7FM7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_RX7FM7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_RX7FM7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_RX7FM7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HLGBLT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1H6Q04S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1H6Q04S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1H6Q04S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1H6Q04S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_7A19NM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_7A19NM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_7A19NM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_7A19NM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1MXSO0A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1MXSO0A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1MXSO0A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1MXSO0A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VLHTOK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VLHTOK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VLHTOK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VLHTOK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_IVRB2V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_IVRB2V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_IVRB2V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_IVRB2V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1QKQ509 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1QKQ509 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1QKQ509 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1QKQ509 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.246 ; gain = 103.496 ; free physical = 78744 ; free virtual = 191349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.246 ; gain = 103.496 ; free physical = 78746 ; free virtual = 191351
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp53/b2000t_c2c_bram_axi_chip2chip_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_chip2chip_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp53/b2000t_c2c_bram_axi_chip2chip_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_chip2chip_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/aurora_64b66b_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/aurora_64b66b_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp57/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp57/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/blk_mem_gen_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp59/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp59/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/clk_wiz'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/clk_wiz'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp63/b2000t_c2c_bram_rst_clk_wiz_100M_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp63/b2000t_c2c_bram_rst_clk_wiz_100M_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/rst_clk_wiz_100M'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp65/b2000t_c2c_bram_vio_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/vio_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp65/b2000t_c2c_bram_vio_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/vio_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp67/b2000t_c2c_bram_jtag_axi_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jtag_axi_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp67/b2000t_c2c_bram_jtag_axi_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jtag_axi_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp69/b2000t_c2c_bram_xbar_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp69/b2000t_c2c_bram_xbar_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp71/b2000t_c2c_bram_xlconstant_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/xlconstant_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp71/b2000t_c2c_bram_xlconstant_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/xlconstant_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp73/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp73/b2000t_c2c_bram_axi_bram_ctrl_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp75/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_1_bram'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp75/b2000t_c2c_bram_axi_bram_ctrl_1_bram_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_1_bram'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp77/b2000t_c2c_bram_dut_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp77/b2000t_c2c_bram_dut_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp79/b2000t_c2c_bram_axi_bram_ctrl_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_2'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp79/b2000t_c2c_bram_axi_bram_ctrl_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_2'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp81/b2000t_c2c_bram_jack_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp81/b2000t_c2c_bram_jack_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp83/b2000t_c2c_bram_axi_bram_ctrl_2_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_3'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp83/b2000t_c2c_bram_axi_bram_ctrl_2_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_3'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp85/b2000t_c2c_bram_dut_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp85/b2000t_c2c_bram_dut_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp87/b2000t_c2c_bram_jack_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp87/b2000t_c2c_bram_jack_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp89/b2000t_c2c_bram_axi_bram_ctrl_3_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_4'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp89/b2000t_c2c_bram_axi_bram_ctrl_3_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_4'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp91/b2000t_c2c_bram_axi_bram_ctrl_2_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_5'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp91/b2000t_c2c_bram_axi_bram_ctrl_2_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/axi_bram_ctrl_5'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp93/b2000t_c2c_bram_dut_120_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_120_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp93/b2000t_c2c_bram_dut_120_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_120_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp95/b2000t_c2c_bram_dut_120_1_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_120_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp95/b2000t_c2c_bram_dut_120_1_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/dut_120_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp97/b2000t_c2c_bram_jack_120_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_120_0'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp97/b2000t_c2c_bram_jack_120_0_0_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_120_0'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp99/b2000t_c2c_bram_jack_120_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_120_1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp99/b2000t_c2c_bram_jack_120_0_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/jack_120_1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp101/b2000t_c2c_bram_system_ila_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/system_ila'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp101/b2000t_c2c_bram_system_ila_1_in_context.xdc] for cell 'b2000t_c2c_bram_i/system_ila'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp103/b2000t_c2c_bram_system_ila1_2_in_context.xdc] for cell 'b2000t_c2c_bram_i/system_ila1'
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp103/b2000t_c2c_bram_system_ila1_2_in_context.xdc] for cell 'b2000t_c2c_bram_i/system_ila1'
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_IN1_D_clk_p' already exists, overwriting the previous clock with the same name. [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc:40]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/b2000t_c2c_bram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/b2000t_c2c_bram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/dont_touch.xdc]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2275.930 ; gain = 0.000 ; free physical = 78007 ; free virtual = 190612
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/axi_bram_ctrl_1_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.240' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/axi_chip2chip_0' at clock pin 'axi_c2c_phy_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/jtag_axi_0' at clock pin 'aclk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'b2000t_c2c_bram_i/rst_clk_wiz_100M' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78189 ; free virtual = 190794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78189 ; free virtual = 190794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GT_DIFF_REFCLK1_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for INIT_DIFF_CLK_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp55/b2000t_c2c_bram_aurora_64b66b_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN1_D_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN1_D_clk_n. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN1_D_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN1_D_clk_p. (constraint file  /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/.Xil/Vivado-14320-HyperSilicon/dcp61/b2000t_c2c_bram_clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/aurora_64b66b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_1_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_bram_ctrl_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_chip2chip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/dut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/dut_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/dut_120_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/dut_120_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/jack_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/jack_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/jack_120_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/jack_120_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/system_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/system_ila1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for b2000t_c2c_bram_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78189 ; free virtual = 190794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78190 ; free virtual = 190795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design b2000t_c2c_bram_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78181 ; free virtual = 190786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/aurora_64b66b_0/gt_refclk1_out' to pin 'b2000t_c2c_bram_i/aurora_64b66b_0/bbstub_gt_refclk1_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/aurora_64b66b_0/init_clk_out' to pin 'b2000t_c2c_bram_i/aurora_64b66b_0/bbstub_init_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bram_clk_b' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/clk_wiz/clk_out1' to pin 'b2000t_c2c_bram_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_1/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_1/bram_clk_b' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_1/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_2/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_2/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_3/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_3/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_4/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_4/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'b2000t_c2c_bram_i/axi_bram_ctrl_5/bram_clk_a' to pin 'b2000t_c2c_bram_i/axi_bram_ctrl_5/bbstub_bram_clk_a/O'
WARNING: [Synth 8-565] redefining clock 'CLK_IN1_D_clk_p'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78060 ; free virtual = 190666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78060 ; free virtual = 190665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190663
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |b2000t_c2c_bram_xbar_0                 |         1|
|2     |b2000t_c2c_bram_aurora_64b66b_0_0      |         1|
|3     |b2000t_c2c_bram_axi_bram_ctrl_0_0      |         1|
|4     |b2000t_c2c_bram_axi_bram_ctrl_1_0      |         1|
|5     |b2000t_c2c_bram_axi_bram_ctrl_1_bram_1 |         1|
|6     |b2000t_c2c_bram_axi_bram_ctrl_0_1      |         1|
|7     |b2000t_c2c_bram_axi_bram_ctrl_2_0      |         1|
|8     |b2000t_c2c_bram_axi_bram_ctrl_3_0      |         1|
|9     |b2000t_c2c_bram_axi_bram_ctrl_2_1      |         1|
|10    |b2000t_c2c_bram_axi_chip2chip_0_0      |         1|
|11    |b2000t_c2c_bram_blk_mem_gen_0_0        |         1|
|12    |b2000t_c2c_bram_clk_wiz_0              |         1|
|13    |b2000t_c2c_bram_dut_0_0                |         1|
|14    |b2000t_c2c_bram_dut_0_1                |         1|
|15    |b2000t_c2c_bram_dut_120_0_0            |         1|
|16    |b2000t_c2c_bram_dut_120_1_0            |         1|
|17    |b2000t_c2c_bram_jack_0_0               |         1|
|18    |b2000t_c2c_bram_jack_0_1               |         1|
|19    |b2000t_c2c_bram_jack_120_0_0           |         1|
|20    |b2000t_c2c_bram_jack_120_0_1           |         1|
|21    |b2000t_c2c_bram_jtag_axi_0_0           |         1|
|22    |b2000t_c2c_bram_rst_clk_wiz_100M_0     |         1|
|23    |b2000t_c2c_bram_system_ila_1           |         1|
|24    |b2000t_c2c_bram_system_ila1_2          |         1|
|25    |b2000t_c2c_bram_vio_0_0                |         1|
|26    |b2000t_c2c_bram_xlconstant_0_0         |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |b2000t_c2c_bram_aurora_64b66b_0_0      |     1|
|2     |b2000t_c2c_bram_axi_bram_ctrl_0_0      |     1|
|3     |b2000t_c2c_bram_axi_bram_ctrl_0_1      |     1|
|4     |b2000t_c2c_bram_axi_bram_ctrl_1_0      |     1|
|5     |b2000t_c2c_bram_axi_bram_ctrl_1_bram_1 |     1|
|6     |b2000t_c2c_bram_axi_bram_ctrl_2_0      |     1|
|7     |b2000t_c2c_bram_axi_bram_ctrl_2_1      |     1|
|8     |b2000t_c2c_bram_axi_bram_ctrl_3_0      |     1|
|9     |b2000t_c2c_bram_axi_chip2chip_0_0      |     1|
|10    |b2000t_c2c_bram_blk_mem_gen_0_0        |     1|
|11    |b2000t_c2c_bram_clk_wiz_0              |     1|
|12    |b2000t_c2c_bram_dut_0_0                |     1|
|13    |b2000t_c2c_bram_dut_0_1                |     1|
|14    |b2000t_c2c_bram_dut_120_0_0            |     1|
|15    |b2000t_c2c_bram_dut_120_1_0            |     1|
|16    |b2000t_c2c_bram_jack_0_0               |     1|
|17    |b2000t_c2c_bram_jack_0_1               |     1|
|18    |b2000t_c2c_bram_jack_120_0_0           |     1|
|19    |b2000t_c2c_bram_jack_120_0_1           |     1|
|20    |b2000t_c2c_bram_jtag_axi_0_0           |     1|
|21    |b2000t_c2c_bram_rst_clk_wiz_100M_0     |     1|
|22    |b2000t_c2c_bram_system_ila1_2          |     1|
|23    |b2000t_c2c_bram_system_ila_1           |     1|
|24    |b2000t_c2c_bram_vio_0_0                |     1|
|25    |b2000t_c2c_bram_xbar_0                 |     1|
|26    |b2000t_c2c_bram_xlconstant_0_0         |     1|
|27    |IBUF                                   |     3|
|28    |OBUF                                   |     7|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |  3558|
|2     |  b2000t_c2c_bram_i  |b2000t_c2c_bram                    |  3548|
|3     |    axi_mem_intercon |b2000t_c2c_bram_axi_mem_intercon_0 |  1196|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78058 ; free virtual = 190664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2275.930 ; gain = 103.496 ; free physical = 78113 ; free virtual = 190718
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2275.930 ; gain = 936.180 ; free physical = 78115 ; free virtual = 190720
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

103 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2275.930 ; gain = 974.684 ; free physical = 78046 ; free virtual = 190651
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.runs/synth_3/b2000t_c2c_bram_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2275.930 ; gain = 0.000 ; free physical = 78044 ; free virtual = 190649
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:26:39 2017...
