<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver spi v4_1: xspi_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xspi_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a9536362eea6676fffeff0553704c3e2c">XSPI_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a17b475ddce41f86d28f8e82fbfeea7d8">XSpi_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2193543c644c3205b8314c06d1861e1c">XSpi_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a5e55891344ab473841b6eefc2bda35a2">XSpi_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XSpi_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a32e741800118678aa060ef2a13661e31">XSpi_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XSpi_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a48fdfb116f37c7f14403bed57b556c4c">XSP_SRR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> XSPI register offsets</p>
<p>Register offsets for the <a class="el" href="struct_x_spi.html">XSpi</a> device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a3a66b8345fe53a19c2da1a8162dc366d">XSP_DGIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2bc4dc18547b8bdd05c5eb2b73c9ff7d">XSP_IISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ace876b867131a62e5407d440c73d6693">XSP_IIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#aa82028ecd15bcffd8ab361c0c523a7a9">XSP_SRR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a3a63aa98328d40e3221901143e128da1">XSP_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ae4915bf726554a2abf5922129f88542b">XSP_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a02929309d91a658ac28746aee48d0c04">XSP_DTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x68</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a078846fea7538049312959d15b44a9dd">XSP_DRR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x6C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a34c2ab4de85d2a3a5659e5446235942c">XSP_SSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x70</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#af06c80c0767e40c86b2e3fc18457d680">XSP_TFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x74</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a4e120064bd2a34a145d54608ccef4107">XSP_RFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x78</td></tr>
<tr><td colspan="2"><div class="groupHeader">Global Interrupt Enable Register (GIER) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb23994fc9c7bdab8bb1904d6fb1ef843"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a492a1b3f6bb367fbb9e88b514722b13c">XSP_GINTR_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Device Interrupt Status/Enable Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbaf2f743fc5f6a2c54559ec53730d8bb"></a> <b> Interrupt Status Register (IPISR) </b></p>
<p>This register holds the interrupt status flags for the Spi device.</p>
<p><b> Interrupt Enable Register (IPIER) </b></p>
<p>This register is used to enable interrupt sources for the Spi device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.</p>
<p>ISR/IER registers have the same bit definitions and are only defined once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ae1c1ffa1846ef388873861bf017aec7a">XSP_INTR_MODE_FAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ad8f8c52684a188989df6463cfa44e90f">XSP_INTR_SLAVE_MODE_FAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#aa8ec3c2cf6ffb5824012e63935fe94cf">XSP_INTR_TX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a9a7a08185e86401169c2f810642f08ec">XSP_INTR_TX_UNDERRUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a154fc50d2dfa52ec08b03a202484f8b0">XSP_INTR_RX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ae4313597b27da75830905e5510d6c7ba">XSP_INTR_RX_OVERRUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a17b6c5a44bb267e1d71293adfc225cc4">XSP_INTR_TX_HALF_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#aaac9322f55b43ad653b2dd630df73ac6">XSP_INTR_SLAVE_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#af4fa2bf85266797c3806a885144f0a67">XSP_INTR_RX_NOT_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a4411b96eab10163334a172e8c7fff16e">XSP_INTR_CPOL_CPHA_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a02214d826551eaa28053bbe31961d7d8">XSP_INTR_SLAVE_MODE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#adab0807b07832514f750466433646109">XSP_INTR_MSB_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ab391120a5227047af0568687b386bee9">XSP_INTR_LOOP_BACK_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a78efad507778d0d5fe669486d4ac8558">XSP_INTR_CMD_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#af2c321040c3a93daa19aa3fcc77c86e8">XSP_INTR_ALL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a99707579afa353242a403526ddebcb6d">XSP_INTR_DFT_MASK</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Control Register (CR) masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc1eb9436b19b7e2719c26abc6e760acf"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a6a060df48208ca7e56572762233ceadb">XSP_CR_LOOPBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a1c10904273bbeb8fb8fc502c5cc9cdf6">XSP_CR_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a25aabcaa1db090de7cf4aaf3cb05ea6b">XSP_CR_MASTER_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a522187d5fb382dfa512f02be7fe0068b">XSP_CR_CLK_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a87d555bd447b511847632a2fe19b8b04">XSP_CR_CLK_PHASE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ab7796329c185988f906256394bc9372f">XSP_CR_TXFIFO_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a5b5e5793f12d648025e58f716862bb3e">XSP_CR_RXFIFO_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a68b5a025e603ab87d7987e2220507e6c">XSP_CR_MANUAL_SS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2d045067441152dbf5729d4dce64032b">XSP_CR_TRANS_INHIBIT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a9af1189aa0cf7ba871c47201d0721683">XSP_CR_LSB_MSB_FIRST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Control Register (CR) masks for XIP Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4359f6693c5337df8550c8d908cbdd5f"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a8b1a0aa05d64095856c125f38acb55bf">XSP_CR_XIP_CLK_PHASE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a9e07ebf282cf0dee542bd5a3b9f41641">XSP_CR_XIP_CLK_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register (SR) masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcc62744df61b06f3910c6882e88d43ed"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a25dfccf25bae24caa237ec3b75825438">XSP_SR_RX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#af3c8077ca32c93bbd7ee52a6a9ab33e1">XSP_SR_RX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#aaa5946629075b285ce0c4b90a87f4fec">XSP_SR_TX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2666d211089b037853ee6d1f80130ae7">XSP_SR_TX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a5ab61ff6d56a82f18573abe33958b27e">XSP_SR_MODE_FAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#af6ed84865dc8c3e3d2cb7835b4007159">XSP_SR_SLAVE_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2aeb63586150ee640f93d38bf611e583">XSP_SR_CPOL_CPHA_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a5d08afc5481f3746c444b682aa7b1de1">XSP_SR_SLAVE_MODE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a3da5f67ae5a952127614beec3b1556eb">XSP_SR_MSB_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a5affffc9ae318a0d1187235d4df45d3b">XSP_SR_LOOP_BACK_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a05d94bc7a9205d80dd3024783f0cde82">XSP_SR_CMD_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register (SR) masks for XIP Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp119811014c3babd33b3218b7577dcf66"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a03c4fc141be312d0f92ea72ba89cac12">XSP_SR_XIP_RX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a9cbb3b1a05ab5e38813e5ba66f63b751">XSP_SR_XIP_RX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a82d05e2bede7d12b74e6994d8bfaaab8">XSP_SR_XIP_MASTER_MODF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a894c3b5bd8cd47deb1aa84303733d97c">XSP_SR_XIP_CPHPL_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a7cabf5324694e10915a45cabf9872a28">XSP_SR_XIP_AXI_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Transmit FIFO Occupancy (TFO) mask</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe6ff5df09a38a41a95a75994a6150f8f"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a44ccf60002ad8192685bdbb409b1eac5">XSP_TFO_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Receive FIFO Occupancy (RFO) mask</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp925d273ccc65bb738fe8e0bb8bf4f163"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#aac20d42377c8de368527a37e39121666">XSP_RFO_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data Width Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd0c7480da90aeccb347f28fc35f0f7fb"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a7c85879d831cff400f3919c3283089dc">XSP_DATAWIDTH_BYTE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#abd886cf61eba8074e747ebec9df258dd">XSP_DATAWIDTH_HALF_WORD</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#ace732a635dfcd0b6258449945444b31c">XSP_DATAWIDTH_WORD</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Modes</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9125cd2d61f5f9c6e2b02a67707ed944"></a> The following constants define the modes in which qxi_qspi operates. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#adb9526c0fe208894f41ac9a75a4ae33b">XSP_STANDARD_MODE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a2ffc4a0643a5b408ddc5865cd932679b">XSP_DUAL_MODE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xspi__l_8h.html#a65123199589f10eb456ffc73a0473d10">XSP_QUAD_MODE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers, Register Definitions and basic driver functions (or macros) that can be used to access the device. Refer <a class="el" href="xspi_8h.html">xspi.h</a> for information about the driver.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00b rpm  04/24/02 First release
 1.11a wgr  03/22/07 Converted to new coding style.
 1.11a sv   02/22/08 Added the definition of LSB-MSB first option.
 1.12a sv   03/28/08 Removed macros in _l.h file, moved the
                     interrupt register definitions from _i.h to _l.h.
 2.00a sv   07/30/08 Removed macros in _l.h file, moved the
                     interrupt register definitions from _i.h to _l.h.
 3.00a ktn  10/28/09 Updated all the register accesses as 32 bit access.
		      Added XSpi_ReadReg and XSpi_WriteReg macros.
 3.01a sdm  04/23/10 Added definitions for the new slave mode interrupts.
 3.02a sdm  03/30/11 Added definitions for the new register bits in axi_qspi.
 3.04a bss  03/21/12 Added XIP Mode Register masks</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a87d555bd447b511847632a2fe19b8b04"></a><!-- doxytag: member="xspi_l.h::XSP_CR_CLK_PHASE_MASK" ref="a87d555bd447b511847632a2fe19b8b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_CLK_PHASE_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock phase 0 or 1 </p>

</div>
</div>
<a class="anchor" id="a522187d5fb382dfa512f02be7fe0068b"></a><!-- doxytag: member="xspi_l.h::XSP_CR_CLK_POLARITY_MASK" ref="a522187d5fb382dfa512f02be7fe0068b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_CLK_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock polarity high or low </p>

</div>
</div>
<a class="anchor" id="a1c10904273bbeb8fb8fc502c5cc9cdf6"></a><!-- doxytag: member="xspi_l.h::XSP_CR_ENABLE_MASK" ref="a1c10904273bbeb8fb8fc502c5cc9cdf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System enable </p>

</div>
</div>
<a class="anchor" id="a6a060df48208ca7e56572762233ceadb"></a><!-- doxytag: member="xspi_l.h::XSP_CR_LOOPBACK_MASK" ref="a6a060df48208ca7e56572762233ceadb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_LOOPBACK_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local loopback mode </p>

</div>
</div>
<a class="anchor" id="a9af1189aa0cf7ba871c47201d0721683"></a><!-- doxytag: member="xspi_l.h::XSP_CR_LSB_MSB_FIRST_MASK" ref="a9af1189aa0cf7ba871c47201d0721683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_LSB_MSB_FIRST_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSB/MSB first data format select. The default data format is MSB first. The LSB first data format is not available in all versions of the Xilinx Spi Device whereas the MSB first data format is supported by all the versions of the Xilinx Spi Devices. Please check the HW specification to see if this feature is supported or not. </p>

</div>
</div>
<a class="anchor" id="a68b5a025e603ab87d7987e2220507e6c"></a><!-- doxytag: member="xspi_l.h::XSP_CR_MANUAL_SS_MASK" ref="a68b5a025e603ab87d7987e2220507e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_MANUAL_SS_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Manual slave select assert </p>

</div>
</div>
<a class="anchor" id="a25aabcaa1db090de7cf4aaf3cb05ea6b"></a><!-- doxytag: member="xspi_l.h::XSP_CR_MASTER_MODE_MASK" ref="a25aabcaa1db090de7cf4aaf3cb05ea6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_MASTER_MODE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master mode </p>

</div>
</div>
<a class="anchor" id="a3a63aa98328d40e3221901143e128da1"></a><!-- doxytag: member="xspi_l.h::XSP_CR_OFFSET" ref="a3a63aa98328d40e3221901143e128da1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_OFFSET&nbsp;&nbsp;&nbsp;0x60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control register </p>

</div>
</div>
<a class="anchor" id="a5b5e5793f12d648025e58f716862bb3e"></a><!-- doxytag: member="xspi_l.h::XSP_CR_RXFIFO_RESET_MASK" ref="a5b5e5793f12d648025e58f716862bb3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_RXFIFO_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset receive FIFO </p>

</div>
</div>
<a class="anchor" id="a2d045067441152dbf5729d4dce64032b"></a><!-- doxytag: member="xspi_l.h::XSP_CR_TRANS_INHIBIT_MASK" ref="a2d045067441152dbf5729d4dce64032b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_TRANS_INHIBIT_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master transaction inhibit </p>

</div>
</div>
<a class="anchor" id="ab7796329c185988f906256394bc9372f"></a><!-- doxytag: member="xspi_l.h::XSP_CR_TXFIFO_RESET_MASK" ref="ab7796329c185988f906256394bc9372f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_TXFIFO_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset transmit FIFO </p>

</div>
</div>
<a class="anchor" id="a8b1a0aa05d64095856c125f38acb55bf"></a><!-- doxytag: member="xspi_l.h::XSP_CR_XIP_CLK_PHASE_MASK" ref="a8b1a0aa05d64095856c125f38acb55bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_XIP_CLK_PHASE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock phase 0 or 1 </p>

</div>
</div>
<a class="anchor" id="a9e07ebf282cf0dee542bd5a3b9f41641"></a><!-- doxytag: member="xspi_l.h::XSP_CR_XIP_CLK_POLARITY_MASK" ref="a9e07ebf282cf0dee542bd5a3b9f41641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_CR_XIP_CLK_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock polarity high or low </p>

</div>
</div>
<a class="anchor" id="a7c85879d831cff400f3919c3283089dc"></a><!-- doxytag: member="xspi_l.h::XSP_DATAWIDTH_BYTE" ref="a7c85879d831cff400f3919c3283089dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_BYTE&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx/Rx Reg is Byte Wide </p>

</div>
</div>
<a class="anchor" id="abd886cf61eba8074e747ebec9df258dd"></a><!-- doxytag: member="xspi_l.h::XSP_DATAWIDTH_HALF_WORD" ref="abd886cf61eba8074e747ebec9df258dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_HALF_WORD&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx/Rx Reg is Half Word (16 bit) Wide </p>

</div>
</div>
<a class="anchor" id="ace732a635dfcd0b6258449945444b31c"></a><!-- doxytag: member="xspi_l.h::XSP_DATAWIDTH_WORD" ref="ace732a635dfcd0b6258449945444b31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DATAWIDTH_WORD&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx/Rx Reg is Word (32 bit) Wide </p>

</div>
</div>
<a class="anchor" id="a3a66b8345fe53a19c2da1a8162dc366d"></a><!-- doxytag: member="xspi_l.h::XSP_DGIER_OFFSET" ref="a3a66b8345fe53a19c2da1a8162dc366d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DGIER_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Intr Enable Reg </p>

</div>
</div>
<a class="anchor" id="a078846fea7538049312959d15b44a9dd"></a><!-- doxytag: member="xspi_l.h::XSP_DRR_OFFSET" ref="a078846fea7538049312959d15b44a9dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DRR_OFFSET&nbsp;&nbsp;&nbsp;0x6C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data receive </p>

</div>
</div>
<a class="anchor" id="a02929309d91a658ac28746aee48d0c04"></a><!-- doxytag: member="xspi_l.h::XSP_DTR_OFFSET" ref="a02929309d91a658ac28746aee48d0c04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DTR_OFFSET&nbsp;&nbsp;&nbsp;0x68</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transmit </p>

</div>
</div>
<a class="anchor" id="a2ffc4a0643a5b408ddc5865cd932679b"></a><!-- doxytag: member="xspi_l.h::XSP_DUAL_MODE" ref="a2ffc4a0643a5b408ddc5865cd932679b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_DUAL_MODE&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a492a1b3f6bb367fbb9e88b514722b13c"></a><!-- doxytag: member="xspi_l.h::XSP_GINTR_ENABLE_MASK" ref="a492a1b3f6bb367fbb9e88b514722b13c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_GINTR_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global interrupt enable </p>

</div>
</div>
<a class="anchor" id="ace876b867131a62e5407d440c73d6693"></a><!-- doxytag: member="xspi_l.h::XSP_IIER_OFFSET" ref="ace876b867131a62e5407d440c73d6693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_IIER_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Reg </p>

</div>
</div>
<a class="anchor" id="a2bc4dc18547b8bdd05c5eb2b73c9ff7d"></a><!-- doxytag: member="xspi_l.h::XSP_IISR_OFFSET" ref="a2bc4dc18547b8bdd05c5eb2b73c9ff7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_IISR_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt status Reg </p>

</div>
</div>
<a class="anchor" id="af2c321040c3a93daa19aa3fcc77c86e8"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_ALL" ref="af2c321040c3a93daa19aa3fcc77c86e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_ALL</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xspi__l_8h.html#ae1c1ffa1846ef388873861bf017aec7a">XSP_INTR_MODE_FAULT_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#ad8f8c52684a188989df6463cfa44e90f">XSP_INTR_SLAVE_MODE_FAULT_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#aa8ec3c2cf6ffb5824012e63935fe94cf">XSP_INTR_TX_EMPTY_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a9a7a08185e86401169c2f810642f08ec">XSP_INTR_TX_UNDERRUN_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a154fc50d2dfa52ec08b03a202484f8b0">XSP_INTR_RX_FULL_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a17b6c5a44bb267e1d71293adfc225cc4">XSP_INTR_TX_HALF_EMPTY_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#ae4313597b27da75830905e5510d6c7ba">XSP_INTR_RX_OVERRUN_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#aaac9322f55b43ad653b2dd630df73ac6">XSP_INTR_SLAVE_MODE_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#af4fa2bf85266797c3806a885144f0a67">XSP_INTR_RX_NOT_EMPTY_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a78efad507778d0d5fe669486d4ac8558">XSP_INTR_CMD_ERR_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#ab391120a5227047af0568687b386bee9">XSP_INTR_LOOP_BACK_ERR_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#adab0807b07832514f750466433646109">XSP_INTR_MSB_ERR_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a02214d826551eaa28053bbe31961d7d8">XSP_INTR_SLAVE_MODE_ERR_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a4411b96eab10163334a172e8c7fff16e">XSP_INTR_CPOL_CPHA_ERR_MASK</a>)
</pre></div><p>Mask for all the interrupts in the IP Interrupt Registers. </p>

</div>
</div>
<a class="anchor" id="a78efad507778d0d5fe669486d4ac8558"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_CMD_ERR_MASK" ref="a78efad507778d0d5fe669486d4ac8558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_CMD_ERR_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>'Invalid cmd' error </p>

</div>
</div>
<a class="anchor" id="a4411b96eab10163334a172e8c7fff16e"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_CPOL_CPHA_ERR_MASK" ref="a4411b96eab10163334a172e8c7fff16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_CPOL_CPHA_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The following bits are available only in axi_qspi Interrupt Status and Interrupt Enable registers. CPOL/CPHA error </p>

</div>
</div>
<a class="anchor" id="a99707579afa353242a403526ddebcb6d"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_DFT_MASK" ref="a99707579afa353242a403526ddebcb6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_DFT_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xspi__l_8h.html#ae1c1ffa1846ef388873861bf017aec7a">XSP_INTR_MODE_FAULT_MASK</a> |     \
                                 <a class="code" href="xspi__l_8h.html#a9a7a08185e86401169c2f810642f08ec">XSP_INTR_TX_UNDERRUN_MASK</a> |    \
                                 <a class="code" href="xspi__l_8h.html#ae4313597b27da75830905e5510d6c7ba">XSP_INTR_RX_OVERRUN_MASK</a> |     \
                                 <a class="code" href="xspi__l_8h.html#ad8f8c52684a188989df6463cfa44e90f">XSP_INTR_SLAVE_MODE_FAULT_MASK</a> | \
                                 <a class="code" href="xspi__l_8h.html#a78efad507778d0d5fe669486d4ac8558">XSP_INTR_CMD_ERR_MASK</a>)
</pre></div><p>The interrupts we want at startup. We add the TX_EMPTY interrupt in later when we're getting ready to transfer data. The others we don't care about for now. </p>

</div>
</div>
<a class="anchor" id="ab391120a5227047af0568687b386bee9"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_LOOP_BACK_ERR_MASK" ref="ab391120a5227047af0568687b386bee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_LOOP_BACK_ERR_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop back error </p>

</div>
</div>
<a class="anchor" id="ae1c1ffa1846ef388873861bf017aec7a"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_MODE_FAULT_MASK" ref="ae1c1ffa1846ef388873861bf017aec7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_MODE_FAULT_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode fault error </p>

</div>
</div>
<a class="anchor" id="adab0807b07832514f750466433646109"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_MSB_ERR_MASK" ref="adab0807b07832514f750466433646109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_MSB_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSB Error </p>

</div>
</div>
<a class="anchor" id="a154fc50d2dfa52ec08b03a202484f8b0"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_RX_FULL_MASK" ref="a154fc50d2dfa52ec08b03a202484f8b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DRR/RxFIFO is full </p>

</div>
</div>
<a class="anchor" id="af4fa2bf85266797c3806a885144f0a67"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_RX_NOT_EMPTY_MASK" ref="af4fa2bf85266797c3806a885144f0a67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_NOT_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RxFIFO not empty </p>

</div>
</div>
<a class="anchor" id="ae4313597b27da75830905e5510d6c7ba"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_RX_OVERRUN_MASK" ref="ae4313597b27da75830905e5510d6c7ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_RX_OVERRUN_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DRR/RxFIFO overrun </p>

</div>
</div>
<a class="anchor" id="a02214d826551eaa28053bbe31961d7d8"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_SLAVE_MODE_ERR_MASK" ref="a02214d826551eaa28053bbe31961d7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave mode error </p>

</div>
</div>
<a class="anchor" id="ad8f8c52684a188989df6463cfa44e90f"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_SLAVE_MODE_FAULT_MASK" ref="ad8f8c52684a188989df6463cfa44e90f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_FAULT_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Selected as slave while disabled </p>

</div>
</div>
<a class="anchor" id="aaac9322f55b43ad653b2dd630df73ac6"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_SLAVE_MODE_MASK" ref="aaac9322f55b43ad653b2dd630df73ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_SLAVE_MODE_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave select mode </p>

</div>
</div>
<a class="anchor" id="aa8ec3c2cf6ffb5824012e63935fe94cf"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_TX_EMPTY_MASK" ref="aa8ec3c2cf6ffb5824012e63935fe94cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTR/TxFIFO is empty </p>

</div>
</div>
<a class="anchor" id="a17b6c5a44bb267e1d71293adfc225cc4"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_TX_HALF_EMPTY_MASK" ref="a17b6c5a44bb267e1d71293adfc225cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_HALF_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TxFIFO is half empty </p>

</div>
</div>
<a class="anchor" id="a9a7a08185e86401169c2f810642f08ec"></a><!-- doxytag: member="xspi_l.h::XSP_INTR_TX_UNDERRUN_MASK" ref="a9a7a08185e86401169c2f810642f08ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_INTR_TX_UNDERRUN_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTR/TxFIFO underrun </p>

</div>
</div>
<a class="anchor" id="a65123199589f10eb456ffc73a0473d10"></a><!-- doxytag: member="xspi_l.h::XSP_QUAD_MODE" ref="a65123199589f10eb456ffc73a0473d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_QUAD_MODE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac20d42377c8de368527a37e39121666"></a><!-- doxytag: member="xspi_l.h::XSP_RFO_MASK" ref="aac20d42377c8de368527a37e39121666" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_RFO_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e120064bd2a34a145d54608ccef4107"></a><!-- doxytag: member="xspi_l.h::XSP_RFO_OFFSET" ref="a4e120064bd2a34a145d54608ccef4107" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_RFO_OFFSET&nbsp;&nbsp;&nbsp;0x78</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO occupancy </p>

</div>
</div>
<a class="anchor" id="a05d94bc7a9205d80dd3024783f0cde82"></a><!-- doxytag: member="xspi_l.h::XSP_SR_CMD_ERR_MASK" ref="a05d94bc7a9205d80dd3024783f0cde82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_CMD_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>'Invalid cmd' error </p>

</div>
</div>
<a class="anchor" id="a2aeb63586150ee640f93d38bf611e583"></a><!-- doxytag: member="xspi_l.h::XSP_SR_CPOL_CPHA_ERR_MASK" ref="a2aeb63586150ee640f93d38bf611e583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_CPOL_CPHA_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPOL/CPHA error </p>

</div>
</div>
<a class="anchor" id="a5affffc9ae318a0d1187235d4df45d3b"></a><!-- doxytag: member="xspi_l.h::XSP_SR_LOOP_BACK_ERR_MASK" ref="a5affffc9ae318a0d1187235d4df45d3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_LOOP_BACK_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop back error </p>

</div>
</div>
<a class="anchor" id="a5ab61ff6d56a82f18573abe33958b27e"></a><!-- doxytag: member="xspi_l.h::XSP_SR_MODE_FAULT_MASK" ref="a5ab61ff6d56a82f18573abe33958b27e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_MODE_FAULT_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode fault error </p>

</div>
</div>
<a class="anchor" id="a3da5f67ae5a952127614beec3b1556eb"></a><!-- doxytag: member="xspi_l.h::XSP_SR_MSB_ERR_MASK" ref="a3da5f67ae5a952127614beec3b1556eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_MSB_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSB Error </p>

</div>
</div>
<a class="anchor" id="ae4915bf726554a2abf5922129f88542b"></a><!-- doxytag: member="xspi_l.h::XSP_SR_OFFSET" ref="ae4915bf726554a2abf5922129f88542b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_OFFSET&nbsp;&nbsp;&nbsp;0x64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="a25dfccf25bae24caa237ec3b75825438"></a><!-- doxytag: member="xspi_l.h::XSP_SR_RX_EMPTY_MASK" ref="a25dfccf25bae24caa237ec3b75825438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_RX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reg/FIFO is empty </p>

</div>
</div>
<a class="anchor" id="af3c8077ca32c93bbd7ee52a6a9ab33e1"></a><!-- doxytag: member="xspi_l.h::XSP_SR_RX_FULL_MASK" ref="af3c8077ca32c93bbd7ee52a6a9ab33e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_RX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reg/FIFO is full </p>

</div>
</div>
<a class="anchor" id="a5d08afc5481f3746c444b682aa7b1de1"></a><!-- doxytag: member="xspi_l.h::XSP_SR_SLAVE_MODE_ERR_MASK" ref="a5d08afc5481f3746c444b682aa7b1de1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_SLAVE_MODE_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave mode error </p>

</div>
</div>
<a class="anchor" id="af6ed84865dc8c3e3d2cb7835b4007159"></a><!-- doxytag: member="xspi_l.h::XSP_SR_SLAVE_MODE_MASK" ref="af6ed84865dc8c3e3d2cb7835b4007159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_SLAVE_MODE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave mode select </p>

</div>
</div>
<a class="anchor" id="aaa5946629075b285ce0c4b90a87f4fec"></a><!-- doxytag: member="xspi_l.h::XSP_SR_TX_EMPTY_MASK" ref="aaa5946629075b285ce0c4b90a87f4fec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_TX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Reg/FIFO is empty </p>

</div>
</div>
<a class="anchor" id="a2666d211089b037853ee6d1f80130ae7"></a><!-- doxytag: member="xspi_l.h::XSP_SR_TX_FULL_MASK" ref="a2666d211089b037853ee6d1f80130ae7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_TX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Reg/FIFO is full </p>

</div>
</div>
<a class="anchor" id="a7cabf5324694e10915a45cabf9872a28"></a><!-- doxytag: member="xspi_l.h::XSP_SR_XIP_AXI_ERROR_MASK" ref="a7cabf5324694e10915a45cabf9872a28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_AXI_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXI Transaction Error </p>

</div>
</div>
<a class="anchor" id="a894c3b5bd8cd47deb1aa84303733d97c"></a><!-- doxytag: member="xspi_l.h::XSP_SR_XIP_CPHPL_ERROR_MASK" ref="a894c3b5bd8cd47deb1aa84303733d97c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_CPHPL_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Phase,Clock Polarity Error </p>

</div>
</div>
<a class="anchor" id="a82d05e2bede7d12b74e6994d8bfaaab8"></a><!-- doxytag: member="xspi_l.h::XSP_SR_XIP_MASTER_MODF_MASK" ref="a82d05e2bede7d12b74e6994d8bfaaab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_MASTER_MODF_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reg/FIFO is full </p>

</div>
</div>
<a class="anchor" id="a03c4fc141be312d0f92ea72ba89cac12"></a><!-- doxytag: member="xspi_l.h::XSP_SR_XIP_RX_EMPTY_MASK" ref="a03c4fc141be312d0f92ea72ba89cac12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_RX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reg/FIFO is empty </p>

</div>
</div>
<a class="anchor" id="a9cbb3b1a05ab5e38813e5ba66f63b751"></a><!-- doxytag: member="xspi_l.h::XSP_SR_XIP_RX_FULL_MASK" ref="a9cbb3b1a05ab5e38813e5ba66f63b751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SR_XIP_RX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Reg/FIFO is full </p>

</div>
</div>
<a class="anchor" id="aa82028ecd15bcffd8ab361c0c523a7a9"></a><!-- doxytag: member="xspi_l.h::XSP_SRR_OFFSET" ref="aa82028ecd15bcffd8ab361c0c523a7a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SRR_OFFSET&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset register </p>

</div>
</div>
<a class="anchor" id="a48fdfb116f37c7f14403bed57b556c4c"></a><!-- doxytag: member="xspi_l.h::XSP_SRR_RESET_MASK" ref="a48fdfb116f37c7f14403bed57b556c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SRR_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000000A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI Software Reset Register (SRR) mask. </p>

</div>
</div>
<a class="anchor" id="a34c2ab4de85d2a3a5659e5446235942c"></a><!-- doxytag: member="xspi_l.h::XSP_SSR_OFFSET" ref="a34c2ab4de85d2a3a5659e5446235942c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_SSR_OFFSET&nbsp;&nbsp;&nbsp;0x70</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32-bit slave select </p>

</div>
</div>
<a class="anchor" id="adb9526c0fe208894f41ac9a75a4ae33b"></a><!-- doxytag: member="xspi_l.h::XSP_STANDARD_MODE" ref="adb9526c0fe208894f41ac9a75a4ae33b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_STANDARD_MODE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a44ccf60002ad8192685bdbb409b1eac5"></a><!-- doxytag: member="xspi_l.h::XSP_TFO_MASK" ref="a44ccf60002ad8192685bdbb409b1eac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_TFO_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af06c80c0767e40c86b2e3fc18457d680"></a><!-- doxytag: member="xspi_l.h::XSP_TFO_OFFSET" ref="af06c80c0767e40c86b2e3fc18457d680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSP_TFO_OFFSET&nbsp;&nbsp;&nbsp;0x74</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO occupancy </p>

</div>
</div>
<a class="anchor" id="a17b475ddce41f86d28f8e82fbfeea7d8"></a><!-- doxytag: member="xspi_l.h::XSpi_In32" ref="a17b475ddce41f86d28f8e82fbfeea7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9536362eea6676fffeff0553704c3e2c"></a><!-- doxytag: member="xspi_l.h::XSPI_L_H" ref="a9536362eea6676fffeff0553704c3e2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSPI_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2193543c644c3205b8314c06d1861e1c"></a><!-- doxytag: member="xspi_l.h::XSpi_Out32" ref="a2193543c644c3205b8314c06d1861e1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e55891344ab473841b6eefc2bda35a2"></a><!-- doxytag: member="xspi_l.h::XSpi_ReadReg" ref="a5e55891344ab473841b6eefc2bda35a2" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XSpi_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read from the specified Spi device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xspi__l_8h.html#a5e55891344ab473841b6eefc2bda35a2">XSpi_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a32e741800118678aa060ef2a13661e31"></a><!-- doxytag: member="xspi_l.h::XSpi_WriteReg" ref="a32e741800118678aa060ef2a13661e31" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSpi_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XSpi_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the specified Spi device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XSpi_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
