-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dataflow_in_loop_con is
port (
    filter_0_i_i : IN STD_LOGIC_VECTOR (3 downto 0);
    output_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    output_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    output_V_we0 : OUT STD_LOGIC;
    output_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    output_V_ce1 : OUT STD_LOGIC;
    output_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    output_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    output_V_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    filter_0_i_i_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of dataflow_in_loop_con is 
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal conv_layer1_label8_p_U0_ap_start : STD_LOGIC;
    signal conv_layer1_label8_p_U0_ap_done : STD_LOGIC;
    signal conv_layer1_label8_p_U0_ap_continue : STD_LOGIC;
    signal conv_layer1_label8_p_U0_ap_idle : STD_LOGIC;
    signal conv_layer1_label8_p_U0_ap_ready : STD_LOGIC;
    signal conv_layer1_label8_p_U0_output_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_layer1_label8_p_U0_output_V_ce0 : STD_LOGIC;
    signal conv_layer1_label8_p_U0_output_V_we0 : STD_LOGIC;
    signal conv_layer1_label8_p_U0_output_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal conv_layer1_label8_p_U0_start_full_n : STD_LOGIC;
    signal conv_layer1_label8_p_U0_start_write : STD_LOGIC;

    component conv_layer1_label8_p IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        filter_0_i_i : IN STD_LOGIC_VECTOR (3 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    conv_layer1_label8_p_U0 : component conv_layer1_label8_p
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_layer1_label8_p_U0_ap_start,
        ap_done => conv_layer1_label8_p_U0_ap_done,
        ap_continue => conv_layer1_label8_p_U0_ap_continue,
        ap_idle => conv_layer1_label8_p_U0_ap_idle,
        ap_ready => conv_layer1_label8_p_U0_ap_ready,
        filter_0_i_i => filter_0_i_i,
        output_V_address0 => conv_layer1_label8_p_U0_output_V_address0,
        output_V_ce0 => conv_layer1_label8_p_U0_output_V_ce0,
        output_V_we0 => conv_layer1_label8_p_U0_output_V_we0,
        output_V_d0 => conv_layer1_label8_p_U0_output_V_d0);




    ap_done <= conv_layer1_label8_p_U0_ap_done;
    ap_idle <= conv_layer1_label8_p_U0_ap_idle;
    ap_ready <= conv_layer1_label8_p_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= conv_layer1_label8_p_U0_ap_done;
    ap_sync_ready <= conv_layer1_label8_p_U0_ap_ready;
    conv_layer1_label8_p_U0_ap_continue <= ap_continue;
    conv_layer1_label8_p_U0_ap_start <= ap_start;
    conv_layer1_label8_p_U0_start_full_n <= ap_const_logic_1;
    conv_layer1_label8_p_U0_start_write <= ap_const_logic_0;
    output_V_address0 <= conv_layer1_label8_p_U0_output_V_address0;
    output_V_address1 <= ap_const_lv13_0;
    output_V_ce0 <= conv_layer1_label8_p_U0_output_V_ce0;
    output_V_ce1 <= ap_const_logic_0;
    output_V_d0 <= conv_layer1_label8_p_U0_output_V_d0;
    output_V_d1 <= ap_const_lv24_0;
    output_V_we0 <= conv_layer1_label8_p_U0_output_V_we0;
    output_V_we1 <= ap_const_logic_0;
end behav;
