{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:28:18 2018 " "Info: Processing started: Mon Dec 17 16:28:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda.v" { { "Info" "ISGN_ENTITY_NAME" "1 dda " "Info: Found entity 1: dda" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_encoder " "Info: Found entity 1: read_encoder" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_module " "Info: Found entity 1: enc_module" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_filter " "Info: Found entity 1: encoder_filter" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Info: Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "read_encoder " "Info: Elaborating entity \"read_encoder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst1 " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst1\"" {  } { { "read_encoder.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 192 1200 1368 472 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda dda_module:inst1\|dda:inst2 " "Info: Elaborating entity \"dda\" for hierarchy \"dda_module:inst1\|dda:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 208 800 928 488 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(37) " "Warning (10230): Verilog HDL assignment warning at DDA.V(37): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(38) " "Warning (10230): Verilog HDL assignment warning at DDA.V(38): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(39) " "Warning (10230): Verilog HDL assignment warning at DDA.V(39): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(40) " "Warning (10230): Verilog HDL assignment warning at DDA.V(40): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(71) " "Warning (10230): Verilog HDL assignment warning at DDA.V(71): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(72) " "Warning (10230): Verilog HDL assignment warning at DDA.V(72): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(73) " "Warning (10230): Verilog HDL assignment warning at DDA.V(73): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(74) " "Warning (10230): Verilog HDL assignment warning at DDA.V(74): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DDA.V(84) " "Warning (10230): Verilog HDL assignment warning at DDA.V(84): truncated value with size 32 to match size of target (8)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(93) " "Warning (10230): Verilog HDL assignment warning at DDA.V(93): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(103) " "Warning (10230): Verilog HDL assignment warning at DDA.V(103): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(111) " "Warning (10230): Verilog HDL assignment warning at DDA.V(111): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(119) " "Warning (10230): Verilog HDL assignment warning at DDA.V(119): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(127) " "Warning (10230): Verilog HDL assignment warning at DDA.V(127): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp1 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp1\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp1 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp1\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp2 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp2\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp2 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp2\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp3 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp3\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp3 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp3\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp4 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp4\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp4 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp4\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp4 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp4\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp3 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp3\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp2 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp2\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp1 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp1\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 dda_module:inst1\|lpm_dff3:inst11 " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"dda_module:inst1\|lpm_dff3:inst11\"" {  } { { "dda_module.bdf" "inst11" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 56 456 600 136 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "lpm_ff_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst1\|74138:inst1 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst1\|74138:inst1\"" {  } { { "dda_module.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 288 168 288 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst1\|74138:inst1 " "Info: Elaborated megafunction instantiation \"dda_module:inst1\|74138:inst1\"" {  } { { "dda_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 288 168 288 448 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "read_encoder.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 136 864 1000 216 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Info: Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 136 864 1000 216 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_module enc_module:inst " "Info: Elaborating entity \"enc_module\" for hierarchy \"enc_module:inst\"" {  } { { "read_encoder.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 1200 1368 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A0 A0 " "Warning: Bus \"A0\" found using same base name as \"A0\", which might lead to a name conflict." {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 416 -176 -8 432 "A0" "" } { 464 200 360 480 "A0" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Warning: Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1..0\] A1..0 " "Warning: Converted element name(s) from \"A\[1..0\]\" to \"A1..0\"" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 408 -8 56 424 "A\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 408 -8 56 424 "A\[1..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 enc_module:inst\|lpm_bustri0:inst16 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"enc_module:inst\|lpm_bustri0:inst16\"" {  } { { "enc_module.bdf" "inst16" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 376 488 568 416 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 enc_module:inst\|lpm_mux0:inst3 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\"" {  } { { "enc_module.bdf" "inst3" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 352 280 432 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fnd " "Info: Found entity 1: mux_fnd" {  } { { "db/mux_fnd.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/mux_fnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fnd enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\|mux_fnd:auto_generated " "Info: Elaborating entity \"mux_fnd\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\|mux_fnd:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder enc_module:inst\|encoder:inst1 " "Info: Elaborating entity \"encoder\" for hierarchy \"enc_module:inst\|encoder:inst1\"" {  } { { "enc_module.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 8 392 536 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.tdf 1 1 " "Warning: Using design file lpm_counter1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 enc_module:inst\|encoder:inst1\|lpm_counter1:inst " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\"" {  } { { "encoder.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 168 712 856 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "lpm_counter_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t2h " "Info: Found entity 1: cntr_t2h" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t2h enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated " "Info: Elaborating entity \"cntr_t2h\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor0.tdf 1 1 " "Warning: Using design file lpm_xor0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 enc_module:inst\|encoder:inst1\|lpm_xor0:inst2 " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\"" {  } { { "encoder.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 184 584 648 272 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.tdf" "lpm_xor_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_filter enc_module:inst\|encoder_filter:inst7 " "Info: Elaborating entity \"encoder_filter\" for hierarchy \"enc_module:inst\|encoder_filter:inst7\"" {  } { { "enc_module.bdf" "inst7" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { -40 32 128 88 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 enc_module:inst\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\"" {  } { { "enc_module.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 264 16 160 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info: Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7h enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated " "Info: Elaborating entity \"cntr_g7h\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|74 " "Warning: Converted tri-state buffer \"74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|73 " "Warning: Converted tri-state buffer \"74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|72 " "Warning: Converted tri-state buffer \"74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|71 " "Warning: Converted tri-state buffer \"74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|70 " "Warning: Converted tri-state buffer \"74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|69 " "Warning: Converted tri-state buffer \"74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|68 " "Warning: Converted tri-state buffer \"74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|67 " "Warning: Converted tri-state buffer \"74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Info: Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Info: Implemented 317 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:28:20 2018 " "Info: Processing ended: Mon Dec 17 16:28:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
