$date
	Mon Jun 09 19:57:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_tb $end
$var wire 8 ! o [7:0] $end
$var reg 4 " in [3:0] $end
$scope module dut $end
$var wire 4 # in [3:0] $end
$var reg 8 $ o [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
b1 %
#20
b10 !
b10 $
b10 "
b10 #
b10 %
#30
b11 !
b11 $
b11 "
b11 #
b11 %
#40
b100 !
b100 $
b100 "
b100 #
b100 %
#50
b101 !
b101 $
b101 "
b101 #
b101 %
#60
b110 !
b110 $
b110 "
b110 #
b110 %
#70
b111 !
b111 $
b111 "
b111 #
b111 %
#80
b1000 !
b1000 $
b1000 "
b1000 #
b1000 %
#90
b1001 !
b1001 $
b1001 "
b1001 #
b1001 %
#100
b10000 !
b10000 $
b1010 "
b1010 #
b1010 %
#110
b10001 !
b10001 $
b1011 "
b1011 #
b1011 %
#120
b10010 !
b10010 $
b1100 "
b1100 #
b1100 %
#130
b10011 !
b10011 $
b1101 "
b1101 #
b1101 %
#140
b10100 !
b10100 $
b1110 "
b1110 #
b1110 %
#150
b10101 !
b10101 $
b1111 "
b1111 #
b1111 %
#160
b10000 %
#170
