<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_118_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26" VARIABLE="icmp_ln26" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_124_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26" VARIABLE="add_ln26" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_1_fu_171_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_1" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_fu_177_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_2_fu_183_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_2" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_7_no_dsp_1_U1" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27" VARIABLE="conv" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_3_fu_223_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_3" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_4_fu_229_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_4" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_5_fu_235_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_5" MODULE="main_Pipeline_VITIS_LOOP_26_1" LOOP="VITIS_LOOP_26_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_107_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31" VARIABLE="icmp_ln31" MODULE="main_Pipeline_VITIS_LOOP_31_2" LOOP="VITIS_LOOP_31_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_113_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31" VARIABLE="add_ln31" MODULE="main_Pipeline_VITIS_LOOP_31_2" LOOP="VITIS_LOOP_31_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_fu_160_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11" MODULE="main_Pipeline_VITIS_LOOP_31_2" LOOP="VITIS_LOOP_31_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_1_fu_166_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_1" MODULE="main_Pipeline_VITIS_LOOP_31_2" LOOP="VITIS_LOOP_31_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_2_fu_172_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11" VARIABLE="xor_ln11_2" MODULE="main_Pipeline_VITIS_LOOP_31_2" LOOP="VITIS_LOOP_31_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_56_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:36" VARIABLE="icmp_ln36" MODULE="main_Pipeline_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_62_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:36" VARIABLE="add_ln36" MODULE="main_Pipeline_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_124_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19" VARIABLE="icmp_ln19" MODULE="levmarq_Pipeline_VITIS_LOOP_19_3" LOOP="VITIS_LOOP_19_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_130_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19" VARIABLE="add_ln19" MODULE="levmarq_Pipeline_VITIS_LOOP_19_3" LOOP="VITIS_LOOP_19_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_145_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20" VARIABLE="add_ln20" MODULE="levmarq_Pipeline_VITIS_LOOP_19_3" LOOP="VITIS_LOOP_19_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln4_fu_317_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4" VARIABLE="icmp_ln4" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_323_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4" VARIABLE="add_ln4" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitofp" ID="" IMPL="auto" LATENCY="6" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_7_no_dsp_1_U27" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="x_assign" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:4" VARIABLE="d_1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="add_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="mul1_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="add2_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="mul3_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="add4_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="mul5_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="add6_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="mul7_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="add8_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="mul9_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" VARIABLE="exp_d" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:6" VARIABLE="out0" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:7" VARIABLE="d_2" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="add12_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="mul13_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="add14_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="mul15_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="add16_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="mul17_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="add18_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="mul19_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="add20_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="mul21_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" VARIABLE="exp_d_3" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:10" VARIABLE="d_3" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="add24_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="mul25_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="add26_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="mul27_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="add28_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="mul29_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="add30_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="mul31_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="add32_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="mul33_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" VARIABLE="exp_d_2" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:12" VARIABLE="mul36_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:12" VARIABLE="out2" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="d_4" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="add_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul1_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="add2_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul3_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="add4_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul5_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="add6_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul7_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="add8_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul9_i1" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="dout" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4" VARIABLE="sub_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" VARIABLE="mul11_i" MODULE="levmarq" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_343_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14" VARIABLE="icmp_ln14" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_349_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14" VARIABLE="add_ln14" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" VARIABLE="mul12_i" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" VARIABLE="mul13_i1" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" VARIABLE="k" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18" VARIABLE="add" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_365_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14" VARIABLE="add_ln14_1" MODULE="levmarq" LOOP="VITIS_LOOP_14_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dysq_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:16" VARIABLE="dysq" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1024 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="g_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:18" VARIABLE="g" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 128 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:20" VARIABLE="d" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 128 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:21" VARIABLE="y" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1024 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="h_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:22" VARIABLE="h" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="32" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 16384 1"/>
</BindInfo>
