
AVRASM ver. 2.2.8  C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm Sat Mar 15 20:12:14 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm(44): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Proyecto 1.asm
                                 ;
                                 ; Created: 3/9/2025 3:30:11 PM
                                 ; Author : super
                                 ;
                                 .include "m328Pdef.inc"  
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg                   ; Comienza la seccin de cdigo
                                 .org 0x0000             
000000 940c 0022                     JMP     START       
                                 
                                 .org PCI1addr           ; Vector de interrupcin de PCINT
000008 940c 04b2                     JMP     PCINT_ISR   ; Saltar a la rutina de interrupcin de PCINT
                                 
                                 .org OVF2addr           ; Vector de interrupcin por overflow del Timer2
000012 940c 04ab                     JMP     TMR2_ISR    ; Saltar a la rutina de interrupcin del Timer2
                                 
                                 .org OVF0addr           ; Vector de interrupcin por overflow del Timer0
000020 940c 04a5                     JMP     TMR0_ISR    ; Saltar a la rutina de interrupcin del Timer0
                                 
                                 START:
                                     ; Configuracin de la pila
000022 ef0f                          LDI     R16, LOW(RAMEND)    ; Cargar el byte bajo de RAMEND en R16
000023 bf0d                          OUT     SPL, R16            ; Cargar R16 en SPL (Stack Pointer Low)
000024 e008                          LDI     R16, HIGH(RAMEND)   ; Cargar el byte alto de RAMEND en R16
000025 bf0e                          OUT     SPH, R16            ; Cargar R16 en SPH (Stack Pointer High)
                                 
                                 ; Tabla de valores para el display de 7 segmentos (0-9)
                                 DISPLAY: 
000026 063f
000027 4f5b
000028 6d66
000029 077d
00002a 6f7f                          .db 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F
                                 .def	STOPALAR = R12
                                 .def	ALAREN = R13
                                 .def	COMPARAR = R14
                                 .def	CLEDS = R15
                                 .def	MODO = R17
                                 .def	TIEMPO = R18
                                 .def	COUNTER = R19
                                 .def	SLIDER = R20
                                 .def	CAMBIADOR = R21
                                 .def	CALEDS = R22
                                 .def	CTIMERS = R23
                                 .def	CTMES = R24
                                 .def	CVALARM = R25
                                 .def	HDALARM = R26
                                 .dseg    
                                              
                                 .org SRAM_START         
                                 
                                 ; Definir variables en RAM
000100                           U_SEG:  .byte 1         ; Guardado en RAM (0x100)
000101                           D_SEG:  .byte 1         ; Guardado en RAM (0x101)
000102                           U_MIN:  .byte 1         ; Guardado en RAM (0x102)
000103                           D_MIN:  .byte 1         ; Guardado en RAM (0x103)
000104                           U_HORA: .byte 1         ; Guardado en RAM (0x104)
000105                           D_HORA: .byte 1         ; Guardado en RAM (0x105)
000106                           U_DIA: .byte 1         ; Guardado en RAM (0x106)
000107                           D_DIA: .byte 1         ; Guardado en RAM (0x107)
000108                           U_MES: .byte 1         ; Guardado en RAM (0x108)
000109                           D_MES: .byte 1         ; Guardado en RAM (0x109)
00010a                           TIEMPOR: .byte 1         ; Guardado en RAM (0x110)
00010b                           MDISP: .byte 1         ; Guardado en RAM (0x111)
00010c                           ACTISUM: .byte 1         ; Guardado en RAM (0x112)
00010d                           ACTIRES: .byte 1         ; Guardado en RAM (0x113)
00010e                           MODOQ: .byte 1			; Guardado en RAM (0x114)
00010f                           U_AMIN:  .byte 1         ; Guardado en RAM (0x115)
000110                           D_AMIN:  .byte 1         ; Guardado en RAM (0x116)
000111                           U_AHORA: .byte 1         ; Guardado en RAM (0x117)
000112                           D_AHORA: .byte 1         ; Guardado en RAM (0x118)
                                 
                                 .cseg                   ; Volver a la seccin de cdigo
                                 
00002b 94f8                      CLI             // Quitar interrupciones para evitar problemas
                                 
                                 SETUP:
                                 	// Inicializando todas las variables de RAM
00002c e000                      	LDI     R16, 0 
00002d 9300 0100                 	STS     U_SEG, R16  ; Inicializar U_SEG en 0
00002f 9300 0101                     STS     D_SEG, R16  ; Inicializar D_SEG en 0
000031 9300 0102                     STS     U_MIN, R16  ; Inicializar U_MIN en 0
000033 9300 0103                     STS     D_MIN, R16  ; Inicializar D_MIN en 0
000035 9300 0104                     STS     U_HORA, R16 ; Inicializar U_HORA en 0
000037 9300 0105                     STS     D_HORA, R16 ; Inicializar D_HORA en 0
000039 9300 0107                 	STS     D_DIA, R16  ; Inicializar D_DIA en 0
00003b 9300 0109                     STS     D_MES, R16  ; Inicializar U_MES en 0
00003d 9300 010f                 	STS     U_AMIN, R16  ; Inicializar U_AMIN en 0
00003f 9300 0110                     STS     D_AMIN, R16  ; Inicializar D_AMIN en 0
000041 9300 0111                     STS     U_AHORA, R16 ; Inicializar U_AHORA en 0
000043 9300 0112                     STS     D_AHORA, R16 ; Inicializar D_AHORA en 0
000045 9300 010b                 	STS     MDISP, R16  ; Inicializar MDISP en 0
000047 9300 010c                 	STS     ACTISUM, R16  ; Inicializar ACTISUM en 0
000049 9300 010d                 	STS     ACTIRES, R16  ; Inicializar ACTIRES en 0
00004b 9300 010e                 	STS     MODOQ, R16  ; Inicializar MODOQ en 0
00004d e001                      	LDI     R16, 1
00004e 9300 0106                     STS     U_DIA, R16  ; Inicializar U_DIA en 1
000050 9300 0108                     STS     U_MES, R16  ; Inicializar U_MES en 1
                                     
                                 
                                 	//	Cargar valor inicial de la tabla
000052 e4ec                      	LDI     ZL, LOW(DISPLAY << 1)   ; Cargar el byte bajo de la direccin de la tabla
000053 e0f0                          LDI     ZH, HIGH(DISPLAY << 1)  ; Cargar el byte alto de la direccin de la tabla
                                 
                                 	// CARGAR VALORES A REGISTROS
000054 2700                      	CLR		R16
000055 2ec0                      	MOV		STOPALAR, R16 
000056 2ed0                      	MOV		ALAREN, R16 
000057 2ee0                      	MOV		COMPARAR, R16 
000058 2ef0                      	MOV		CLEDS, R16 
000059 e604                          LDI     R16, 100
00005a 9300 010a                 	STS		TIEMPOR, R16
                                 
00005c e010                      	LDI		MODO, 0				// INICIAR EL VALOR DEL MODO EN 0
00005d e020                      	LDI		TIEMPO, 0			// INICIAR EL VALOR DE TIEMPO EN 0
00005e e050                      	LDI		CAMBIADOR, 0		// INICIAR EL VALOR DE CAMBIADOR EN 0
00005f e080                      	LDI		CTMES, 0			// INICIAR EL VALOR DE CTMES EN 0
000060 e0a0                      	LDI		HDALARM, 0			// INICIAR EL VALOR DE HDALARM EN 0
                                 
                                 // Habilitar interrupciones
000061 e800                      	LDI     R16, (1 << CLKPCE)
000062 9300 0061                 	STS     CLKPR, R16
000064 e004                          LDI     R16, 0b00000100
000065 9300 0061                     STS     CLKPR, R16
                                 
000067 e003                          LDI     R16, (1<<CS00) | (1<<CS01)  
000068 bd05                          OUT     TCCR0B, R16
000069 9100 010a                 	LDS		R16, TIEMPOR
00006b bd06                          OUT     TCNT0, R16
                                 
00006c e002                      	LDI     R16, (1<<CS21) 
00006d 9300 00b1                     STS     TCCR2B, R16
                                 
00006f e001                      	LDI     R16, (1<<TOIE0)
000070 9300 006e                     STS     TIMSK0, R16
                                 
000072 e001                          LDI     R16, (1<<TOIE2)
000073 9300 0070                     STS     TIMSK2, R16
                                 
000075 e002                      	LDI		R16, (1 << PCIE1)	// Habilita interrupciones en PC 
000076 9300 0068                 	STS		PCICR, R16
                                 
000078 e00f                      	LDI		R16, (1 << PCINT8) | (1 << PCINT9) | (1 << PCINT10) | (1 << PCINT11) // Habilita interrupciones en PC0 , PC1 , PC2 ,PC3
000079 9300 006c                 	STS		PCMSK1, R16
                                 
                                 // DISPLAY
00007b ef0f                      	LDI		R16, 0xFF
00007c b90a                      	OUT		DDRD, R16
00007d e000                      	LDI		R16, 0x00
00007e b90b                      	OUT		PORTD, R16
                                 
                                 // LED RGB
00007f 9a3c                      	SBI		DDRC, PC4
000080 9844                      	CBI		PORTC, PC4
000081 9a3d                      	SBI		DDRC, PC5
000082 9845                      	CBI		PORTC, PC5
                                 
                                 // BOTONES
000083 9838                      	CBI		DDRC, PC0 ; AUMENTAR VALOR
000084 9a40                      	SBI		PORTC, PC0 ; PULL-UP
000085 9839                      	CBI		DDRC, PC1 ; DISMINUIR VALOR
000086 9a41                      	SBI		PORTC, PC1 ; PULL-UP
000087 983a                      	CBI		DDRC, PC2 ; SELECCIONADOR DE DISPLAYS
000088 9a42                      	SBI		PORTC, PC2 ; PULL-UP
000089 983b                      	CBI		DDRC, PC3 ; CAMBIO DE MODO
00008a 9a43                      	SBI		PORTC, PC3 ; PULL-UP
                                 
                                 // TRANSISTORES
00008b 9a20                      	SBI		DDRB, PB0
00008c 9a28                      	SBI		PORTB, PB0
00008d 9a22                      	SBI		DDRB, PB2
00008e 9a2a                      	SBI		PORTB, PB2
00008f 9a23                      	SBI		DDRB, PB3
000090 9a2b                      	SBI		PORTB, PB3
000091 9a24                      	SBI		DDRB, PB4
000092 9a2c                      	SBI		PORTB, PB4
                                 
                                 // LEDS SEPARADORES DE DISPLAY
000093 9a21                      	SBI		DDRB, PB1
000094 9829                      	CBI		PORTB, PB1
                                 
                                 // BUZZER
000095 9a25                      	SBI		DDRB, PB5
000096 982d                      	CBI		PORTB, PB5
                                 
                                 // INICIALIZAR DISPLAY
000097 9104                      	LPM		R16, Z
000098 b90b                      	OUT		PORTD, R16
                                 
000099 9478                      SEI				// Habilitar interrupciones
                                 
                                 // MAIN LOOP
                                 MAIN_LOOP:
00009a 940e 00ab                 	CALL	LEDC
00009c 3010                      	CPI		MODO, 0
00009d f111                      	BREQ	HORA_MIN
00009e 3011                      	CPI		MODO, 1
00009f f039                      	BREQ	LSETHORA
0000a0 3012                      	CPI		MODO, 2
0000a1 f031                      	BREQ	LFECHA
0000a2 3013                      	CPI		MODO, 3
0000a3 f029                      	BREQ	LSETFECHA
0000a4 3014                      	CPI		MODO, 4
0000a5 f021                      	BREQ	LALARMA
0000a6 cff3                      	RJMP    MAIN_LOOP
                                 
                                 // LAUNCHERS A FUNCIONES DEMASIADO LEJOS PARA BREQ
                                 LSETHORA:
0000a7 c066                      	RJMP	SETHORA
                                 LFECHA:
0000a8 c2c4                      	RJMP	FECHA
                                 
                                 LSETFECHA:
0000a9 c2cd                      	RJMP	SETFECHA
                                 
                                 LALARMA:
0000aa c2d4                      	RJMP	ALARMA
                                 
                                 // CAMBIADORES DE LEDS DE DISPLAYS
                                 LEDC:
0000ab fda0                      	SBRC	HDALARM, 0
0000ac 940e 00b2                 	CALL	LE1
0000ae ffa0                      	SBRS	HDALARM, 0
0000af 940e 00b7                 	CALL	LE2
0000b1 9508                      	RET
                                 
                                 LE1:
0000b2 ff67                      	SBRS	CALEDS, 7
0000b3 c008                      	RJMP	ON
0000b4 fd67                      	SBRC	CALEDS, 7
0000b5 c008                      	RJMP	OFF
0000b6 9508                      	RET
                                 
                                 LE2:
0000b7 fef6                      	SBRS	CLEDS, 6
0000b8 c003                      	RJMP	ON
0000b9 fcf6                      	SBRC	CLEDS, 6
0000ba c003                      	RJMP	OFF
0000bb 9508                      	RET
                                 
                                 ON:
0000bc 9a29                      	SBI		PORTB, PB1
0000bd 9508                      	RET
                                 OFF:
0000be 9829                      	CBI		PORTB, PB1
0000bf 9508                      	RET
                                 
                                 // PRIMER MODO, ENSEAR HORA/MIN
                                 HORA_MIN:
0000c0 9844                      	CBI		PORTC, PC4
0000c1 9a45                      	SBI		PORTC, PC5
0000c2 9100 010e                 	LDS		R16, MODOQ
0000c4 2700                      	CLR		R16
0000c5 9300 010e                 	STS		MODOQ, R16
0000c7 e040                      	LDI		SLIDER, 0
0000c8 e090                      	LDI		CVALARM, 0 
                                 CER:								; Tiene separaciones para que cada revision se haga sin ningun problema y no se conflicte
0000c9 3050                      	CPI		CAMBIADOR, 0
0000ca f089                      	BREQ	LSU_MIN
                                 PRI:
0000cb 3051                      	CPI		CAMBIADOR, 1
0000cc f081                      	BREQ	LSD_MIN
                                 SEG:
0000cd 3052                      	CPI		CAMBIADOR, 2
0000ce f079                      	BREQ	LSU_HORA
                                 TER:
0000cf 3053                      	CPI		CAMBIADOR, 3
0000d0 f071                      	BREQ	LSD_HORA
                                 CUAR:
0000d1 9100 010e                 	LDS		R16, MODOQ
0000d3 3001                      	CPI		R16, 1
0000d4 f059                      	BREQ	LMAIN_LOOP
0000d5 2f0a                      	MOV		R16, HDALARM
0000d6 3001                      	CPI		R16, 1
0000d7 f049                      	BREQ	RUALARM
                                 RTIEMP:
0000d8 3624                      	CPI		TIEMPO, 100
0000d9 f431                      	BRNE	LMAIN_LOOP
0000da 2722                      	CLR		TIEMPO
0000db c307                      	RJMP	AUMENTAR_VALOR
                                 
                                 // MAS LAUNCHERS PARA ENSEAR DISPLAY
                                 LSU_MIN:
0000dc c2aa                      	RJMP	SU_MIN
                                 LSD_MIN:
0000dd c2be                      	RJMP	SD_MIN
                                 LSU_HORA:
0000de c2d2                      	RJMP	SU_HORA
                                 LSD_HORA:
0000df c2e6                      	RJMP	SD_HORA
                                 LMAIN_LOOP:
0000e0 cfb9                      	RJMP	MAIN_LOOP
                                 
                                 // COMPROBAR SI LA HORA DE LA ALARMA LLEGO
                                 RUALARM:
0000e1 9100 0105                 	LDS		R16, D_HORA				// COMPROBAR SI LA DECENA DE HORA ES LA CORRECTA
0000e3 90e0 0112                 	LDS		COMPARAR, D_AHORA
0000e5 150e                      	CP		R16, COMPARAR
0000e6 f009                      	BREQ	PRICOI
0000e7 cff0                      	RJMP	RTIEMP
                                 PRICOI:
0000e8 9100 0104                 	LDS		R16, U_HORA				// COMPROBAR SI LA UNIDAD DE HORA ES LA CORRECTA
0000ea 90e0 0111                 	LDS		COMPARAR, U_AHORA
0000ec 150e                      	CP		R16, COMPARAR
0000ed f009                      	BREQ	SEGCOI
0000ee cfe9                      	RJMP	RTIEMP
                                 SEGCOI:
0000ef 9100 0103                 	LDS		R16, D_MIN			// COMPROBAR SI LA DECENA DE MINUTO ES LA CORRECTA
0000f1 90e0 0110                 	LDS		COMPARAR, D_AMIN
0000f3 150e                      	CP		R16, COMPARAR
0000f4 f009                      	BREQ	TERCOI
0000f5 cfe2                      	RJMP	RTIEMP
                                 TERCOI:
0000f6 9100 0102                 	LDS		R16, U_MIN			// COMPROBAR SI LA UNIDAD DE MINUTO ES LA CORRECTA
0000f8 90e0 010f                 	LDS		COMPARAR, U_AMIN
0000fa 150e                      	CP		R16, COMPARAR
0000fb f009                      	BREQ	PARAR
0000fc cfdb                      	RJMP	RTIEMP
                                 
                                 PARAR:
0000fd 9a2d                      	SBI		PORTB, PB5			// NOS QUEDAMOS AQUI HASTA QUE SE PRESIONE EL BOTON
0000fe e001                      	LDI		R16, 1
0000ff 2ed0                      	MOV		ALAREN, R16
000100 2d0c                      	MOV		R16, STOPALAR
000101 3001                      	CPI		R16, 1
000102 f009                      	BREQ	SALIR
000103 cff9                      	RJMP	PARAR
                                 
                                 SALIR:
000104 2700                      	CLR		R16					// SE PRESIONO EL BOTON Y REGRESAMOS A LA NORMALIDAD
000105 2ec0                      	MOV		STOPALAR, R16
000106 2fa0                      	MOV		HDALARM, R16
000107 982d                      	CBI		PORTB, PB5
000108 9100 0102                 	LDS		R16, U_MIN
00010a 9503                      	INC		R16
00010b 9300 0102                 	STS		U_MIN, R16
00010d cfca                      	RJMP	RTIEMP
                                 
                                 // SEGUNDO MODO DE FUNCIONAMIENTO, CAMBIAR HORA Y FECHA
                                 SETHORA:
00010e 9844                      	CBI		PORTC, PC4		; ACTIVAR LEDS Y QUE EL RGB TITILE
00010f fd67                      	SBRC	CALEDS, 7
000110 9a45                      	SBI		PORTC, PC5
000111 ff67                      	SBRS	CALEDS, 7
000112 9845                      	CBI		PORTC, PC5
000113 e040                      	LDI		SLIDER, 0 
000114 e090                      	LDI		CVALARM, 0		; Desactivar guardar registros en alarma
                                 
                                 COMUN:
000115 9100 010e                 	LDS		R16, MODOQ		; Deshabilitar Suma
000117 e001                      	LDI		R16, 1			;
000118 9300 010e                 	STS		MODOQ, R16		;
                                 
00011a 9100 010c                 	LDS		R16, ACTISUM	; REVISAR SI BANDERA DE SUMA ESTA ACTIVA
00011c fd00                      	SBRC	R16, 0
00011d c005                      	RJMP	MAINSD1
                                 REGS:
00011e 9100 010d                 	LDS		R16, ACTIRES	; REVISAR SI BANDERA DE RESTA ESTA ACTIVA
000120 fd00                      	SBRC	R16, 0
000121 c00d                      	RJMP	MAINRD1
000122 cfa6                      	RJMP	CER				; SALTO PARA ENSEAR VALOR A DISPLAYS
                                 
                                 MAINSD1:
000123 9100 010c                 	LDS		R16, ACTISUM	; REINICIAR ACTIVADOR DE SUMA	
000125 2700                      	CLR		R16
000126 9300 010c                 	STS		ACTISUM, R16
                                 
000128 3040                      	CPI		SLIDER, 0		; REVISAR DE DONDE VENIMOS Y SI QUEREMOS ENCENCER MES O HORA
000129 f089                      	BREQ	COMSH
00012a 3041                      	CPI		SLIDER, 1
00012b f0d9                      	BREQ	COMSM
00012c 3042                      	CPI		SLIDER, 2		; REVISAR DE DONDE VENIMOS Y SI QUEREMOS ENCENCER MES O HORA
00012d f069                      	BREQ	COMSH
00012e cf6b                      	RJMP    MAIN_LOOP
                                 
                                 MAINRD1:
00012f 9100 010d                 	LDS		R16, ACTIRES	;REINICIAR ACTIVADOR DE RESTA
000131 2700                      	CLR		R16				
000132 9300 010d                 	STS		ACTIRES, R16
                                 
000134 3040                      	CPI		SLIDER, 0
000135 f059                      	BREQ	COMRH
000136 3041                      	CPI		SLIDER, 1
000137 f0a9                      	BREQ	COMRM
000138 3042                      	CPI		SLIDER, 2
000139 f039                      	BREQ	COMRH
00013a cf5f                      	RJMP    MAIN_LOOP
                                 
                                 COMSH:
00013b 9100 010b                 	LDS		R16, MDISP		; SUMA O RESTA DE HORA
00013d ff00                      	SBRS	R16, 0
00013e c014                      	RJMP	SUMMIN
00013f fd00                      	SBRC	R16, 0
000140 c041                      	RJMP	SUMHORA
                                 
                                 COMRH:
000141 9100 010b                 	LDS		R16, MDISP
000143 ff00                      	SBRS	R16, 0
000144 c088                      	RJMP	RESMIN
000145 fd00                      	SBRC	R16, 0
000146 c0b5                      	RJMP	RESHORA
                                 
                                 COMSM:
000147 9100 010b                 	LDS		R16, MDISP		; SUMA O RESTA DE MES
000149 ff00                      	SBRS	R16, 0
00014a c0fd                      	RJMP	SUMMES
00014b fd00                      	SBRC	R16, 0
00014c c11f                      	RJMP	SUMDIA
                                 
                                 COMRM:
00014d 9100 010b                 	LDS		R16, MDISP
00014f ff00                      	SBRS	R16, 0
000150 c1f6                      	RJMP	RESMES
000151 fd00                      	SBRC	R16, 0
000152 c218                      	RJMP	RESDIA
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA MINUTOS
                                 SUMMIN:
000153 ff90                          SBRS    CVALARM, 0
000154 9100 0102                     LDS     R16, U_MIN
000156 fd90                          SBRC    CVALARM, 0
000157 9100 010f                     LDS     R16, U_AMIN
000159 9503                          INC     R16
00015a 300a                          CPI     R16, 10
00015b f039                          BREQ    CDMIN
00015c fd90                          SBRC    CVALARM, 0
00015d 9300 010f                     STS     U_AMIN, R16
00015f ff90                          SBRS    CVALARM, 0
000160 9300 0102                     STS     U_MIN, R16
000162 cfbb                          RJMP    REGS
                                 
                                 CDMIN:
000163 2700                          CLR     R16
000164 fd90                          SBRC    CVALARM, 0
000165 9300 010f                     STS     U_AMIN, R16
000167 ff90                          SBRS    CVALARM, 0
000168 9300 0102                     STS     U_MIN, R16
00016a ff90                          SBRS    CVALARM, 0
00016b 9100 0103                     LDS     R16, D_MIN
00016d fd90                          SBRC    CVALARM, 0
00016e 9100 0110                     LDS     R16, D_AMIN
000170 9503                          INC     R16
000171 3006                          CPI     R16, 6
000172 f039                          BREQ    REMIN
000173 fd90                          SBRC    CVALARM, 0
000174 9300 0110                     STS     D_AMIN, R16
000176 ff90                          SBRS    CVALARM, 0
000177 9300 0103                     STS     D_MIN, R16
000179 cfa4                          RJMP    REGS
                                 
                                 REMIN:
00017a 2700                          CLR     R16
00017b fd90                          SBRC    CVALARM, 0
00017c 9300 0110                     STS     D_AMIN, R16
00017e ff90                          SBRS    CVALARM, 0
00017f 9300 0103                     STS     D_MIN, R16
000181 cf9c                          RJMP    REGS
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA HORA
                                 SUMHORA:
000182 ff90                          SBRS    CVALARM, 0
000183 9100 0105                     LDS     R16, D_HORA
000185 fd90                          SBRC    CVALARM, 0
000186 9100 0112                     LDS     R16, D_AHORA
000188 3002                          CPI     R16, 2
000189 f081                          BREQ    CONTCUA
00018a ff90                          SBRS    CVALARM, 0
00018b 9100 0104                     LDS     R16, U_HORA
00018d fd90                          SBRC    CVALARM, 0
00018e 9100 0111                     LDS     R16, U_AHORA
000190 9503                          INC     R16
000191 300a                          CPI     R16, 10
000192 f0b9                          BREQ    CDHORA
000193 fd90                          SBRC    CVALARM, 0
000194 9300 0111                     STS     U_AHORA, R16
000196 ff90                          SBRS    CVALARM, 0
000197 9300 0104                     STS     U_HORA, R16
000199 cf84                          RJMP    REGS
                                 
                                 CONTCUA:
00019a ff90                          SBRS    CVALARM, 0
00019b 9100 0104                     LDS     R16, U_HORA
00019d fd90                          SBRC    CVALARM, 0
00019e 9100 0111                     LDS     R16, U_AHORA
0001a0 9503                          INC     R16
0001a1 3005                          CPI     R16, 5
0001a2 f0e1                          BREQ    REHORA
0001a3 fd90                          SBRC    CVALARM, 0
0001a4 9300 0111                     STS     U_AHORA, R16
0001a6 ff90                          SBRS    CVALARM, 0
0001a7 9300 0104                     STS     U_HORA, R16
0001a9 cf74                          RJMP    REGS
                                 
                                 CDHORA:
0001aa 2700                          CLR     R16
0001ab fd90                          SBRC    CVALARM, 0
0001ac 9300 0111                     STS     U_AHORA, R16
0001ae ff90                          SBRS    CVALARM, 0
0001af 9300 0104                     STS     U_HORA, R16
0001b1 ff90                          SBRS    CVALARM, 0
0001b2 9100 0105                     LDS     R16, D_HORA
0001b4 fd90                          SBRC    CVALARM, 0
0001b5 9100 0112                     LDS     R16, D_AHORA
0001b7 9503                          INC     R16
0001b8 ff90                      	SBRS    CVALARM, 0
0001b9 9300 0105                     STS     D_HORA, R16
0001bb fd90                      	SBRC    CVALARM, 0
0001bc 9300 0112                     STS     D_AHORA, R16
0001be cf5f                          RJMP    REGS
                                 
                                 REHORA:
0001bf 2700                          CLR     R16
0001c0 fd90                          SBRC    CVALARM, 0
0001c1 9300 0112                     STS     D_AHORA, R16
0001c3 ff90                          SBRS    CVALARM, 0
0001c4 9300 0105                     STS     D_HORA, R16
0001c6 fd90                          SBRC    CVALARM, 0
0001c7 9300 0111                     STS     U_AHORA, R16
0001c9 ff90                          SBRS    CVALARM, 0
0001ca 9300 0104                     STS     U_HORA, R16
0001cc cf51                          RJMP    REGS
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA MINUTO
                                 RESMIN:
0001cd ff90                          SBRS    CVALARM, 0
0001ce 9100 0102                     LDS     R16, U_MIN
0001d0 fd90                          SBRC    CVALARM, 0
0001d1 9100 010f                     LDS     R16, U_AMIN
0001d3 950a                          DEC     R16
0001d4 3f0f                          CPI     R16, 0xFF
0001d5 f039                          BREQ    RCDMIN
0001d6 fd90                          SBRC    CVALARM, 0
0001d7 9300 010f                     STS     U_AMIN, R16
0001d9 ff90                          SBRS    CVALARM, 0
0001da 9300 0102                     STS     U_MIN, R16
0001dc ceec                          RJMP    CER
                                 
                                 RCDMIN:
0001dd e009                          LDI     R16, 9
0001de fd90                          SBRC    CVALARM, 0
0001df 9300 010f                     STS     U_AMIN, R16
0001e1 ff90                          SBRS    CVALARM, 0
0001e2 9300 0102                     STS     U_MIN, R16
0001e4 ff90                          SBRS    CVALARM, 0
0001e5 9100 0103                     LDS     R16, D_MIN
0001e7 fd90                          SBRC    CVALARM, 0
0001e8 9100 0110                     LDS     R16, D_AMIN
0001ea 950a                          DEC     R16
0001eb 3f0f                          CPI     R16, 0xFF
0001ec f039                          BREQ    RREMIN
0001ed fd90                          SBRC    CVALARM, 0
0001ee 9300 0110                     STS     D_AMIN, R16
0001f0 ff90                          SBRS    CVALARM, 0
0001f1 9300 0103                     STS     D_MIN, R16
0001f3 ced5                          RJMP    CER
                                 
                                 RREMIN:
0001f4 e005                          LDI     R16, 5
0001f5 fd90                          SBRC    CVALARM, 0
0001f6 9300 0110                     STS     D_AMIN, R16
0001f8 ff90                          SBRS    CVALARM, 0
0001f9 9300 0103                     STS     D_MIN, R16
0001fb cecd                          RJMP    CER
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA HORA
                                 RESHORA:
0001fc ff90                          SBRS    CVALARM, 0
0001fd 9100 0105                     LDS     R16, D_HORA
0001ff fd90                          SBRC    CVALARM, 0
000200 9100 0112                     LDS     R16, D_AHORA
000202 3000                          CPI     R16, 0
000203 f081                          BREQ    RCONTCUA
000204 ff90                          SBRS    CVALARM, 0
000205 9100 0104                     LDS     R16, U_HORA
000207 fd90                          SBRC    CVALARM, 0
000208 9100 0111                     LDS     R16, U_AHORA
00020a 950a                          DEC     R16
00020b 3f0f                          CPI     R16, 0xFF
00020c f0b9                          BREQ    RCDHORA
00020d fd90                          SBRC    CVALARM, 0
00020e 9300 0111                     STS     U_AHORA, R16
000210 ff90                          SBRS    CVALARM, 0
000211 9300 0104                     STS     U_HORA, R16
000213 ceb5                          RJMP    CER
                                 
                                 RCONTCUA:
000214 ff90                          SBRS    CVALARM, 0
000215 9100 0104                     LDS     R16, U_HORA
000217 fd90                          SBRC    CVALARM, 0
000218 9100 0111                     LDS     R16, U_AHORA
00021a 950a                          DEC     R16
00021b 3f0f                          CPI     R16, 0xFF
00021c f0e1                          BREQ    RREHORA
00021d fd90                          SBRC    CVALARM, 0
00021e 9300 0111                     STS     U_AHORA, R16
000220 ff90                          SBRS    CVALARM, 0
000221 9300 0104                     STS     U_HORA, R16
000223 cea5                          RJMP    CER
                                 
                                 RCDHORA:
000224 e009                          LDI     R16, 9
000225 fd90                          SBRC    CVALARM, 0
000226 9300 0111                     STS     U_AHORA, R16
000228 ff90                          SBRS    CVALARM, 0
000229 9300 0104                     STS     U_HORA, R16
00022b ff90                          SBRS    CVALARM, 0
00022c 9100 0105                     LDS     R16, D_HORA
00022e fd90                          SBRC    CVALARM, 0
00022f 9100 0112                     LDS     R16, D_AHORA
000231 950a                          DEC     R16
000232 ff90                      	SBRS    CVALARM, 0
000233 9300 0105                     STS     D_HORA, R16
000235 fd90                      	SBRC    CVALARM, 0
000236 9300 0112                     STS     D_AHORA, R16
000238 ce90                          RJMP    CER
                                 
                                 RREHORA:
000239 e002                          LDI     R16, 2
00023a fd90                          SBRC    CVALARM, 0
00023b 9300 0112                     STS     D_AHORA, R16
00023d ff90                          SBRS    CVALARM, 0
00023e 9300 0105                     STS     D_HORA, R16
000240 e004                          LDI     R16, 4
000241 fd90                          SBRC    CVALARM, 0
000242 9300 0111                     STS     U_AHORA, R16
000244 ff90                          SBRS    CVALARM, 0
000245 9300 0104                     STS     U_HORA, R16
000247 ce81                          RJMP    CER
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA MES
                                 SUMMES:
000248 9100 0109                 	LDS		R16, D_MES
00024a 3001                      	CPI		R16, 1
00024b f041                      	BREQ	MESRR
00024c 9100 0108                 	LDS		R16, U_MES
00024e 9503                      	INC		R16
00024f 300a                      	CPI		R16, 10
000250 f059                      	BREQ	CLRMES
000251 9300 0108                 	STS		U_MES, R16
000253 ceca                      	RJMP	REGS
                                 
                                 MESRR:
000254 9100 0108                 	LDS		R16, U_MES
000256 9503                      	INC		R16
000257 3003                      	CPI		R16, 3
000258 f061                      	BREQ	CLRLMES
000259 9300 0108                 	STS		U_MES, R16
00025b cec2                      	RJMP	REGS
                                 
                                 CLRMES:
00025c 2700                      	CLR		R16
00025d 9300 0108                 	STS		U_MES, R16
00025f 9100 0109                 	LDS		R16, D_MES
000261 9503                      	INC		R16
000262 9300 0109                 	STS		D_MES, R16
000264 ceb9                      	RJMP	REGS
                                 
                                 CLRLMES:
000265 2700                      	CLR		R16
000266 9300 0109                 	STS		D_MES, R16
000268 e001                      	LDI		R16, 1
000269 9300 0108                 	STS		U_MES, R16
00026b ceb2                      	RJMP	REGS
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA DIA	
                                 SUMDIA:
00026c 2788                      	CLR		CTMES
                                 SELMES:
00026d 9100 0109                 	LDS		R16, D_MES
00026f 3001                      	CPI		R16, 1
000270 f0a9                      	BREQ	FINA      
000271 9100 0108                 	LDS		R16, U_MES		; REVISAMOS EN QUE MES ESTAMOS Y ASI DECIDIMOS CUANTOS DIAS TENDRA
000273 3001                      	CPI		R16, 1
000274 f0d1                      	BREQ	TREUNO
000275 3002                      	CPI		R16, 2
000276 f111                      	BREQ	VEINTE8
000277 3003                      	CPI		R16, 3
000278 f0b1                      	BREQ	TREUNO
000279 3004                      	CPI		R16, 4
00027a f0c9                      	BREQ	TRECERO
00027b 3005                      	CPI		R16, 5
00027c f091                      	BREQ	TREUNO
00027d 3006                      	CPI		R16, 6
00027e f0a9                      	BREQ	TRECERO
00027f 3007                      	CPI		R16, 7
000280 f071                      	BREQ	TREUNO
000281 3008                      	CPI		R16, 8
000282 f061                      	BREQ	TREUNO
000283 3009                      	CPI		R16, 9
000284 f079                      	BREQ	TRECERO
000285 ce14                      	RJMP	MAIN_LOOP
                                 FINA:
000286 9100 0108                 	LDS		R16, U_MES
000288 3000                      	CPI		R16, 0
000289 f029                      	BREQ	TREUNO
00028a 3001                      	CPI		R16, 1
00028b f041                      	BREQ	TRECERO
00028c 3002                      	CPI		R16, 2
00028d f009                      	BREQ	TREUNO
00028e ce0b                      	RJMP	MAIN_LOOP
                                 
                                 TREUNO:
00028f ff80                      	SBRS	CTMES, 0
000290 c00d                      	RJMP	SUMADIL
000291 fd80                      	SBRC	CTMES, 0
000292 c059                      	RJMP	RESTADIL
000293 ce06                      	RJMP	MAIN_LOOP
                                 
                                 TRECERO:
000294 ff80                      	SBRS	CTMES, 0
000295 c023                      	RJMP	SUMADIC
000296 fd80                      	SBRC	CTMES, 0
000297 c070                      	RJMP	RESTADIC
000298 ce01                      	RJMP	MAIN_LOOP
                                 
                                 VEINTE8:
000299 ff80                      	SBRS	CTMES, 0
00029a c032                      	RJMP	SUMADIFEB
00029b fd80                      	SBRC	CTMES, 0
00029c c086                      	RJMP	RESTADIFEB
00029d cdfc                      	RJMP	MAIN_LOOP
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA DIA (TANTO LARGOS, CORTOS Y DICIEMBRE)
                                 SUMADIL:
00029e 9100 0107                 	LDS		R16, D_DIA
0002a0 3003                      	CPI		R16, 3
0002a1 f041                      	BREQ	FIDIAL
0002a2 9100 0106                 	LDS		R16, U_DIA
0002a4 9503                      	INC		R16
0002a5 300a                      	CPI		R16, 10
0002a6 f1e1                      	BREQ	AUDDIA
0002a7 9300 0106                 	STS		U_DIA, R16
0002a9 ce74                      	RJMP	REGS
                                 
                                 FIDIAL:
0002aa 9100 0106                 	LDS		R16, U_DIA
0002ac 9503                      	INC		R16
0002ad 3002                      	CPI		R16, 2
0002ae f019                      	BREQ	TDIA
0002af 9300 0106                 	STS		U_DIA, R16
0002b1 ce6c                      	RJMP	REGS
                                 
                                 TDIA:
0002b2 2700                      	CLR		R16
0002b3 9300 0107                 	STS		D_DIA, R16
0002b5 e001                      	LDI		R16, 1
0002b6 9300 0106                 	STS		U_DIA, R16
0002b8 ce65                      	RJMP	REGS
                                 
                                 SUMADIC:
0002b9 9100 0107                 	LDS		R16, D_DIA
0002bb 3003                      	CPI		R16, 3
0002bc f041                      	BREQ	FIDIAC
0002bd 9100 0106                 	LDS		R16, U_DIA
0002bf 9503                      	INC		R16
0002c0 300a                      	CPI		R16, 10
0002c1 f109                      	BREQ	AUDDIA
0002c2 9300 0106                 	STS		U_DIA, R16
0002c4 ce59                      	RJMP	REGS
                                 
                                 FIDIAC:
0002c5 9100 0106                 	LDS		R16, U_DIA
0002c7 9503                      	INC		R16
0002c8 3001                      	CPI		R16, 1
0002c9 f740                      	BRSH	TDIA
0002ca 9300 0106                 	STS		U_DIA, R16
0002cc ce51                      	RJMP	REGS
                                 
                                 SUMADIFEB:
0002cd 9100 0107                 	LDS		R16, D_DIA
0002cf 3002                      	CPI		R16, 2
0002d0 f051                      	BREQ	FIDIAFE
0002d1 3003                      	CPI		R16, 3
0002d2 f2b9                      	BREQ	FIDIAL
0002d3 9100 0106                 	LDS		R16, U_DIA
0002d5 9503                      	INC		R16
0002d6 300a                      	CPI		R16, 10
0002d7 f059                      	BREQ	AUDDIA
0002d8 9300 0106                 	STS		U_DIA, R16
0002da ce43                      	RJMP	REGS
                                 
                                 FIDIAFE:
0002db 9100 0106                 	LDS		R16, U_DIA
0002dd 9503                      	INC		R16
0002de 3009                      	CPI		R16, 9
0002df f291                      	BREQ	TDIA
0002e0 9300 0106                 	STS		U_DIA, R16
0002e2 ce3b                      	RJMP	REGS
                                 
                                 AUDDIA:
0002e3 2700                      	CLR		R16
0002e4 9300 0106                 	STS		U_DIA, R16
0002e6 9100 0107                 	LDS		R16, D_DIA
0002e8 9503                      	INC		R16
0002e9 9300 0107                 	STS		D_DIA, R16
0002eb ce32                      	RJMP	REGS
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA DIA (TANTO LARGOS, CORTOS Y DICIEMBRE)	
                                 RESTADIL:
0002ec 9100 0107                 	LDS		R16, D_DIA
0002ee 3000                      	CPI		R16, 0
0002ef f049                      	BREQ	INDIAL
0002f0 9100 0106                 	LDS		R16, U_DIA
0002f2 950a                      	DEC		R16
0002f3 3f0f                      	CPI		R16, 0xFF
0002f4 f019                      	BREQ	LREDDIA
0002f5 9300 0106                 	STS		U_DIA, R16
0002f7 cdd1                      	RJMP	CER
                                 
                                 LREDDIA:
0002f8 c045                      	RJMP	REDDIA
                                 
                                 INDIAL:
0002f9 9100 0106                 	LDS		R16, U_DIA
0002fb 950a                      	DEC		R16
0002fc 3000                      	CPI		R16, 0
0002fd f019                      	BREQ	EDIAL
0002fe 9300 0106                 	STS		U_DIA, R16
000300 cdc8                      	RJMP	CER
                                 
                                 EDIAL:
000301 e003                      	LDI		R16, 3
000302 9300 0107                 	STS		D_DIA, R16
000304 e001                      	LDI		R16, 1
000305 9300 0106                 	STS		U_DIA, R16
000307 cdc1                      	RJMP	CER
                                 
                                 RESTADIC:
000308 9100 0107                 	LDS		R16, D_DIA
00030a 3000                      	CPI		R16, 0
00030b f041                      	BREQ	INDIAC
00030c 9100 0106                 	LDS		R16, U_DIA
00030e 950a                      	DEC		R16
00030f 3000                      	CPI		R16, 0
000310 f169                      	BREQ	REDDIA
000311 9300 0106                 	STS		U_DIA, R16
000313 cdb5                      	RJMP	CER
                                 
                                 INDIAC:
000314 9100 0106                 	LDS		R16, U_DIA
000316 950a                      	DEC		R16
000317 3000                      	CPI		R16, 0
000318 f019                      	BREQ	EDIAC
000319 9300 0106                 	STS		U_DIA, R16
00031b cdad                      	RJMP	CER
                                 
                                 EDIAC:
00031c e003                      	LDI		R16, 3
00031d 9300 0107                 	STS		D_DIA, R16
00031f e000                      	LDI		R16, 0
000320 9300 0106                 	STS		U_DIA, R16
000322 cda6                      	RJMP	CER
                                 
                                 RESTADIFEB:
000323 9100 0107                 	LDS		R16, D_DIA
000325 3000                      	CPI		R16, 0
000326 f041                      	BREQ	INDIAFE
000327 9100 0106                 	LDS		R16, U_DIA
000329 950a                      	DEC		R16
00032a 3000                      	CPI		R16, 0
00032b f091                      	BREQ	REDDIA
00032c 9300 0106                 	STS		U_DIA, R16
00032e cd9a                      	RJMP	CER
                                 
                                 INDIAFE:
00032f 9100 0106                 	LDS		R16, U_DIA
000331 950a                      	DEC		R16
000332 3000                      	CPI		R16, 0
000333 f019                      	BREQ	EDIAFE
000334 9300 0106                 	STS		U_DIA, R16
000336 cd92                      	RJMP	CER
                                 
                                 EDIAFE:
000337 e002                      	LDI		R16, 2
000338 9300 0107                 	STS		D_DIA, R16
00033a e008                      	LDI		R16, 8
00033b 9300 0106                 	STS		U_DIA, R16
00033d cd8b                      	RJMP	CER
                                 
                                 REDDIA:
00033e e009                      	LDI		R16, 9
00033f 9300 0106                 	STS		U_DIA, R16
000341 9100 0107                 	LDS		R16, D_DIA
000343 950a                      	DEC		R16
000344 9300 0107                 	STS		D_DIA, R16
000346 cd82                      	RJMP	CER
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA MES 
                                 RESMES:
000347 9100 0109                 	LDS		R16, D_MES
000349 3000                      	CPI		R16, 0
00034a f041                      	BREQ	RMESRR
00034b 9100 0108                 	LDS		R16, U_MES
00034d 950a                      	DEC		R16
00034e 3000                      	CPI		R16, 0
00034f f059                      	BREQ	RCLRMES
000350 9300 0108                 	STS		U_MES, R16
000352 cd76                      	RJMP	CER
                                 
                                 RMESRR:
000353 9100 0108                 	LDS		R16, U_MES
000355 950a                      	DEC		R16
000356 3000                      	CPI		R16, 0
000357 f061                      	BREQ	RCLRLMES
000358 9300 0108                 	STS		U_MES, R16
00035a cd6e                      	RJMP	CER
                                 
                                 RCLRMES:
00035b e009                      	LDI		R16, 9
00035c 9300 0108                 	STS		U_MES, R16
00035e 9100 0109                 	LDS		R16, D_MES
000360 950a                      	DEC		R16
000361 9300 0109                 	STS		D_MES, R16
000363 cd65                      	RJMP	CER
                                 
                                 RCLRLMES:
000364 e001                      	LDI		R16, 1
000365 9300 0109                 	STS		D_MES, R16
000367 e002                      	LDI		R16, 2
000368 9300 0108                 	STS		U_MES, R16
00036a cd5e                      	RJMP	CER
                                 
                                 RESDIA:
00036b e081                      	LDI		CTMES, 1
00036c cf00                      	RJMP	SELMES
                                 
                                 // ENSEAR MES EN DISPLAYS, AGREGADO CONTROLAR OVERFLOW DE MES Y QUE CONLLEVA
                                 FECHA:
00036d 9a44                      	SBI		PORTC, PC4
00036e 9845                      	CBI		PORTC, PC5
00036f e041                      	LDI		SLIDER, 1
000370 e090                      	LDI		CVALARM, 0		; Desactivar guardar registros en alarma
000371 9100 010e                 	LDS		R16, MODOQ
000373 2700                      	CLR		R16
000374 9300 010e                 	STS		MODOQ, R16
000376 cd52                      	RJMP	CER
                                 
                                 SETFECHA:
000377 9845                      	CBI		PORTC, PC5
000378 fd67                      	SBRC	CALEDS, 7
000379 9a44                      	SBI		PORTC, PC4
00037a ff67                      	SBRS	CALEDS, 7
00037b 9844                      	CBI		PORTC, PC4
00037c e041                      	LDI		SLIDER, 1 
                                 	
00037d cd97                      	RJMP	COMUN			; PARA AHORRAR LINEAS SE RECICLO EL CODIGO DE SET HORA PERO CON CAMBIO DE PARAMETROS PARA QUE EL CODIGO ENTIENDA QUE SE DEBER SUMINISTRAR MES
                                 
00037e cd1b                      	RJMP	MAIN_LOOP
                                 
                                 // FUNCIONAMIENTO DE ALARMA
                                 ALARMA: 
00037f 9a44                      	SBI		PORTC, PC4
000380 9a45                      	SBI		PORTC, PC5
000381 e091                      	LDI		CVALARM, 1
000382 e042                      	LDI		SLIDER, 2 
000383 cd91                      	RJMP	COMUN
                                 
                                 // ENSEAR VALORES EN DISPLAY (ULTIMAS LINEAS Y ES NECESARIO USAR LAUNCHERS
                                 RDISP:
000384 e4ec                      	LDI     ZL, LOW(DISPLAY << 1)   ; Cargar el byte bajo de la direccin de la tabla
000385 e0f0                          LDI     ZH, HIGH(DISPLAY << 1)  ; Cargar el byte alto de la direccin de la tabla
000386 9508                      	RET
                                 
                                 // CAMBIAR DISPLAY DE MIN
                                 SU_MIN:
000387 9828                      	CBI		PORTB, PB0
000388 982a                      	CBI		PORTB, PB2
000389 982b                      	CBI		PORTB, PB3
00038a 982c                      	CBI		PORTB, PB4
00038b 9a28                      	SBI		PORTB, PB0
00038c fd90                      	SBRC	CVALARM, 0
00038d 9100 010f                 	LDS		R16, U_AMIN
00038f ff90                      	SBRS	CVALARM, 0
000390 940e 0395                 	CALL	MODNOR1
000392 940e 03db                 	CALL	CAR_DISP
000394 cd36                      	RJMP	PRI
                                 
                                 MODNOR1:
000395 ff40                      	SBRS	SLIDER, 0
000396 9100 0102                 	LDS		R16, U_MIN		; AQUI SE DECIDE SI SE ENSEA FECHA, HORA o Alarma CON AYUDA DE "SLIDER" y CVALARM
000398 fd40                      	SBRC	SLIDER, 0
000399 9100 0108                 	LDS		R16, U_MES
00039b 9508                      	RET
                                 
                                 
                                 // CAMBIAR DISPLAY DE MIN
                                 SD_MIN:
00039c 9828                      	CBI		PORTB, PB0
00039d 982a                      	CBI		PORTB, PB2
00039e 982b                      	CBI		PORTB, PB3
00039f 982c                      	CBI		PORTB, PB4
0003a0 9a2a                      	SBI		PORTB, PB2
0003a1 fd90                      	SBRC	CVALARM, 0
0003a2 9100 0110                 	LDS		R16, D_AMIN
0003a4 ff90                      	SBRS	CVALARM, 0
0003a5 940e 03aa                 	CALL	MODNOR2
0003a7 940e 03db                 	CALL	CAR_DISP
0003a9 cd23                      	RJMP	SEG
                                 
                                 MODNOR2:
0003aa ff40                      	SBRS	SLIDER, 0
0003ab 9100 0103                 	LDS		R16, D_MIN		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003ad fd40                      	SBRC	SLIDER, 0
0003ae 9100 0109                 	LDS		R16, D_MES
0003b0 9508                      	RET
                                 	
                                 // CAMBIAR DISPLAY DE HORA
                                 SU_HORA:
0003b1 9828                      	CBI		PORTB, PB0
0003b2 982a                      	CBI		PORTB, PB2
0003b3 982b                      	CBI		PORTB, PB3
0003b4 982c                      	CBI		PORTB, PB4
0003b5 9a2b                      	SBI		PORTB, PB3
0003b6 fd90                      	SBRC	CVALARM, 0
0003b7 9100 0111                 	LDS		R16, U_AHORA
0003b9 ff90                      	SBRS	CVALARM, 0
0003ba 940e 03bf                 	CALL	MODNOR3
0003bc 940e 03db                 	CALL	CAR_DISP
0003be cd10                      	RJMP	TER
                                 MODNOR3:
0003bf ff40                      	SBRS	SLIDER, 0
0003c0 9100 0104                 	LDS		R16, U_HORA		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003c2 fd40                      	SBRC	SLIDER, 0
0003c3 9100 0106                 	LDS		R16, U_DIA
0003c5 9508                      	RET
                                 
                                 // CAMBIAR DISPLAY DE HORA
                                 SD_HORA:
0003c6 9828                      	CBI		PORTB, PB0
0003c7 982a                      	CBI		PORTB, PB2
0003c8 982b                      	CBI		PORTB, PB3
0003c9 982c                      	CBI		PORTB, PB4
0003ca 9a2c                      	SBI		PORTB, PB4
0003cb fd90                      	SBRC	CVALARM, 0
0003cc 9100 0112                 	LDS		R16, D_AHORA
0003ce ff90                      	SBRS	CVALARM, 0
0003cf 940e 03d4                 	CALL	MODNOR4
0003d1 940e 03db                 	CALL	CAR_DISP
0003d3 ccfd                      	RJMP	CUAR
                                 
                                 MODNOR4:
0003d4 ff40                      	SBRS	SLIDER, 0
0003d5 9100 0105                 	LDS		R16, D_HORA		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003d7 fd40                      	SBRC	SLIDER, 0
0003d8 9100 0107                 	LDS		R16, D_DIA
0003da 9508                      	RET
                                 
                                 
                                 // CARGAR EL VALOR DEL DISPLAY
                                 CAR_DISP:
                                 	// Sumar la posicin al registro Z
0003db 0fe0                          ADD     ZL, R16      ; Sumar la posicin al byte bajo de Z
0003dc e000                          LDI     R16, 0       ; Cargar 0 en R16
0003dd 1ff0                          ADC     ZH, R16      ; Sumar el acarreo al byte alto de Z (si hay desbordamiento)
                                     // Cargar el valor de la tabla en R16 usando LPM
0003de 9104                          LPM     R16, Z       ; Cargar el valor de la tabla en R16
                                     // Enviar el valor al display (PORTD)
0003df b90b                          OUT     PORTD, R16   ; Mostrar el valor en el display
0003e0 940e 0384                 	CALL	RDISP
0003e2 9508                      	RET
                                 
                                 // AUMENTAR EL VALOR DE LA CUENTA
                                 AUMENTAR_VALOR:
0003e3 9100 0100                     LDS     R16, U_SEG      
0003e5 3009                          CPI     R16, 9         
0003e6 f021                          BREQ    RUSEG           
0003e7 9503                          INC     R16             
0003e8 9300 0100                     STS     U_SEG, R16      
0003ea ccaf                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE SEGUNDO
                                 RUSEG:
0003eb 2700                          CLR     R16             
0003ec 9300 0100                     STS     U_SEG, R16      
0003ee 9100 0101                     LDS     R16, D_SEG      
0003f0 3005                          CPI     R16, 5          
0003f1 f021                          BREQ    RDSEG           
0003f2 9503                          INC     R16             
0003f3 9300 0101                     STS     D_SEG, R16      
0003f5 cca4                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE SEGUNDO
                                 RDSEG:
0003f6 2700                          CLR     R16             
0003f7 9300 0101                     STS     D_SEG, R16      
0003f9 9100 0102                     LDS     R16, U_MIN      
0003fb 3009                          CPI     R16, 9         
0003fc f021                          BREQ    RUMIN           
0003fd 9503                          INC     R16             
0003fe 9300 0102                     STS     U_MIN, R16      
000400 cc99                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE MINUTO
                                 RUMIN:
000401 2700                          CLR     R16             
000402 9300 0102                     STS     U_MIN, R16      
000404 9100 0103                     LDS     R16, D_MIN      
000406 3005                          CPI     R16, 5          
000407 f021                          BREQ    RDMIN           
000408 9503                          INC     R16             
000409 9300 0103                     STS     D_MIN, R16      
00040b cc8e                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE MINUTO
                                 RDMIN:
00040c 2700                          CLR     R16             
00040d 9300 0103                     STS     D_MIN, R16      
00040f 9100 0105                     LDS     R16, D_HORA     
000411 3002                          CPI     R16, 2          
000412 f041                          BREQ    RRAPIDO         
000413 9100 0104                     LDS     R16, U_HORA     
000415 3009                          CPI     R16, 9         
000416 f061                          BREQ    RUHORA          
000417 9503                          INC     R16             
000418 9300 0104                     STS     U_HORA, R16     
00041a cc7f                          RJMP    MAIN_LOOP       
                                 
                                 // Si estamos a final de mes se reinicia el contador en 2 osea 31
                                 RRAPIDO:
00041b 9100 0104                     LDS     R16, U_HORA     
00041d 3003                          CPI     R16, 3          
00041e f069                          BREQ    RDHORA          
00041f 9503                          INC     R16             
000420 9300 0104                     STS     U_HORA, R16     
000422 cc77                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE HORA
                                 RUHORA:
000423 2700                          CLR     R16             
000424 9300 0104                     STS     U_HORA, R16     
000426 9100 0105                     LDS     R16, D_HORA     
000428 9503                          INC     R16             
000429 9300 0105                     STS     D_HORA, R16     
00042b cc6e                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE HORA
                                 RDHORA:
00042c 2700                          CLR     R16             
00042d 9300 0105                     STS     D_HORA, R16 
00042f 9300 0104                 	STS     U_HORA, R16    
000431 9100 0109                 	LDS		R16, D_MES
000433 3001                      	CPI		R16, 1				; REVISAMOS EN QUE MES ESTAMOS 
000434 f0a9                      	BREQ	FINALES       
000435 9100 0108                 	LDS		R16, U_MES
000437 3001                      	CPI		R16, 1
000438 f0d1                      	BREQ	LARGOS
000439 3002                      	CPI		R16, 2
00043a f111                      	BREQ	FEB
00043b 3003                      	CPI		R16, 3
00043c f0b1                      	BREQ	LARGOS
00043d 3004                      	CPI		R16, 4
00043e f0c9                      	BREQ	CORTOS
00043f 3005                      	CPI		R16, 5
000440 f091                      	BREQ	LARGOS
000441 3006                      	CPI		R16, 6
000442 f0a9                      	BREQ	CORTOS
000443 3007                      	CPI		R16, 7
000444 f071                      	BREQ	LARGOS
000445 3008                      	CPI		R16, 8
000446 f061                      	BREQ	LARGOS
000447 3009                      	CPI		R16, 9
000448 f079                      	BREQ	CORTOS
000449 cc50                      	RJMP	MAIN_LOOP
                                 
                                 FINALES:
00044a 9100 0108                 	LDS		R16, U_MES
00044c 3000                      	CPI		R16, 0
00044d f029                      	BREQ	LARGOS
00044e 3001                      	CPI		R16, 1
00044f f041                      	BREQ	CORTOS
000450 3002                      	CPI		R16, 2
000451 f081                      	BREQ	DICI
000452 cc47                      	RJMP	MAIN_LOOP
                                 
                                 	// FUNCIONAMIENTO PARA MESES LARGOS
                                 LARGOS:
000453 9100 0107                 	LDS		R16, D_DIA
000455 3003                      	CPI		R16, 3
000456 f0b9                      	BREQ	FMESL
000457 c00e                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA MESES CORTOS
                                 CORTOS:
000458 9100 0107                 	LDS		R16, D_DIA
00045a 3003                      	CPI		R16, 3
00045b f0b9                      	BREQ	FMESC
00045c c009                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA FEBRERO
                                 FEB:
00045d 9100 0107                 	LDS		R16, D_DIA
00045f 3002                      	CPI		R16, 2
000460 f0b9                      	BREQ	FMESFEB
000461 c004                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA DICIEMBRE (AL AUMENTAR SE TIENE QUE REINICIAR A 1/1)	
                                 DICI:
000462 9100 0107                 	LDS		R16, D_DIA
000464 3003                      	CPI		R16, 3
000465 f0b9                      	BREQ	FMESDIC
                                 COMUN1:
000466 9100 0106                 	LDS		R16, U_DIA
000468 3009                      	CPI		R16, 9
000469 f0d9                      	BREQ	UDIA
00046a 9503                      	INC		R16
00046b 9300 0106                 	STS		U_DIA, R16
00046d cc2c                      	RJMP	MAIN_LOOP
                                 
                                 FMESL:
00046e 9100 0106                 	LDS		R16, U_DIA
000470 3001                      	CPI		R16, 1
000471 f0e1                      	BREQ	UMESF
000472 c00e                      	RJMP	COMUN2
                                 FMESC:
000473 9100 0106                 	LDS		R16, U_DIA
000475 3000                      	CPI		R16, 0
000476 f0b9                      	BREQ	UMESF
000477 c009                      	RJMP	COMUN2
                                 FMESFEB:
000478 9100 0106                 	LDS		R16, U_DIA
00047a 3008                      	CPI		R16, 8
00047b f091                      	BREQ	UMESF
00047c c004                      	RJMP	COMUN2
                                 FMESDIC:
00047d 9100 0106                 	LDS		R16, U_DIA
00047f 3001                      	CPI		R16, 1
000480 f0c9                      	BREQ	UMESFD
                                 COMUN2:
000481 9503                      	INC		R16
000482 9300 0106                 	STS		U_DIA, R16
000484 cc15                      	RJMP	MAIN_LOOP
                                 
                                 UDIA:
000485 2700                      	CLR		R16
000486 9300 0106                 	STS		U_DIA, R16
000488 9100 0107                 	LDS		R16, D_DIA
00048a 9503                      	INC		R16
00048b 9300 0107                 	STS		D_DIA, R16
00048d cc0c                      	RJMP	MAIN_LOOP
                                 
                                 UMESF:
00048e e001                      	LDI		R16, 1
00048f 9300 0106                 	STS		U_DIA, R16
000491 2700                      	CLR		R16
000492 9300 0107                 	STS		D_DIA, R16
000494 9100 0108                 	LDS		R16, U_MES
000496 9503                      	INC		R16
000497 9300 0108                 	STS		U_MES, R16
000499 cc00                      	RJMP	MAIN_LOOP
                                 
                                 UMESFD:
00049a 2700                      	CLR		R16
00049b 9300 0109                 	STS		D_MES, R16
00049d 9300 0107                 	STS		D_DIA, R16
00049f e001                      	LDI		R16, 1
0004a0 9300 0108                 	STS		U_MES, R16
0004a2 9300 0106                 	STS		U_DIA, R16
0004a4 cbf5                      	RJMP	MAIN_LOOP
                                 
                                 // FUNCIONAMIENTO DE INTERRUPCIONES			
                                 // SE ACTIVA CON UN OVERFLOW
                                 TMR0_ISR:
0004a5 9170 010a                 	LDS		CTIMERS, TIEMPOR
0004a7 bd76                          OUT     TCNT0, CTIMERS
0004a8 9523                          INC     TIEMPO
0004a9 94f3                      	INC		CLEDS
0004aa 9518                          RETI
                                 
                                 TMR2_ISR:
0004ab 9553                      	INC		CAMBIADOR
0004ac 3054                      	CPI		CAMBIADOR, 4
0004ad f011                      	BREQ	RCAMBIADOR
                                 SIGUE:
0004ae 9563                      	INC		CALEDS
0004af 9518                      	RETI
                                 
                                 RCAMBIADOR:
0004b0 e050                      	LDI		CAMBIADOR, 0
0004b1 cffc                      	RJMP	SIGUE
                                 
                                 // SE ACTIVA AL PRECIONAR UN BOTON
                                 PCINT_ISR:
0004b2 9b33                      	SBIS    PINC, PC3   
0004b3 c007                          RJMP    CAMBIO      
0004b4 9b32                          SBIS    PINC, PC2   
0004b5 c030                          RJMP    BOTON3
0004b6 9b31                      	SBIS    PINC, PC1   
0004b7 c021                          RJMP    BOTON2      
0004b8 9b30                          SBIS    PINC, PC0   
0004b9 c007                          RJMP    BOTON1   
0004ba 9518                          RETI                
                                 
                                 CAMBIO:
0004bb 9513                      	INC		MODO				;CAMBIO DE MODO
0004bc 3015                      	CPI		MODO, 5
0004bd f009                      	BREQ	REINICIO
0004be 9518                      	RETI
                                 
                                 REINICIO:
0004bf 2711                      	CLR		MODO				; Si modo llego a 5 se reincia a 5
0004c0 9518                      	RETI
                                 
                                 BOTON1:							;Funcionamiento para boton 1
0004c1 3010                      	CPI		MODO, 0				;Se activa para apagar la alarma
0004c2 f049                      	BREQ	APALA
0004c3 3011                      	CPI		MODO, 1				;Se activa si estamos en modo config hora
0004c4 f071                      	BREQ	SUMA
0004c5 3012                      	CPI		MODO, 2				;Se activa si estamos en modo config hora
0004c6 f029                      	BREQ	APALA
0004c7 3013                      	CPI		MODO, 3				;Se activa si estamos en modo config fecha
0004c8 f051                      	BREQ	SUMA
0004c9 3014                      	CPI		MODO, 4
0004ca f041                      	BREQ	SUMA			;Se activa si estamos en modo config alarma
0004cb 9518                      	RETI
                                 
                                 APALA:
0004cc 2d0d                      	MOV		R16, ALAREN
0004cd 3001                      	CPI		R16, 1
0004ce f009                      	BREQ	APAGARALAR
0004cf 9518                      	RETI
                                 
                                 APAGARALAR:
0004d0 e001                      	LDI		R16, 1
0004d1 2ec0                      	MOV		STOPALAR, R16
0004d2 9518                      	RETI
                                 
                                 SUMA:
0004d3 9100 010c                 	LDS		R16, ACTISUM
0004d5 9503                      	INC		R16
0004d6 9300 010c                 	STS		ACTISUM, R16
0004d8 9518                      	RETI
                                 	 
                                 
                                 BOTON2:
0004d9 3011                      	CPI		MODO, 1
0004da f029                      	BREQ	RESTA			;Se activa si estamos en modo config hora
0004db 3013                      	CPI		MODO, 3
0004dc f019                      	BREQ	RESTA			;Se activa si estamos en modo config fecha
0004dd 3014                      	CPI		MODO, 4
0004de f009                      	BREQ	RESTA			;Se activa si estamos en modo config alarma
0004df 9518                      	RETI
                                 
                                 RESTA:
0004e0 9100 010d                 	LDS		R16, ACTIRES
0004e2 9503                      	INC		R16
0004e3 9300 010d                 	STS		ACTIRES, R16
0004e5 9518                      	RETI 
                                 
                                 BOTON3:
0004e6 3010                      	CPI		MODO, 0				;Se activa si estamos en modo hora
0004e7 f049                      	BREQ	HABIALAR
0004e8 3011                      	CPI		MODO, 1
0004e9 f069                      	BREQ	CAMBIARDISPLAY		;Se activa si estamos en modo config hora
0004ea 3012                      	CPI		MODO, 2				;Se activa si estamos en modo mes
0004eb f029                      	BREQ	HABIALAR
0004ec 3013                      	CPI		MODO, 3
0004ed f049                      	BREQ	CAMBIARDISPLAY		;Se activa si estamos en modo config fecha
0004ee 3014                      	CPI		MODO, 4
0004ef f039                      	BREQ	CAMBIARDISPLAY			;Se activa si estamos en modo config alarma
0004f0 9518                      	RETI
                                 
                                 HABIALAR:
0004f1 95a3                      	INC		HDALARM
0004f2 30a2                      	CPI		HDALARM, 2
0004f3 f009                      	BREQ	REALR
0004f4 9518                      	RETI
                                 REALR:
0004f5 27aa                      	CLR		HDALARM
0004f6 9518                      	RETI	
                                 
                                 CAMBIARDISPLAY:
0004f7 9100 010b                 	LDS		R16, MDISP
0004f9 9503                      	INC		R16
0004fa 9300 010b                 	STS		MDISP, R16
0004fc 9518                      	RETI
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   2 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   4 
r13:   3 r14:   9 r15:   4 r16: 470 r17:  22 r18:   4 r19:   0 r20:  19 
r21:   8 r22:   7 r23:   2 r24:   9 r25:  76 r26:   8 r27:   0 r28:   0 
r29:   0 r30:   3 r31:   3 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  : 115 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   1 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  12 cbi   :  32 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  27 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   : 113 cpse  :   0 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  36 jmp   :   4 
ld    :   0 ldd   :   0 ldi   :  58 lds   : 115 lpm   :   4 lsl   :   0 
lsr   :   0 mov   :  11 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :   9 pop   :   0 
push  :   0 rcall :   0 ret   :  11 reti  :  15 rjmp  : 120 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  28 sbic  :   0 sbis  :   4 
sbiw  :   0 sbr   :   0 sbrc  :  54 sbrs  :  52 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   : 136 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0009fa   2492     10   2502   32768   7.6%
[.dseg] 0x000100 0x000113      0     19     19    2048   0.9%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
