This is the testbench i made to check that the component divided the SLCK output from
a 1MHz clock to a 25kHz clock output (SCLK_o). 