bin2BCD.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6569/src/bin2BCD.v,
design_1_bin2BCD_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_bin2BCD_0_1/sim/design_1_bin2BCD_0_1.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../question1.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v,
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_4,../../../../question1.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v,
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,
seg7display.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7665/src/seg7display.v,
design_1_seg7display_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_seg7display_0_0/sim/design_1_seg7display_0_0.v,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
