--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.488ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/DP (SLICE_X104Y88.DI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.866 - 4.149)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y86.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X117Y87.A1     net (fanout=1)        0.540   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (1.105ns logic, 1.043ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (3.866 - 4.199)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y87.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X117Y87.A2     net (fanout=1)        0.610   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.524ns logic, 1.113ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.563 - 0.594)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X118Y86.A5     net (fanout=102)      1.247   debug_addr<4>
    SLICE_X118Y86.AMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X117Y87.A1     net (fanout=1)        0.540   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (0.880ns logic, 3.248ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf62/SP (SLICE_X104Y88.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.866 - 4.149)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y86.A      Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP
    SLICE_X116Y88.A2     net (fanout=1)        0.550   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<31>
    SLICE_X116Y88.A      Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X104Y88.CI     net (fanout=2)        0.512   debug_data<31>
    SLICE_X104Y88.CLK    Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (0.943ns logic, 1.062ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.332ns (3.866 - 4.198)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y88.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<31>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31
    SLICE_X116Y88.A1     net (fanout=1)        0.618   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<31>
    SLICE_X116Y88.A      Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X104Y88.CI     net (fanout=2)        0.512   debug_data<31>
    SLICE_X104Y88.CLK    Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.506ns logic, 1.130ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.563 - 0.594)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X117Y82.A2     net (fanout=102)      1.396   debug_addr<4>
    SLICE_X117Y82.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<15>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o<4>1
    SLICE_X116Y88.A3     net (fanout=32)       0.665   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_10_o
    SLICE_X116Y88.A      Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X104Y88.CI     net (fanout=2)        0.512   debug_data<31>
    SLICE_X104Y88.CLK    Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.731ns logic, 3.531ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/SP (SLICE_X104Y88.DI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.866 - 4.149)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y86.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X117Y87.A1     net (fanout=1)        0.540   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.959ns logic, 1.043ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (3.866 - 4.199)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y87.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X117Y87.A2     net (fanout=1)        0.610   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.378ns logic, 1.113ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.563 - 0.594)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X118Y86.A5     net (fanout=102)      1.247   debug_addr<4>
    SLICE_X118Y86.AMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X117Y87.A1     net (fanout=1)        0.540   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X117Y87.A      Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X104Y88.DI     net (fanout=1)        0.503   debug_data<30>
    SLICE_X104Y88.CLK    Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.734ns logic, 3.248ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/data_count_4 (SLICE_X58Y77.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/data_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/data_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y77.CQ      Tcko                  0.100   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X58Y77.B6      net (fanout=5)        0.091   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X58Y77.CLK     Tah         (-Th)     0.059   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/Mcount_data_count41
                                                       DISPLAY/P2S_SEG/data_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_LED/state_FSM_FFd2 (SLICE_X130Y60.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_LED/data_count_3 (FF)
  Destination:          DISPLAY/P2S_LED/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_LED/data_count_3 to DISPLAY/P2S_LED/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y60.DQ     Tcko                  0.100   DISPLAY/P2S_LED/data_count<3>
                                                       DISPLAY/P2S_LED/data_count_3
    SLICE_X130Y60.D5     net (fanout=3)        0.097   DISPLAY/P2S_LED/data_count<3>
    SLICE_X130Y60.CLK    Tah         (-Th)     0.059   DISPLAY/P2S_LED/state_FSM_FFd2
                                                       DISPLAY/P2S_LED/state_FSM_FFd2-In1
                                                       DISPLAY/P2S_LED/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_28 (SLICE_X64Y76.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_27 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_27 to DISPLAY/P2S_SEG/buff_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y76.BQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<31>
                                                       DISPLAY/P2S_SEG/buff_27
    SLICE_X64Y76.A4      net (fanout=1)        0.122   DISPLAY/P2S_SEG/buff<27>
    SLICE_X64Y76.CLK     Tah         (-Th)     0.045   DISPLAY/P2S_SEG/buff<38>
                                                       DISPLAY/P2S_SEG/Mmux__n0110201
                                                       DISPLAY/P2S_SEG/buff_28
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.055ns logic, 0.122ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X3Y36.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X104Y88.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh58/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf62/DP/CLK
  Location pin: SLICE_X104Y88.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 966665 paths analyzed, 4218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.365ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X115Y77.B6), 211 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 6)
  Clock Path Skew:      -0.269ns (3.861 - 4.130)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X119Y75.C1     net (fanout=102)      1.679   debug_addr<4>
    SLICE_X119Y75.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2945
    SLICE_X119Y75.D4     net (fanout=1)        0.236   MIPS/mux2944
    SLICE_X119Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2946
    SLICE_X115Y77.C1     net (fanout=1)        0.637   MIPS/mux2945
    SLICE_X115Y77.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X115Y77.B6     net (fanout=1)        0.099   MIPS/mux2947
    SLICE_X115Y77.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (0.580ns logic, 3.609ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 6)
  Clock Path Skew:      -0.270ns (3.861 - 4.131)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y87.AQ      Tcko                  0.259   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X85Y87.C2      net (fanout=6)        0.475   VGA/v_count<4>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X119Y75.C1     net (fanout=102)      1.679   debug_addr<4>
    SLICE_X119Y75.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2945
    SLICE_X119Y75.D4     net (fanout=1)        0.236   MIPS/mux2944
    SLICE_X119Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2946
    SLICE_X115Y77.C1     net (fanout=1)        0.637   MIPS/mux2945
    SLICE_X115Y77.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X115Y77.B6     net (fanout=1)        0.099   MIPS/mux2947
    SLICE_X115Y77.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (0.580ns logic, 3.599ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 6)
  Clock Path Skew:      -0.269ns (3.861 - 4.130)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.DQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X85Y87.C3      net (fanout=8)        0.405   VGA/v_count<3>
    SLICE_X85Y87.CMUX    Tilo                  0.141   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X119Y75.C1     net (fanout=102)      1.679   debug_addr<4>
    SLICE_X119Y75.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2945
    SLICE_X119Y75.D4     net (fanout=1)        0.236   MIPS/mux2944
    SLICE_X119Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<7>
                                                       MIPS/mux2946
    SLICE_X115Y77.C1     net (fanout=1)        0.637   MIPS/mux2945
    SLICE_X115Y77.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2948
    SLICE_X115Y77.B6     net (fanout=1)        0.099   MIPS/mux2947
    SLICE_X115Y77.CLK    Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.582ns logic, 3.529ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X114Y78.B6), 189 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 5)
  Clock Path Skew:      -0.268ns (3.862 - 4.130)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X123Y76.C4     net (fanout=102)      1.613   debug_addr<4>
    SLICE_X123Y76.CMUX   Tilo                  0.244   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<3>
                                                       MIPS/mux2746_G
                                                       MIPS/mux2746
    SLICE_X114Y78.C1     net (fanout=1)        0.723   MIPS/mux2745
    SLICE_X114Y78.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X114Y78.B6     net (fanout=1)        0.106   MIPS/mux2747
    SLICE_X114Y78.CLK    Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.706ns logic, 3.400ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 5)
  Clock Path Skew:      -0.269ns (3.862 - 4.131)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y87.AQ      Tcko                  0.259   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X85Y87.C2      net (fanout=6)        0.475   VGA/v_count<4>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X123Y76.C4     net (fanout=102)      1.613   debug_addr<4>
    SLICE_X123Y76.CMUX   Tilo                  0.244   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<3>
                                                       MIPS/mux2746_G
                                                       MIPS/mux2746
    SLICE_X114Y78.C1     net (fanout=1)        0.723   MIPS/mux2745
    SLICE_X114Y78.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X114Y78.B6     net (fanout=1)        0.106   MIPS/mux2747
    SLICE_X114Y78.CLK    Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.706ns logic, 3.390ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.268ns (3.862 - 4.130)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y86.BQ      Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X85Y87.C1      net (fanout=8)        0.485   VGA/v_count<1>
    SLICE_X85Y87.CMUX    Tilo                  0.139   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X86Y86.B1      net (fanout=31)       0.473   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X86Y86.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X123Y76.D5     net (fanout=102)      1.600   debug_addr<4>
    SLICE_X123Y76.CMUX   Topdc                 0.242   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<3>
                                                       MIPS/mux2746_F
                                                       MIPS/mux2746
    SLICE_X114Y78.C1     net (fanout=1)        0.723   MIPS/mux2745
    SLICE_X114Y78.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X114Y78.B6     net (fanout=1)        0.106   MIPS/mux2747
    SLICE_X114Y78.CLK    Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (0.704ns logic, 3.387ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25 (SLICE_X119Y90.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.492ns (3.873 - 4.365)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y22.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X131Y75.D1     net (fanout=5)        2.033   BTN_SCAN/result<16>
    SLICE_X131Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X119Y90.CE     net (fanout=120)      1.160   MIPS/MIPS_CORE/exe_en
    SLICE_X119Y90.CLK    Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<28>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.531ns logic, 3.193ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.402ns (1.009 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y2.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X131Y75.D4     net (fanout=109)      2.090   rst_all
    SLICE_X131Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X119Y90.CE     net (fanout=120)      1.160   MIPS/MIPS_CORE/exe_en
    SLICE_X119Y90.CLK    Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<28>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (0.503ns logic, 3.250ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.570 - 0.649)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y75.AQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X131Y75.D5     net (fanout=2)        0.235   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X131Y75.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X119Y90.CE     net (fanout=120)      1.160   MIPS/MIPS_CORE/exe_en
    SLICE_X119Y90.CLK    Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<28>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_25
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.467ns logic, 1.395ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_26 (SLICE_X125Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_26 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.366 - 0.332)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_26 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y92.CQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<26>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_26
    SLICE_X125Y91.CX     net (fanout=1)        0.105   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<26>
    SLICE_X125Y91.CLK    Tckdi       (-Th)     0.041   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<27>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_26
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.059ns logic, 0.105ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_18 (SLICE_X127Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_18 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_18 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y82.CQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<18>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_18
    SLICE_X127Y83.CX     net (fanout=1)        0.097   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<18>
    SLICE_X127Y83.CLK    Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<19>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_18
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.053ns logic, 0.097ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1 (SLICE_X125Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.351 - 0.322)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y76.BQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<3>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1
    SLICE_X125Y74.BX     net (fanout=1)        0.114   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<1>
    SLICE_X125Y74.CLK    Tckdi       (-Th)     0.038   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<3>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.062ns logic, 0.114ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X5Y33.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X5Y33.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X114Y80.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.436ns|            0|            0|            0|      1016330|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.488ns|          N/A|            0|            0|        49665|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     23.365ns|          N/A|            0|            0|       966665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.218|    5.413|    3.093|         |
CLK_200M_P     |    7.218|    5.413|    3.093|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.218|    5.413|    3.093|         |
CLK_200M_P     |    7.218|    5.413|    3.093|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1016330 paths, 0 nets, and 7566 connections

Design statistics:
   Minimum period:  23.365ns{1}   (Maximum frequency:  42.799MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 15:43:05 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5284 MB



