
STM32F4_DSP_3_IIR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d51c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  0800d6a4  0800d6a4  0001d6a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7bc  0800d7bc  000205ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7bc  0800d7bc  0001d7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7c4  0800d7c4  000205ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7c4  0800d7c4  0001d7c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7c8  0800d7c8  0001d7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005ec  20000000  0800d7cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000205ec  2**0
                  CONTENTS
 10 .bss          00002cac  200005ec  200005ec  000205ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003298  20003298  000205ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000205ec  2**0
                  CONTENTS, READONLY
 13 .comment      000000c2  00000000  00000000  0002061c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019324  00000000  00000000  000206de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000046e1  00000000  00000000  00039a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015d8  00000000  00000000  0003e0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000108a  00000000  00000000  0003f6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000257b0  00000000  00000000  0004074a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001dfcd  00000000  00000000  00065efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce1c5  00000000  00000000  00083ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005c34  00000000  00000000  0015208c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  00157cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200005ec 	.word	0x200005ec
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d68c 	.word	0x0800d68c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200005f0 	.word	0x200005f0
 80001c4:	0800d68c 	.word	0x0800d68c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b088      	sub	sp, #32
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
		//--- IIR structure ---
		arm_biquad_casd_df1_inst_f32 S;

		//--- write IIR coeffs to the CMSIS compatible array
		uint16_t i,k=0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	83bb      	strh	r3, [r7, #28]
		for (i=0; i<NUM_SECTIONS ; i++)
 80004ce:	2300      	movs	r3, #0
 80004d0:	83fb      	strh	r3, [r7, #30]
 80004d2:	e05c      	b.n	800058e <main+0xca>
		{
			coeffs[k++] = b[i][0];
 80004d4:	8bfa      	ldrh	r2, [r7, #30]
 80004d6:	8bbb      	ldrh	r3, [r7, #28]
 80004d8:	1c59      	adds	r1, r3, #1
 80004da:	83b9      	strh	r1, [r7, #28]
 80004dc:	4618      	mov	r0, r3
 80004de:	4979      	ldr	r1, [pc, #484]	; (80006c4 <main+0x200>)
 80004e0:	4613      	mov	r3, r2
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	4413      	add	r3, r2
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	440b      	add	r3, r1
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	4976      	ldr	r1, [pc, #472]	; (80006c8 <main+0x204>)
 80004ee:	0083      	lsls	r3, r0, #2
 80004f0:	440b      	add	r3, r1
 80004f2:	601a      	str	r2, [r3, #0]
			coeffs[k++] = b[i][1];
 80004f4:	8bfa      	ldrh	r2, [r7, #30]
 80004f6:	8bbb      	ldrh	r3, [r7, #28]
 80004f8:	1c59      	adds	r1, r3, #1
 80004fa:	83b9      	strh	r1, [r7, #28]
 80004fc:	4618      	mov	r0, r3
 80004fe:	4971      	ldr	r1, [pc, #452]	; (80006c4 <main+0x200>)
 8000500:	4613      	mov	r3, r2
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	4413      	add	r3, r2
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	440b      	add	r3, r1
 800050a:	3304      	adds	r3, #4
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	496e      	ldr	r1, [pc, #440]	; (80006c8 <main+0x204>)
 8000510:	0083      	lsls	r3, r0, #2
 8000512:	440b      	add	r3, r1
 8000514:	601a      	str	r2, [r3, #0]
			coeffs[k++] = b[i][2];
 8000516:	8bfa      	ldrh	r2, [r7, #30]
 8000518:	8bbb      	ldrh	r3, [r7, #28]
 800051a:	1c59      	adds	r1, r3, #1
 800051c:	83b9      	strh	r1, [r7, #28]
 800051e:	4618      	mov	r0, r3
 8000520:	4968      	ldr	r1, [pc, #416]	; (80006c4 <main+0x200>)
 8000522:	4613      	mov	r3, r2
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	4413      	add	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	440b      	add	r3, r1
 800052c:	3308      	adds	r3, #8
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4965      	ldr	r1, [pc, #404]	; (80006c8 <main+0x204>)
 8000532:	0083      	lsls	r3, r0, #2
 8000534:	440b      	add	r3, r1
 8000536:	601a      	str	r2, [r3, #0]
			coeffs[k++] = -a[i][1];
 8000538:	8bfa      	ldrh	r2, [r7, #30]
 800053a:	4964      	ldr	r1, [pc, #400]	; (80006cc <main+0x208>)
 800053c:	4613      	mov	r3, r2
 800053e:	005b      	lsls	r3, r3, #1
 8000540:	4413      	add	r3, r2
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	440b      	add	r3, r1
 8000546:	3304      	adds	r3, #4
 8000548:	edd3 7a00 	vldr	s15, [r3]
 800054c:	8bbb      	ldrh	r3, [r7, #28]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	83ba      	strh	r2, [r7, #28]
 8000552:	eef1 7a67 	vneg.f32	s15, s15
 8000556:	4a5c      	ldr	r2, [pc, #368]	; (80006c8 <main+0x204>)
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	4413      	add	r3, r2
 800055c:	edc3 7a00 	vstr	s15, [r3]
			coeffs[k++] = -a[i][2];
 8000560:	8bfa      	ldrh	r2, [r7, #30]
 8000562:	495a      	ldr	r1, [pc, #360]	; (80006cc <main+0x208>)
 8000564:	4613      	mov	r3, r2
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	4413      	add	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	440b      	add	r3, r1
 800056e:	3308      	adds	r3, #8
 8000570:	edd3 7a00 	vldr	s15, [r3]
 8000574:	8bbb      	ldrh	r3, [r7, #28]
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	83ba      	strh	r2, [r7, #28]
 800057a:	eef1 7a67 	vneg.f32	s15, s15
 800057e:	4a52      	ldr	r2, [pc, #328]	; (80006c8 <main+0x204>)
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	4413      	add	r3, r2
 8000584:	edc3 7a00 	vstr	s15, [r3]
		for (i=0; i<NUM_SECTIONS ; i++)
 8000588:	8bfb      	ldrh	r3, [r7, #30]
 800058a:	3301      	adds	r3, #1
 800058c:	83fb      	strh	r3, [r7, #30]
 800058e:	8bfb      	ldrh	r3, [r7, #30]
 8000590:	2b03      	cmp	r3, #3
 8000592:	d99f      	bls.n	80004d4 <main+0x10>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f001 fd7e 	bl	8002094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f8aa 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 f9e2 	bl	8000964 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a0:	f000 f9c0 	bl	8000924 <MX_DMA_Init>
  MX_I2C1_Init();
 80005a4:	f000 f92a 	bl	80007fc <MX_I2C1_Init>
  MX_I2S3_Init();
 80005a8:	f000 f956 	bl	8000858 <MX_I2S3_Init>
  MX_SPI1_Init();
 80005ac:	f000 f984 	bl	80008b8 <MX_SPI1_Init>
  MX_CRC_Init();
 80005b0:	f000 f908 	bl	80007c4 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 80005b4:	f00a f81c 	bl	800a5f0 <MX_PDM2PCM_Init>
  MX_USB_DEVICE_Init();
 80005b8:	f00a f844 	bl	800a644 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  	  	//--- Call IIR init function
    	arm_biquad_cascade_df1_init_f32(&S, NUM_SECTIONS, &(coeffs[0]), &(state[0]));
 80005bc:	1d38      	adds	r0, r7, #4
 80005be:	4b44      	ldr	r3, [pc, #272]	; (80006d0 <main+0x20c>)
 80005c0:	4a41      	ldr	r2, [pc, #260]	; (80006c8 <main+0x204>)
 80005c2:	2104      	movs	r1, #4
 80005c4:	f001 fd49 	bl	800205a <arm_biquad_cascade_df1_init_f32>

    	/*** Initialize the Audio codec (I2S, I2C, IOExpander, IOs...) ***/
    	if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 80, SAMPLING_FREQ) != AUDIO_OK)
 80005c8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80005cc:	2150      	movs	r1, #80	; 0x50
 80005ce:	2004      	movs	r0, #4
 80005d0:	f001 f988 	bl	80018e4 <BSP_AUDIO_OUT_Init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <main+0x11a>
    	{
    		Error_Handler();
 80005da:	f000 fad3 	bl	8000b84 <Error_Handler>
    	}

    	/*** Test Signal generation ***/
    	for(int index = 0; index < TEST_LENGTH_SAMPLES; index++)
 80005de:	2300      	movs	r3, #0
 80005e0:	61bb      	str	r3, [r7, #24]
 80005e2:	e002      	b.n	80005ea <main+0x126>
 80005e4:	69bb      	ldr	r3, [r7, #24]
 80005e6:	3301      	adds	r3, #1
 80005e8:	61bb      	str	r3, [r7, #24]
 80005ea:	69bb      	ldr	r3, [r7, #24]
 80005ec:	2bff      	cmp	r3, #255	; 0xff
 80005ee:	ddf9      	ble.n	80005e4 <main+0x120>
    	{
    	  	//Test signal 1000 Hz + 2000 Hz + 3000 Hz
    	   	//testInput_f32[index] = ( 30000*sin(32*2*PI*index/TEST_LENGTH_SAMPLES) + 20000*sin(64*2*PI*index/TEST_LENGTH_SAMPLES) + 15000*sin(96*2*PI*index/TEST_LENGTH_SAMPLES));
    	}

    	for(int index = 0; index < TEST_LENGTH_SAMPLES; index++)
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
 80005f4:	e013      	b.n	800061e <main+0x15a>
    	{
    		// vienetinis impulsas
    	    if (index == 10) {
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	2b0a      	cmp	r3, #10
 80005fa:	d106      	bne.n	800060a <main+0x146>
    	    	testInput_f32[index] = 20000;
 80005fc:	4a35      	ldr	r2, [pc, #212]	; (80006d4 <main+0x210>)
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	4413      	add	r3, r2
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <main+0x214>)
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	e006      	b.n	8000618 <main+0x154>
    	    } else {
    	    	testInput_f32[index] = 0;
 800060a:	4a32      	ldr	r2, [pc, #200]	; (80006d4 <main+0x210>)
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	4413      	add	r3, r2
 8000612:	f04f 0200 	mov.w	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
    	for(int index = 0; index < TEST_LENGTH_SAMPLES; index++)
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	3301      	adds	r3, #1
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	2bff      	cmp	r3, #255	; 0xff
 8000622:	dde8      	ble.n	80005f6 <main+0x132>




    	/*** Perform IIR filtering operation ***/
    	for (k=0; k < NUMBLOCKS; k++)
 8000624:	2300      	movs	r3, #0
 8000626:	83bb      	strh	r3, [r7, #28]
 8000628:	e010      	b.n	800064c <main+0x188>
    	{
    		arm_biquad_cascade_df1_f32 (&S, inputF32 + (k*BLOCKSIZE), outputF32 + (k*BLOCKSIZE), BLOCKSIZE);
 800062a:	4b2c      	ldr	r3, [pc, #176]	; (80006dc <main+0x218>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	8bbb      	ldrh	r3, [r7, #28]
 8000630:	01db      	lsls	r3, r3, #7
 8000632:	18d1      	adds	r1, r2, r3
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <main+0x21c>)
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	8bbb      	ldrh	r3, [r7, #28]
 800063a:	01db      	lsls	r3, r3, #7
 800063c:	441a      	add	r2, r3
 800063e:	1d38      	adds	r0, r7, #4
 8000640:	2320      	movs	r3, #32
 8000642:	f001 fb8f 	bl	8001d64 <arm_biquad_cascade_df1_f32>
    	for (k=0; k < NUMBLOCKS; k++)
 8000646:	8bbb      	ldrh	r3, [r7, #28]
 8000648:	3301      	adds	r3, #1
 800064a:	83bb      	strh	r3, [r7, #28]
 800064c:	8bbb      	ldrh	r3, [r7, #28]
 800064e:	2b07      	cmp	r3, #7
 8000650:	d9eb      	bls.n	800062a <main+0x166>
    	}

    	/*** Fill Output Buffer ***/
    	for(int i = 0; i < TEST_LENGTH_SAMPLES; i++)
 8000652:	2300      	movs	r3, #0
 8000654:	613b      	str	r3, [r7, #16]
 8000656:	e023      	b.n	80006a0 <main+0x1dc>
    	{
    		OutputBuffer[i<<1] = (int16_t)testInput_f32[i];
 8000658:	4a1e      	ldr	r2, [pc, #120]	; (80006d4 <main+0x210>)
 800065a:	693b      	ldr	r3, [r7, #16]
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4413      	add	r3, r2
 8000660:	edd3 7a00 	vldr	s15, [r3]
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800066c:	ee17 2a90 	vmov	r2, s15
 8000670:	b211      	sxth	r1, r2
 8000672:	4a1c      	ldr	r2, [pc, #112]	; (80006e4 <main+0x220>)
 8000674:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	    OutputBuffer[(i<<1)+1] = (int16_t)testOutput_f32[i];
 8000678:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <main+0x224>)
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	4413      	add	r3, r2
 8000680:	edd3 7a00 	vldr	s15, [r3]
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	3301      	adds	r3, #1
 800068a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800068e:	ee17 2a90 	vmov	r2, s15
 8000692:	b211      	sxth	r1, r2
 8000694:	4a13      	ldr	r2, [pc, #76]	; (80006e4 <main+0x220>)
 8000696:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	for(int i = 0; i < TEST_LENGTH_SAMPLES; i++)
 800069a:	693b      	ldr	r3, [r7, #16]
 800069c:	3301      	adds	r3, #1
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	693b      	ldr	r3, [r7, #16]
 80006a2:	2bff      	cmp	r3, #255	; 0xff
 80006a4:	ddd8      	ble.n	8000658 <main+0x194>
    	}

    	/*** Start Audio play ***/
    	BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], TEST_LENGTH_SAMPLES*2);
 80006a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006aa:	480e      	ldr	r0, [pc, #56]	; (80006e4 <main+0x220>)
 80006ac:	f001 f968 	bl	8001980 <BSP_AUDIO_OUT_Play>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80006b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006b4:	480d      	ldr	r0, [pc, #52]	; (80006ec <main+0x228>)
 80006b6:	f002 fd30 	bl	800311a <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 80006ba:	20fa      	movs	r0, #250	; 0xfa
 80006bc:	f001 fd5c 	bl	8002178 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80006c0:	e7f6      	b.n	80006b0 <main+0x1ec>
 80006c2:	bf00      	nop
 80006c4:	20000408 	.word	0x20000408
 80006c8:	20001368 	.word	0x20001368
 80006cc:	20000438 	.word	0x20000438
 80006d0:	200013b8 	.word	0x200013b8
 80006d4:	20000b68 	.word	0x20000b68
 80006d8:	469c4000 	.word	0x469c4000
 80006dc:	20000400 	.word	0x20000400
 80006e0:	20000404 	.word	0x20000404
 80006e4:	20000768 	.word	0x20000768
 80006e8:	20000f68 	.word	0x20000f68
 80006ec:	40020c00 	.word	0x40020c00

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	; 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2230      	movs	r2, #48	; 0x30
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f00c fbac 	bl	800ce5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	2300      	movs	r3, #0
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	4b28      	ldr	r3, [pc, #160]	; (80007bc <SystemClock_Config+0xcc>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071c:	4a27      	ldr	r2, [pc, #156]	; (80007bc <SystemClock_Config+0xcc>)
 800071e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000722:	6413      	str	r3, [r2, #64]	; 0x40
 8000724:	4b25      	ldr	r3, [pc, #148]	; (80007bc <SystemClock_Config+0xcc>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	4b22      	ldr	r3, [pc, #136]	; (80007c0 <SystemClock_Config+0xd0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <SystemClock_Config+0xd0>)
 800073a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <SystemClock_Config+0xd0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074c:	2301      	movs	r3, #1
 800074e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000754:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000756:	2302      	movs	r3, #2
 8000758:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800075e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000760:	2308      	movs	r3, #8
 8000762:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000764:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000768:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076a:	2302      	movs	r3, #2
 800076c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800076e:	2307      	movs	r3, #7
 8000770:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 0320 	add.w	r3, r7, #32
 8000776:	4618      	mov	r0, r3
 8000778:	f005 fcf2 	bl	8006160 <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000782:	f000 f9ff 	bl	8000b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2302      	movs	r3, #2
 800078c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000792:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000796:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000798:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800079c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	2105      	movs	r1, #5
 80007a4:	4618      	mov	r0, r3
 80007a6:	f005 ff53 	bl	8006650 <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007b0:	f000 f9e8 	bl	8000b84 <Error_Handler>
  }
}
 80007b4:	bf00      	nop
 80007b6:	3750      	adds	r7, #80	; 0x50
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40007000 	.word	0x40007000

080007c4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <MX_CRC_Init+0x30>)
 80007ca:	4a0b      	ldr	r2, [pc, #44]	; (80007f8 <MX_CRC_Init+0x34>)
 80007cc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007ce:	4809      	ldr	r0, [pc, #36]	; (80007f4 <MX_CRC_Init+0x30>)
 80007d0:	f001 fe07 	bl	80023e2 <HAL_CRC_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80007da:	f000 f9d3 	bl	8000b84 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 80007de:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <MX_CRC_Init+0x30>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	689a      	ldr	r2, [r3, #8]
 80007e4:	4b03      	ldr	r3, [pc, #12]	; (80007f4 <MX_CRC_Init+0x30>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f042 0201 	orr.w	r2, r2, #1
 80007ec:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2000060c 	.word	0x2000060c
 80007f8:	40023000 	.word	0x40023000

080007fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <MX_I2C1_Init+0x50>)
 8000802:	4a13      	ldr	r2, [pc, #76]	; (8000850 <MX_I2C1_Init+0x54>)
 8000804:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_I2C1_Init+0x50>)
 8000808:	4a12      	ldr	r2, [pc, #72]	; (8000854 <MX_I2C1_Init+0x58>)
 800080a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_I2C1_Init+0x50>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <MX_I2C1_Init+0x50>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_I2C1_Init+0x50>)
 800081a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800081e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b0a      	ldr	r3, [pc, #40]	; (800084c <MX_I2C1_Init+0x50>)
 8000822:	2200      	movs	r2, #0
 8000824:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_I2C1_Init+0x50>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <MX_I2C1_Init+0x50>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_I2C1_Init+0x50>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000838:	4804      	ldr	r0, [pc, #16]	; (800084c <MX_I2C1_Init+0x50>)
 800083a:	f002 fc89 	bl	8003150 <HAL_I2C_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000844:	f000 f99e 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000614 	.word	0x20000614
 8000850:	40005400 	.word	0x40005400
 8000854:	000186a0 	.word	0x000186a0

08000858 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800085c:	4b13      	ldr	r3, [pc, #76]	; (80008ac <MX_I2S3_Init+0x54>)
 800085e:	4a14      	ldr	r2, [pc, #80]	; (80008b0 <MX_I2S3_Init+0x58>)
 8000860:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000862:	4b12      	ldr	r3, [pc, #72]	; (80008ac <MX_I2S3_Init+0x54>)
 8000864:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000868:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <MX_I2S3_Init+0x54>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <MX_I2S3_Init+0x54>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000876:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <MX_I2S3_Init+0x54>)
 8000878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800087c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <MX_I2S3_Init+0x54>)
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <MX_I2S3_Init+0x5c>)
 8000882:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000884:	4b09      	ldr	r3, [pc, #36]	; (80008ac <MX_I2S3_Init+0x54>)
 8000886:	2200      	movs	r2, #0
 8000888:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800088a:	4b08      	ldr	r3, [pc, #32]	; (80008ac <MX_I2S3_Init+0x54>)
 800088c:	2200      	movs	r2, #0
 800088e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <MX_I2S3_Init+0x54>)
 8000892:	2200      	movs	r2, #0
 8000894:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000896:	4805      	ldr	r0, [pc, #20]	; (80008ac <MX_I2S3_Init+0x54>)
 8000898:	f003 fc58 	bl	800414c <HAL_I2S_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008a2:	f000 f96f 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000668 	.word	0x20000668
 80008b0:	40003c00 	.word	0x40003c00
 80008b4:	00017700 	.word	0x00017700

080008b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008bc:	4b17      	ldr	r3, [pc, #92]	; (800091c <MX_SPI1_Init+0x64>)
 80008be:	4a18      	ldr	r2, [pc, #96]	; (8000920 <MX_SPI1_Init+0x68>)
 80008c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008c2:	4b16      	ldr	r3, [pc, #88]	; (800091c <MX_SPI1_Init+0x64>)
 80008c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <MX_SPI1_Init+0x64>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <MX_SPI1_Init+0x64>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_SPI1_Init+0x64>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_SPI1_Init+0x64>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_SPI1_Init+0x64>)
 80008e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_SPI1_Init+0x64>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f0:	4b0a      	ldr	r3, [pc, #40]	; (800091c <MX_SPI1_Init+0x64>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_SPI1_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <MX_SPI1_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <MX_SPI1_Init+0x64>)
 8000904:	220a      	movs	r2, #10
 8000906:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000908:	4804      	ldr	r0, [pc, #16]	; (800091c <MX_SPI1_Init+0x64>)
 800090a:	f006 fa19 	bl	8006d40 <HAL_SPI_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000914:	f000 f936 	bl	8000b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	20000710 	.word	0x20000710
 8000920:	40013000 	.word	0x40013000

08000924 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <MX_DMA_Init+0x3c>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <MX_DMA_Init+0x3c>)
 8000934:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_DMA_Init+0x3c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	2010      	movs	r0, #16
 800094c:	f001 fd13 	bl	8002376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000950:	2010      	movs	r0, #16
 8000952:	f001 fd2c 	bl	80023ae <HAL_NVIC_EnableIRQ>

}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800

08000964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	; 0x30
 8000968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
 800097e:	4b72      	ldr	r3, [pc, #456]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a71      	ldr	r2, [pc, #452]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 8000984:	f043 0310 	orr.w	r3, r3, #16
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b6f      	ldr	r3, [pc, #444]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0310 	and.w	r3, r3, #16
 8000992:	61bb      	str	r3, [r7, #24]
 8000994:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
 800099a:	4b6b      	ldr	r3, [pc, #428]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a6a      	ldr	r2, [pc, #424]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009a0:	f043 0304 	orr.w	r3, r3, #4
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b68      	ldr	r3, [pc, #416]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f003 0304 	and.w	r3, r3, #4
 80009ae:	617b      	str	r3, [r7, #20]
 80009b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b64      	ldr	r3, [pc, #400]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a63      	ldr	r2, [pc, #396]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b61      	ldr	r3, [pc, #388]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	4b5d      	ldr	r3, [pc, #372]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4a5c      	ldr	r2, [pc, #368]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4b5a      	ldr	r3, [pc, #360]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	4b56      	ldr	r3, [pc, #344]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	4a55      	ldr	r2, [pc, #340]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	6313      	str	r3, [r2, #48]	; 0x30
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b4f      	ldr	r3, [pc, #316]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a4e      	ldr	r2, [pc, #312]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b4c      	ldr	r3, [pc, #304]	; (8000b48 <MX_GPIO_Init+0x1e4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0308 	and.w	r3, r3, #8
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2108      	movs	r1, #8
 8000a26:	4849      	ldr	r0, [pc, #292]	; (8000b4c <MX_GPIO_Init+0x1e8>)
 8000a28:	f002 fb5e 	bl	80030e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2101      	movs	r1, #1
 8000a30:	4847      	ldr	r0, [pc, #284]	; (8000b50 <MX_GPIO_Init+0x1ec>)
 8000a32:	f002 fb59 	bl	80030e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a36:	2200      	movs	r2, #0
 8000a38:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000a3c:	4845      	ldr	r0, [pc, #276]	; (8000b54 <MX_GPIO_Init+0x1f0>)
 8000a3e:	f002 fb53 	bl	80030e8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a42:	2308      	movs	r3, #8
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	483c      	ldr	r0, [pc, #240]	; (8000b4c <MX_GPIO_Init+0x1e8>)
 8000a5a:	f002 f8ad 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	4836      	ldr	r0, [pc, #216]	; (8000b50 <MX_GPIO_Init+0x1ec>)
 8000a76:	f002 f89f 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a8a:	2305      	movs	r3, #5
 8000a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	4619      	mov	r1, r3
 8000a94:	482e      	ldr	r0, [pc, #184]	; (8000b50 <MX_GPIO_Init+0x1ec>)
 8000a96:	f002 f88f 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a9e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000aa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 031c 	add.w	r3, r7, #28
 8000aac:	4619      	mov	r1, r3
 8000aae:	482a      	ldr	r0, [pc, #168]	; (8000b58 <MX_GPIO_Init+0x1f4>)
 8000ab0:	f002 f882 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4825      	ldr	r0, [pc, #148]	; (8000b5c <MX_GPIO_Init+0x1f8>)
 8000ac8:	f002 f876 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ade:	2305      	movs	r3, #5
 8000ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ae2:	f107 031c 	add.w	r3, r7, #28
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	481c      	ldr	r0, [pc, #112]	; (8000b5c <MX_GPIO_Init+0x1f8>)
 8000aea:	f002 f865 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000aee:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000af2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af4:	2301      	movs	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b00:	f107 031c 	add.w	r3, r7, #28
 8000b04:	4619      	mov	r1, r3
 8000b06:	4813      	ldr	r0, [pc, #76]	; (8000b54 <MX_GPIO_Init+0x1f0>)
 8000b08:	f002 f856 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b0c:	2320      	movs	r3, #32
 8000b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b10:	2300      	movs	r3, #0
 8000b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 031c 	add.w	r3, r7, #28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480d      	ldr	r0, [pc, #52]	; (8000b54 <MX_GPIO_Init+0x1f0>)
 8000b20:	f002 f84a 	bl	8002bb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b24:	2302      	movs	r3, #2
 8000b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b28:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	4619      	mov	r1, r3
 8000b38:	4804      	ldr	r0, [pc, #16]	; (8000b4c <MX_GPIO_Init+0x1e8>)
 8000b3a:	f002 f83d 	bl	8002bb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	; 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	40020800 	.word	0x40020800
 8000b54:	40020c00 	.word	0x40020c00
 8000b58:	40020000 	.word	0x40020000
 8000b5c:	40020400 	.word	0x40020400

08000b60 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

	/*** Back to Buffer beginning ***/
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], TEST_LENGTH_SAMPLES*2);
 8000b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b68:	4804      	ldr	r0, [pc, #16]	; (8000b7c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 8000b6a:	f000 ff33 	bl	80019d4 <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000b6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b72:	4803      	ldr	r0, [pc, #12]	; (8000b80 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8000b74:	f002 fad1 	bl	800311a <HAL_GPIO_TogglePin>
	}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20000768 	.word	0x20000768
 8000b80:	40020c00 	.word	0x40020c00

08000b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8e:	4803      	ldr	r0, [pc, #12]	; (8000b9c <Error_Handler+0x18>)
 8000b90:	f002 faaa 	bl	80030e8 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b94:	b672      	cpsid	i
}
 8000b96:	bf00      	nop
  __disable_irq();
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <Error_Handler+0x14>
 8000b9a:	bf00      	nop
 8000b9c:	40020c00 	.word	0x40020c00

08000ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	4b10      	ldr	r3, [pc, #64]	; (8000bec <HAL_MspInit+0x4c>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bae:	4a0f      	ldr	r2, [pc, #60]	; (8000bec <HAL_MspInit+0x4c>)
 8000bb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <HAL_MspInit+0x4c>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	603b      	str	r3, [r7, #0]
 8000bc6:	4b09      	ldr	r3, [pc, #36]	; (8000bec <HAL_MspInit+0x4c>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	4a08      	ldr	r2, [pc, #32]	; (8000bec <HAL_MspInit+0x4c>)
 8000bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd2:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_MspInit+0x4c>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bda:	603b      	str	r3, [r7, #0]
 8000bdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bde:	2007      	movs	r0, #7
 8000be0:	f001 fbbe 	bl	8002360 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40023800 	.word	0x40023800

08000bf0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a0b      	ldr	r2, [pc, #44]	; (8000c2c <HAL_CRC_MspInit+0x3c>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d10d      	bne.n	8000c1e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <HAL_CRC_MspInit+0x40>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a09      	ldr	r2, [pc, #36]	; (8000c30 <HAL_CRC_MspInit+0x40>)
 8000c0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <HAL_CRC_MspInit+0x40>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000c1e:	bf00      	nop
 8000c20:	3714      	adds	r7, #20
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	40023000 	.word	0x40023000
 8000c30:	40023800 	.word	0x40023800

08000c34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	; 0x28
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a19      	ldr	r2, [pc, #100]	; (8000cb8 <HAL_I2C_MspInit+0x84>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d12c      	bne.n	8000cb0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a17      	ldr	r2, [pc, #92]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c72:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c78:	2312      	movs	r3, #18
 8000c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c84:	2304      	movs	r3, #4
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <HAL_I2C_MspInit+0x8c>)
 8000c90:	f001 ff92 	bl	8002bb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	4a07      	ldr	r2, [pc, #28]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000c9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ca2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <HAL_I2C_MspInit+0x88>)
 8000ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000cb0:	bf00      	nop
 8000cb2:	3728      	adds	r7, #40	; 0x28
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40005400 	.word	0x40005400
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40020400 	.word	0x40020400

08000cc4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <HAL_I2C_MspDeInit+0x38>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d10e      	bne.n	8000cf4 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_I2C_MspDeInit+0x3c>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	4a09      	ldr	r2, [pc, #36]	; (8000d00 <HAL_I2C_MspDeInit+0x3c>)
 8000cdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000ce0:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	4807      	ldr	r0, [pc, #28]	; (8000d04 <HAL_I2C_MspDeInit+0x40>)
 8000ce6:	f002 f903 	bl	8002ef0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <HAL_I2C_MspDeInit+0x40>)
 8000cf0:	f002 f8fe 	bl	8002ef0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40005400 	.word	0x40005400
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40020400 	.word	0x40020400

08000d08 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08e      	sub	sp, #56	; 0x38
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a49      	ldr	r2, [pc, #292]	; (8000e58 <HAL_I2S_MspInit+0x150>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	f040 808a 	bne.w	8000e4e <HAL_I2S_MspInit+0x146>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d3e:	23c0      	movs	r3, #192	; 0xc0
 8000d40:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f005 fe8c 	bl	8006a68 <HAL_RCCEx_PeriphCLKConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000d56:	f7ff ff15 	bl	8000b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b3f      	ldr	r3, [pc, #252]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d62:	4a3e      	ldr	r2, [pc, #248]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d68:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6a:	4b3c      	ldr	r3, [pc, #240]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4b38      	ldr	r3, [pc, #224]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a37      	ldr	r2, [pc, #220]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b35      	ldr	r3, [pc, #212]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	4b31      	ldr	r3, [pc, #196]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	4a30      	ldr	r2, [pc, #192]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000d9c:	f043 0304 	orr.w	r3, r3, #4
 8000da0:	6313      	str	r3, [r2, #48]	; 0x30
 8000da2:	4b2e      	ldr	r3, [pc, #184]	; (8000e5c <HAL_I2S_MspInit+0x154>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000dae:	2310      	movs	r3, #16
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dbe:	2306      	movs	r3, #6
 8000dc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4825      	ldr	r0, [pc, #148]	; (8000e60 <HAL_I2S_MspInit+0x158>)
 8000dca:	f001 fef5 	bl	8002bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dce:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000dd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000de0:	2306      	movs	r3, #6
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de8:	4619      	mov	r1, r3
 8000dea:	481e      	ldr	r0, [pc, #120]	; (8000e64 <HAL_I2S_MspInit+0x15c>)
 8000dec:	f001 fee4 	bl	8002bb8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000df0:	4b1d      	ldr	r3, [pc, #116]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000df2:	4a1e      	ldr	r2, [pc, #120]	; (8000e6c <HAL_I2S_MspInit+0x164>)
 8000df4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000df6:	4b1c      	ldr	r3, [pc, #112]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000dfe:	2240      	movs	r2, #64	; 0x40
 8000e00:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e02:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e08:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e10:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e16:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e18:	4b13      	ldr	r3, [pc, #76]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e1e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000e20:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e26:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000e32:	480d      	ldr	r0, [pc, #52]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e34:	f001 faf2 	bl	800241c <HAL_DMA_Init>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <HAL_I2S_MspInit+0x13a>
    {
      Error_Handler();
 8000e3e:	f7ff fea1 	bl	8000b84 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a08      	ldr	r2, [pc, #32]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e46:	639a      	str	r2, [r3, #56]	; 0x38
 8000e48:	4a07      	ldr	r2, [pc, #28]	; (8000e68 <HAL_I2S_MspInit+0x160>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000e4e:	bf00      	nop
 8000e50:	3738      	adds	r7, #56	; 0x38
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40003c00 	.word	0x40003c00
 8000e5c:	40023800 	.word	0x40023800
 8000e60:	40020000 	.word	0x40020000
 8000e64:	40020800 	.word	0x40020800
 8000e68:	200006b0 	.word	0x200006b0
 8000e6c:	40026088 	.word	0x40026088

08000e70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	; 0x28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a19      	ldr	r2, [pc, #100]	; (8000ef4 <HAL_SPI_MspInit+0x84>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d12b      	bne.n	8000eea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9a:	4a17      	ldr	r2, [pc, #92]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000e9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eaa:	613b      	str	r3, [r7, #16]
 8000eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	4a10      	ldr	r2, [pc, #64]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_SPI_MspInit+0x88>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000eca:	23e0      	movs	r3, #224	; 0xe0
 8000ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eda:	2305      	movs	r3, #5
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4805      	ldr	r0, [pc, #20]	; (8000efc <HAL_SPI_MspInit+0x8c>)
 8000ee6:	f001 fe67 	bl	8002bb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000eea:	bf00      	nop
 8000eec:	3728      	adds	r7, #40	; 0x28
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40013000 	.word	0x40013000
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	40020000 	.word	0x40020000

08000f00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f04:	e7fe      	b.n	8000f04 <NMI_Handler+0x4>

08000f06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f0a:	e7fe      	b.n	8000f0a <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <MemManage_Handler+0x4>

08000f12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4c:	f001 f8f4 	bl	8002138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <DMA1_Stream5_IRQHandler+0x10>)
 8000f5a:	f001 fbc3 	bl	80026e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200006b0 	.word	0x200006b0

08000f68 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f6c:	4802      	ldr	r0, [pc, #8]	; (8000f78 <OTG_FS_IRQHandler+0x10>)
 8000f6e:	f003 ffc9 	bl	8004f04 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20002a34 	.word	0x20002a34

08000f7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f80:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <SystemInit+0x20>)
 8000f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f86:	4a05      	ldr	r2, [pc, #20]	; (8000f9c <SystemInit+0x20>)
 8000f88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fa4:	480d      	ldr	r0, [pc, #52]	; (8000fdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fa6:	490e      	ldr	r1, [pc, #56]	; (8000fe0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fa8:	4a0e      	ldr	r2, [pc, #56]	; (8000fe4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fac:	e002      	b.n	8000fb4 <LoopCopyDataInit>

08000fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb2:	3304      	adds	r3, #4

08000fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb8:	d3f9      	bcc.n	8000fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fba:	4a0b      	ldr	r2, [pc, #44]	; (8000fe8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fbc:	4c0b      	ldr	r4, [pc, #44]	; (8000fec <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc0:	e001      	b.n	8000fc6 <LoopFillZerobss>

08000fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc4:	3204      	adds	r2, #4

08000fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc8:	d3fb      	bcc.n	8000fc2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fca:	f7ff ffd7 	bl	8000f7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fce:	f00b ff53 	bl	800ce78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fd2:	f7ff fa77 	bl	80004c4 <main>
  bx  lr    
 8000fd6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe0:	200005ec 	.word	0x200005ec
  ldr r2, =_sidata
 8000fe4:	0800d7cc 	.word	0x0800d7cc
  ldr r2, =_sbss
 8000fe8:	200005ec 	.word	0x200005ec
  ldr r4, =_ebss
 8000fec:	20003298 	.word	0x20003298

08000ff0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ff0:	e7fe      	b.n	8000ff0 <ADC_IRQHandler>
	...

08000ff4 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	81fb      	strh	r3, [r7, #14]
 8001000:	460b      	mov	r3, r1
 8001002:	81bb      	strh	r3, [r7, #12]
 8001004:	4613      	mov	r3, r2
 8001006:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 800100c:	f000 fc04 	bl	8001818 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001010:	89fb      	ldrh	r3, [r7, #14]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2201      	movs	r2, #1
 8001016:	2102      	movs	r1, #2
 8001018:	4618      	mov	r0, r3
 800101a:	f000 fb01 	bl	8001620 <CODEC_IO_Write>
 800101e:	4603      	mov	r3, r0
 8001020:	461a      	mov	r2, r3
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	4413      	add	r3, r2
 8001026:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001028:	89bb      	ldrh	r3, [r7, #12]
 800102a:	3b01      	subs	r3, #1
 800102c:	2b03      	cmp	r3, #3
 800102e:	d81b      	bhi.n	8001068 <cs43l22_Init+0x74>
 8001030:	a201      	add	r2, pc, #4	; (adr r2, 8001038 <cs43l22_Init+0x44>)
 8001032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001036:	bf00      	nop
 8001038:	08001049 	.word	0x08001049
 800103c:	08001051 	.word	0x08001051
 8001040:	08001059 	.word	0x08001059
 8001044:	08001061 	.word	0x08001061
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001048:	4b5b      	ldr	r3, [pc, #364]	; (80011b8 <cs43l22_Init+0x1c4>)
 800104a:	22fa      	movs	r2, #250	; 0xfa
 800104c:	701a      	strb	r2, [r3, #0]
    break;
 800104e:	e00f      	b.n	8001070 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001050:	4b59      	ldr	r3, [pc, #356]	; (80011b8 <cs43l22_Init+0x1c4>)
 8001052:	22af      	movs	r2, #175	; 0xaf
 8001054:	701a      	strb	r2, [r3, #0]
    break;
 8001056:	e00b      	b.n	8001070 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8001058:	4b57      	ldr	r3, [pc, #348]	; (80011b8 <cs43l22_Init+0x1c4>)
 800105a:	22aa      	movs	r2, #170	; 0xaa
 800105c:	701a      	strb	r2, [r3, #0]
    break;
 800105e:	e007      	b.n	8001070 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001060:	4b55      	ldr	r3, [pc, #340]	; (80011b8 <cs43l22_Init+0x1c4>)
 8001062:	2205      	movs	r2, #5
 8001064:	701a      	strb	r2, [r3, #0]
    break;    
 8001066:	e003      	b.n	8001070 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001068:	4b53      	ldr	r3, [pc, #332]	; (80011b8 <cs43l22_Init+0x1c4>)
 800106a:	2205      	movs	r2, #5
 800106c:	701a      	strb	r2, [r3, #0]
    break;    
 800106e:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4a50      	ldr	r2, [pc, #320]	; (80011b8 <cs43l22_Init+0x1c4>)
 8001076:	7812      	ldrb	r2, [r2, #0]
 8001078:	b2d2      	uxtb	r2, r2
 800107a:	2104      	movs	r1, #4
 800107c:	4618      	mov	r0, r3
 800107e:	f000 facf 	bl	8001620 <CODEC_IO_Write>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	4413      	add	r3, r2
 800108a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 800108c:	89fb      	ldrh	r3, [r7, #14]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2281      	movs	r2, #129	; 0x81
 8001092:	2105      	movs	r1, #5
 8001094:	4618      	mov	r0, r3
 8001096:	f000 fac3 	bl	8001620 <CODEC_IO_Write>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	4413      	add	r3, r2
 80010a2:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 80010a4:	89fb      	ldrh	r3, [r7, #14]
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2204      	movs	r2, #4
 80010aa:	2106      	movs	r1, #6
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fab7 	bl	8001620 <CODEC_IO_Write>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	4413      	add	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 80010bc:	7afa      	ldrb	r2, [r7, #11]
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	4611      	mov	r1, r2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f964 	bl	8001390 <cs43l22_SetVolume>
 80010c8:	4602      	mov	r2, r0
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	4413      	add	r3, r2
 80010ce:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80010d0:	89bb      	ldrh	r3, [r7, #12]
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d023      	beq.n	800111e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80010d6:	89fb      	ldrh	r3, [r7, #14]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2206      	movs	r2, #6
 80010dc:	210f      	movs	r1, #15
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 fa9e 	bl	8001620 <CODEC_IO_Write>
 80010e4:	4603      	mov	r3, r0
 80010e6:	461a      	mov	r2, r3
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	4413      	add	r3, r2
 80010ec:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80010ee:	89fb      	ldrh	r3, [r7, #14]
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2200      	movs	r2, #0
 80010f4:	2124      	movs	r1, #36	; 0x24
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 fa92 	bl	8001620 <CODEC_IO_Write>
 80010fc:	4603      	mov	r3, r0
 80010fe:	461a      	mov	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	4413      	add	r3, r2
 8001104:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2200      	movs	r2, #0
 800110c:	2125      	movs	r1, #37	; 0x25
 800110e:	4618      	mov	r0, r3
 8001110:	f000 fa86 	bl	8001620 <CODEC_IO_Write>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	4413      	add	r3, r2
 800111c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800111e:	89fb      	ldrh	r3, [r7, #14]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2200      	movs	r2, #0
 8001124:	210a      	movs	r1, #10
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fa7a 	bl	8001620 <CODEC_IO_Write>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	4413      	add	r3, r2
 8001134:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001136:	89fb      	ldrh	r3, [r7, #14]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2204      	movs	r2, #4
 800113c:	210e      	movs	r1, #14
 800113e:	4618      	mov	r0, r3
 8001140:	f000 fa6e 	bl	8001620 <CODEC_IO_Write>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	4413      	add	r3, r2
 800114c:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 800114e:	89fb      	ldrh	r3, [r7, #14]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2200      	movs	r2, #0
 8001154:	2127      	movs	r1, #39	; 0x27
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fa62 	bl	8001620 <CODEC_IO_Write>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	4413      	add	r3, r2
 8001164:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8001166:	89fb      	ldrh	r3, [r7, #14]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	220f      	movs	r2, #15
 800116c:	211f      	movs	r1, #31
 800116e:	4618      	mov	r0, r3
 8001170:	f000 fa56 	bl	8001620 <CODEC_IO_Write>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	4413      	add	r3, r2
 800117c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800117e:	89fb      	ldrh	r3, [r7, #14]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	220a      	movs	r2, #10
 8001184:	211a      	movs	r1, #26
 8001186:	4618      	mov	r0, r3
 8001188:	f000 fa4a 	bl	8001620 <CODEC_IO_Write>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	4413      	add	r3, r2
 8001194:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001196:	89fb      	ldrh	r3, [r7, #14]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	220a      	movs	r2, #10
 800119c:	211b      	movs	r1, #27
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 fa3e 	bl	8001620 <CODEC_IO_Write>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	4413      	add	r3, r2
 80011ac:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 80011ae:	697b      	ldr	r3, [r7, #20]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200013f8 	.word	0x200013f8

080011bc <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 80011c0:	f000 fb62 	bl	8001888 <AUDIO_IO_DeInit>
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80011d2:	f000 fb21 	bl	8001818 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	2101      	movs	r1, #1
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fb6d 	bl	80018bc <AUDIO_IO_Read>
 80011e2:	4603      	mov	r3, r0
 80011e4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	f023 0307 	bic.w	r3, r3, #7
 80011ec:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	6039      	str	r1, [r7, #0]
 8001202:	80fb      	strh	r3, [r7, #6]
 8001204:	4613      	mov	r3, r2
 8001206:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 800120c:	4b16      	ldr	r3, [pc, #88]	; (8001268 <cs43l22_Play+0x70>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d123      	bne.n	800125c <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2206      	movs	r2, #6
 800121a:	210e      	movs	r1, #14
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f9ff 	bl	8001620 <CODEC_IO_Write>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4413      	add	r3, r2
 800122a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800122c:	88fb      	ldrh	r3, [r7, #6]
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f919 	bl	8001468 <cs43l22_SetMute>
 8001236:	4602      	mov	r2, r0
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4413      	add	r3, r2
 800123c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	229e      	movs	r2, #158	; 0x9e
 8001244:	2102      	movs	r1, #2
 8001246:	4618      	mov	r0, r3
 8001248:	f000 f9ea 	bl	8001620 <CODEC_IO_Write>
 800124c:	4603      	mov	r3, r0
 800124e:	461a      	mov	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001256:	4b04      	ldr	r3, [pc, #16]	; (8001268 <cs43l22_Play+0x70>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 800125c:	68fb      	ldr	r3, [r7, #12]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000049c 	.word	0x2000049c

0800126c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	2101      	movs	r1, #1
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f8f2 	bl	8001468 <cs43l22_SetMute>
 8001284:	4602      	mov	r2, r0
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4413      	add	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2201      	movs	r2, #1
 8001292:	2102      	movs	r1, #2
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f9c3 	bl	8001620 <CODEC_IO_Write>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4413      	add	r3, r2
 80012a2:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80012a4:	68fb      	ldr	r3, [r7, #12]
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80012be:	2300      	movs	r3, #0
 80012c0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80012c2:	88fb      	ldrh	r3, [r7, #6]
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f8ce 	bl	8001468 <cs43l22_SetMute>
 80012cc:	4602      	mov	r2, r0
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80012d4:	2300      	movs	r3, #0
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	e002      	b.n	80012e0 <cs43l22_Resume+0x30>
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	3301      	adds	r3, #1
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	2bfe      	cmp	r3, #254	; 0xfe
 80012e4:	d9f9      	bls.n	80012da <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	4a0e      	ldr	r2, [pc, #56]	; (8001324 <cs43l22_Resume+0x74>)
 80012ec:	7812      	ldrb	r2, [r2, #0]
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	2104      	movs	r1, #4
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f994 	bl	8001620 <CODEC_IO_Write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	229e      	movs	r2, #158	; 0x9e
 8001308:	2102      	movs	r1, #2
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f988 	bl	8001620 <CODEC_IO_Write>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800131a:	68fb      	ldr	r3, [r7, #12]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200013f8 	.word	0x200013f8

08001328 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	6039      	str	r1, [r7, #0]
 8001332:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	2101      	movs	r1, #1
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f893 	bl	8001468 <cs43l22_SetMute>
 8001342:	4602      	mov	r2, r0
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800134a:	88fb      	ldrh	r3, [r7, #6]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2204      	movs	r2, #4
 8001350:	210e      	movs	r1, #14
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f964 	bl	8001620 <CODEC_IO_Write>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	229f      	movs	r2, #159	; 0x9f
 8001368:	2102      	movs	r1, #2
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f958 	bl	8001620 <CODEC_IO_Write>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4413      	add	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800137a:	4b04      	ldr	r3, [pc, #16]	; (800138c <cs43l22_Stop+0x64>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001380:	68fb      	ldr	r3, [r7, #12]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000049c 	.word	0x2000049c

08001390 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	460a      	mov	r2, r1
 800139a:	80fb      	strh	r3, [r7, #6]
 800139c:	4613      	mov	r3, r2
 800139e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80013a4:	797b      	ldrb	r3, [r7, #5]
 80013a6:	2b64      	cmp	r3, #100	; 0x64
 80013a8:	d80b      	bhi.n	80013c2 <cs43l22_SetVolume+0x32>
 80013aa:	797a      	ldrb	r2, [r7, #5]
 80013ac:	4613      	mov	r3, r2
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	1a9b      	subs	r3, r3, r2
 80013b2:	4a25      	ldr	r2, [pc, #148]	; (8001448 <cs43l22_SetVolume+0xb8>)
 80013b4:	fb82 1203 	smull	r1, r2, r2, r3
 80013b8:	1152      	asrs	r2, r2, #5
 80013ba:	17db      	asrs	r3, r3, #31
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	e000      	b.n	80013c4 <cs43l22_SetVolume+0x34>
 80013c2:	23ff      	movs	r3, #255	; 0xff
 80013c4:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80013c6:	7afb      	ldrb	r3, [r7, #11]
 80013c8:	2be6      	cmp	r3, #230	; 0xe6
 80013ca:	d91c      	bls.n	8001406 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80013cc:	88fb      	ldrh	r3, [r7, #6]
 80013ce:	b2d8      	uxtb	r0, r3
 80013d0:	7afb      	ldrb	r3, [r7, #11]
 80013d2:	3319      	adds	r3, #25
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	461a      	mov	r2, r3
 80013d8:	2120      	movs	r1, #32
 80013da:	f000 f921 	bl	8001620 <CODEC_IO_Write>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4413      	add	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	b2d8      	uxtb	r0, r3
 80013ec:	7afb      	ldrb	r3, [r7, #11]
 80013ee:	3319      	adds	r3, #25
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	2121      	movs	r1, #33	; 0x21
 80013f6:	f000 f913 	bl	8001620 <CODEC_IO_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	e01b      	b.n	800143e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001406:	88fb      	ldrh	r3, [r7, #6]
 8001408:	b2d8      	uxtb	r0, r3
 800140a:	7afb      	ldrb	r3, [r7, #11]
 800140c:	3319      	adds	r3, #25
 800140e:	b2db      	uxtb	r3, r3
 8001410:	461a      	mov	r2, r3
 8001412:	2120      	movs	r1, #32
 8001414:	f000 f904 	bl	8001620 <CODEC_IO_Write>
 8001418:	4603      	mov	r3, r0
 800141a:	461a      	mov	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	b2d8      	uxtb	r0, r3
 8001426:	7afb      	ldrb	r3, [r7, #11]
 8001428:	3319      	adds	r3, #25
 800142a:	b2db      	uxtb	r3, r3
 800142c:	461a      	mov	r2, r3
 800142e:	2121      	movs	r1, #33	; 0x21
 8001430:	f000 f8f6 	bl	8001620 <CODEC_IO_Write>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800143e:	68fb      	ldr	r3, [r7, #12]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	51eb851f 	.word	0x51eb851f

0800144c <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	6039      	str	r1, [r7, #0]
 8001456:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d124      	bne.n	80014c8 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	22ff      	movs	r2, #255	; 0xff
 8001484:	2104      	movs	r1, #4
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f8ca 	bl	8001620 <CODEC_IO_Write>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4413      	add	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001496:	88fb      	ldrh	r3, [r7, #6]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2201      	movs	r2, #1
 800149c:	2122      	movs	r1, #34	; 0x22
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f8be 	bl	8001620 <CODEC_IO_Write>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2201      	movs	r2, #1
 80014b4:	2123      	movs	r1, #35	; 0x23
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f8b2 	bl	8001620 <CODEC_IO_Write>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4413      	add	r3, r2
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	e025      	b.n	8001514 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2200      	movs	r2, #0
 80014ce:	2122      	movs	r1, #34	; 0x22
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 f8a5 	bl	8001620 <CODEC_IO_Write>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80014e0:	88fb      	ldrh	r3, [r7, #6]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2200      	movs	r2, #0
 80014e6:	2123      	movs	r1, #35	; 0x23
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f899 	bl	8001620 <CODEC_IO_Write>
 80014ee:	4603      	mov	r3, r0
 80014f0:	461a      	mov	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4413      	add	r3, r2
 80014f6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4a08      	ldr	r2, [pc, #32]	; (8001520 <cs43l22_SetMute+0xb8>)
 80014fe:	7812      	ldrb	r2, [r2, #0]
 8001500:	b2d2      	uxtb	r2, r2
 8001502:	2104      	movs	r1, #4
 8001504:	4618      	mov	r0, r3
 8001506:	f000 f88b 	bl	8001620 <CODEC_IO_Write>
 800150a:	4603      	mov	r3, r0
 800150c:	461a      	mov	r2, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	4413      	add	r3, r2
 8001512:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001514:	68fb      	ldr	r3, [r7, #12]
}
 8001516:	4618      	mov	r0, r3
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	200013f8 	.word	0x200013f8

08001524 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	460a      	mov	r2, r1
 800152e:	80fb      	strh	r3, [r7, #6]
 8001530:	4613      	mov	r3, r2
 8001532:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001538:	797b      	ldrb	r3, [r7, #5]
 800153a:	3b01      	subs	r3, #1
 800153c:	2b03      	cmp	r3, #3
 800153e:	d84b      	bhi.n	80015d8 <cs43l22_SetOutputMode+0xb4>
 8001540:	a201      	add	r2, pc, #4	; (adr r2, 8001548 <cs43l22_SetOutputMode+0x24>)
 8001542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001546:	bf00      	nop
 8001548:	08001559 	.word	0x08001559
 800154c:	08001579 	.word	0x08001579
 8001550:	08001599 	.word	0x08001599
 8001554:	080015b9 	.word	0x080015b9
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001558:	88fb      	ldrh	r3, [r7, #6]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	22fa      	movs	r2, #250	; 0xfa
 800155e:	2104      	movs	r1, #4
 8001560:	4618      	mov	r0, r3
 8001562:	f000 f85d 	bl	8001620 <CODEC_IO_Write>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	4413      	add	r3, r2
 800156e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001570:	4b24      	ldr	r3, [pc, #144]	; (8001604 <cs43l22_SetOutputMode+0xe0>)
 8001572:	22fa      	movs	r2, #250	; 0xfa
 8001574:	701a      	strb	r2, [r3, #0]
      break;
 8001576:	e03f      	b.n	80015f8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	22af      	movs	r2, #175	; 0xaf
 800157e:	2104      	movs	r1, #4
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f84d 	bl	8001620 <CODEC_IO_Write>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	4413      	add	r3, r2
 800158e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001590:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <cs43l22_SetOutputMode+0xe0>)
 8001592:	22af      	movs	r2, #175	; 0xaf
 8001594:	701a      	strb	r2, [r3, #0]
      break;
 8001596:	e02f      	b.n	80015f8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	22aa      	movs	r2, #170	; 0xaa
 800159e:	2104      	movs	r1, #4
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 f83d 	bl	8001620 <CODEC_IO_Write>
 80015a6:	4603      	mov	r3, r0
 80015a8:	461a      	mov	r2, r3
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	4413      	add	r3, r2
 80015ae:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <cs43l22_SetOutputMode+0xe0>)
 80015b2:	22aa      	movs	r2, #170	; 0xaa
 80015b4:	701a      	strb	r2, [r3, #0]
      break;
 80015b6:	e01f      	b.n	80015f8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2205      	movs	r2, #5
 80015be:	2104      	movs	r1, #4
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f82d 	bl	8001620 <CODEC_IO_Write>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	4413      	add	r3, r2
 80015ce:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <cs43l22_SetOutputMode+0xe0>)
 80015d2:	2205      	movs	r2, #5
 80015d4:	701a      	strb	r2, [r3, #0]
      break;    
 80015d6:	e00f      	b.n	80015f8 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80015d8:	88fb      	ldrh	r3, [r7, #6]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2205      	movs	r2, #5
 80015de:	2104      	movs	r1, #4
 80015e0:	4618      	mov	r0, r3
 80015e2:	f000 f81d 	bl	8001620 <CODEC_IO_Write>
 80015e6:	4603      	mov	r3, r0
 80015e8:	461a      	mov	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	4413      	add	r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <cs43l22_SetOutputMode+0xe0>)
 80015f2:	2205      	movs	r2, #5
 80015f4:	701a      	strb	r2, [r3, #0]
      break;
 80015f6:	bf00      	nop
  }  
  return counter;
 80015f8:	68fb      	ldr	r3, [r7, #12]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200013f8 	.word	0x200013f8

08001608 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
 800162a:	460b      	mov	r3, r1
 800162c:	71bb      	strb	r3, [r7, #6]
 800162e:	4613      	mov	r3, r2
 8001630:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001636:	797a      	ldrb	r2, [r7, #5]
 8001638:	79b9      	ldrb	r1, [r7, #6]
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f92a 	bl	8001896 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	b2db      	uxtb	r3, r3
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001654:	480e      	ldr	r0, [pc, #56]	; (8001690 <I2Cx_Init+0x40>)
 8001656:	f002 fa0f 	bl	8003a78 <HAL_I2C_GetState>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d114      	bne.n	800168a <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <I2Cx_Init+0x40>)
 8001662:	4a0c      	ldr	r2, [pc, #48]	; (8001694 <I2Cx_Init+0x44>)
 8001664:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <I2Cx_Init+0x40>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <I2Cx_Init+0x40>)
 800166e:	2233      	movs	r2, #51	; 0x33
 8001670:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001672:	4b07      	ldr	r3, [pc, #28]	; (8001690 <I2Cx_Init+0x40>)
 8001674:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001678:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <I2Cx_Init+0x40>)
 800167c:	4a06      	ldr	r2, [pc, #24]	; (8001698 <I2Cx_Init+0x48>)
 800167e:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001680:	f000 f876 	bl	8001770 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <I2Cx_Init+0x40>)
 8001686:	f001 fd63 	bl	8003150 <HAL_I2C_Init>
  }
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200013fc 	.word	0x200013fc
 8001694:	000186a0 	.word	0x000186a0
 8001698:	40005400 	.word	0x40005400

0800169c <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b088      	sub	sp, #32
 80016a0:	af04      	add	r7, sp, #16
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	460b      	mov	r3, r1
 80016a8:	71bb      	strb	r3, [r7, #6]
 80016aa:	4613      	mov	r3, r2
 80016ac:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	b299      	uxth	r1, r3
 80016b6:	79bb      	ldrb	r3, [r7, #6]
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <I2Cx_WriteData+0x50>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	9302      	str	r3, [sp, #8]
 80016c0:	2301      	movs	r3, #1
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	1d7b      	adds	r3, r7, #5
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2301      	movs	r3, #1
 80016ca:	4809      	ldr	r0, [pc, #36]	; (80016f0 <I2Cx_WriteData+0x54>)
 80016cc:	f001 feb4 	bl	8003438 <HAL_I2C_Mem_Write>
 80016d0:	4603      	mov	r3, r0
 80016d2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d003      	beq.n	80016e2 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f837 	bl	8001750 <I2Cx_Error>
  }
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200004a0 	.word	0x200004a0
 80016f0:	200013fc 	.word	0x200013fc

080016f4 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af04      	add	r7, sp, #16
 80016fa:	4603      	mov	r3, r0
 80016fc:	460a      	mov	r2, r1
 80016fe:	71fb      	strb	r3, [r7, #7]
 8001700:	4613      	mov	r3, r2
 8001702:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	b299      	uxth	r1, r3
 8001710:	79bb      	ldrb	r3, [r7, #6]
 8001712:	b29a      	uxth	r2, r3
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <I2Cx_ReadData+0x54>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	9302      	str	r3, [sp, #8]
 800171a:	2301      	movs	r3, #1
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	f107 030e 	add.w	r3, r7, #14
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2301      	movs	r3, #1
 8001726:	4809      	ldr	r0, [pc, #36]	; (800174c <I2Cx_ReadData+0x58>)
 8001728:	f001 ff80 	bl	800362c <HAL_I2C_Mem_Read>
 800172c:	4603      	mov	r3, r0
 800172e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d003      	beq.n	800173e <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	4618      	mov	r0, r3
 800173a:	f000 f809 	bl	8001750 <I2Cx_Error>
  }
  return value;
 800173e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200004a0 	.word	0x200004a0
 800174c:	200013fc 	.word	0x200013fc

08001750 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 800175a:	4804      	ldr	r0, [pc, #16]	; (800176c <I2Cx_Error+0x1c>)
 800175c:	f001 fe3c 	bl	80033d8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001760:	f7ff ff76 	bl	8001650 <I2Cx_Init>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200013fc 	.word	0x200013fc

08001770 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	4b25      	ldr	r3, [pc, #148]	; (8001810 <I2Cx_MspInit+0xa0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a24      	ldr	r2, [pc, #144]	; (8001810 <I2Cx_MspInit+0xa0>)
 8001780:	f043 0302 	orr.w	r3, r3, #2
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b22      	ldr	r3, [pc, #136]	; (8001810 <I2Cx_MspInit+0xa0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001792:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001796:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001798:	2312      	movs	r3, #18
 800179a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800179c:	2302      	movs	r3, #2
 800179e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 80017a4:	2304      	movs	r3, #4
 80017a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	4619      	mov	r1, r3
 80017ae:	4819      	ldr	r0, [pc, #100]	; (8001814 <I2Cx_MspInit+0xa4>)
 80017b0:	f001 fa02 	bl	8002bb8 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80017b4:	2300      	movs	r3, #0
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	4b15      	ldr	r3, [pc, #84]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017bc:	4a14      	ldr	r2, [pc, #80]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017c2:	6413      	str	r3, [r2, #64]	; 0x40
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80017d0:	4b0f      	ldr	r3, [pc, #60]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	4a0e      	ldr	r2, [pc, #56]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017da:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	4a0b      	ldr	r2, [pc, #44]	; (8001810 <I2Cx_MspInit+0xa0>)
 80017e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80017e6:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 80017e8:	2200      	movs	r2, #0
 80017ea:	2100      	movs	r1, #0
 80017ec:	201f      	movs	r0, #31
 80017ee:	f000 fdc2 	bl	8002376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80017f2:	201f      	movs	r0, #31
 80017f4:	f000 fddb 	bl	80023ae <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2100      	movs	r1, #0
 80017fc:	2020      	movs	r0, #32
 80017fe:	f000 fdba 	bl	8002376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001802:	2020      	movs	r0, #32
 8001804:	f000 fdd3 	bl	80023ae <HAL_NVIC_EnableIRQ>
}
 8001808:	bf00      	nop
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40023800 	.word	0x40023800
 8001814:	40020400 	.word	0x40020400

08001818 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <AUDIO_IO_Init+0x68>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a16      	ldr	r2, [pc, #88]	; (8001880 <AUDIO_IO_Init+0x68>)
 8001828:	f043 0308 	orr.w	r3, r3, #8
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <AUDIO_IO_Init+0x68>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 800183a:	2310      	movs	r3, #16
 800183c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183e:	2301      	movs	r3, #1
 8001840:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001842:	2302      	movs	r3, #2
 8001844:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	4619      	mov	r1, r3
 800184e:	480d      	ldr	r0, [pc, #52]	; (8001884 <AUDIO_IO_Init+0x6c>)
 8001850:	f001 f9b2 	bl	8002bb8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001854:	f7ff fefc 	bl	8001650 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	2110      	movs	r1, #16
 800185c:	4809      	ldr	r0, [pc, #36]	; (8001884 <AUDIO_IO_Init+0x6c>)
 800185e:	f001 fc43 	bl	80030e8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001862:	2005      	movs	r0, #5
 8001864:	f000 fc88 	bl	8002178 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2110      	movs	r1, #16
 800186c:	4805      	ldr	r0, [pc, #20]	; (8001884 <AUDIO_IO_Init+0x6c>)
 800186e:	f001 fc3b 	bl	80030e8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001872:	2005      	movs	r0, #5
 8001874:	f000 fc80 	bl	8002178 <HAL_Delay>
}
 8001878:	bf00      	nop
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40023800 	.word	0x40023800
 8001884:	40020c00 	.word	0x40020c00

08001888 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	4603      	mov	r3, r0
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	460b      	mov	r3, r1
 80018a2:	71bb      	strb	r3, [r7, #6]
 80018a4:	4613      	mov	r3, r2
 80018a6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80018a8:	797a      	ldrb	r2, [r7, #5]
 80018aa:	79b9      	ldrb	r1, [r7, #6]
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fef4 	bl	800169c <I2Cx_WriteData>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	460a      	mov	r2, r1
 80018c6:	71fb      	strb	r3, [r7, #7]
 80018c8:	4613      	mov	r3, r2
 80018ca:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80018cc:	79ba      	ldrb	r2, [r7, #6]
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	4611      	mov	r1, r2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff0e 	bl	80016f4 <I2Cx_ReadData>
 80018d8:	4603      	mov	r3, r0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
	...

080018e4 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	603a      	str	r2, [r7, #0]
 80018ee:	80fb      	strh	r3, [r7, #6]
 80018f0:	460b      	mov	r3, r1
 80018f2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80018f4:	2300      	movs	r3, #0
 80018f6:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80018f8:	2200      	movs	r2, #0
 80018fa:	6839      	ldr	r1, [r7, #0]
 80018fc:	481c      	ldr	r0, [pc, #112]	; (8001970 <BSP_AUDIO_OUT_Init+0x8c>)
 80018fe:	f000 f89f 	bl	8001a40 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001902:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <BSP_AUDIO_OUT_Init+0x8c>)
 8001904:	4a1b      	ldr	r2, [pc, #108]	; (8001974 <BSP_AUDIO_OUT_Init+0x90>)
 8001906:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001908:	4819      	ldr	r0, [pc, #100]	; (8001970 <BSP_AUDIO_OUT_Init+0x8c>)
 800190a:	f002 fe07 	bl	800451c <HAL_I2S_GetState>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001914:	2100      	movs	r1, #0
 8001916:	4816      	ldr	r0, [pc, #88]	; (8001970 <BSP_AUDIO_OUT_Init+0x8c>)
 8001918:	f000 f8ec 	bl	8001af4 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800191c:	6838      	ldr	r0, [r7, #0]
 800191e:	f000 f9b7 	bl	8001c90 <I2S3_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10e      	bne.n	8001950 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001932:	4b11      	ldr	r3, [pc, #68]	; (8001978 <BSP_AUDIO_OUT_Init+0x94>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	2094      	movs	r0, #148	; 0x94
 8001938:	4798      	blx	r3
 800193a:	4603      	mov	r3, r0
 800193c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001940:	2be0      	cmp	r3, #224	; 0xe0
 8001942:	d103      	bne.n	800194c <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001944:	4b0d      	ldr	r3, [pc, #52]	; (800197c <BSP_AUDIO_OUT_Init+0x98>)
 8001946:	4a0c      	ldr	r2, [pc, #48]	; (8001978 <BSP_AUDIO_OUT_Init+0x94>)
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	e001      	b.n	8001950 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d107      	bne.n	8001966 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001956:	4b09      	ldr	r3, [pc, #36]	; (800197c <BSP_AUDIO_OUT_Init+0x98>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681c      	ldr	r4, [r3, #0]
 800195c:	797a      	ldrb	r2, [r7, #5]
 800195e:	88f9      	ldrh	r1, [r7, #6]
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2094      	movs	r0, #148	; 0x94
 8001964:	47a0      	blx	r4
  }
  
  return ret;
 8001966:	7bfb      	ldrb	r3, [r7, #15]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bd90      	pop	{r4, r7, pc}
 8001970:	20001454 	.word	0x20001454
 8001974:	40003c00 	.word	0x40003c00
 8001978:	2000046c 	.word	0x2000046c
 800197c:	20001450 	.word	0x20001450

08001980 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <BSP_AUDIO_OUT_Play+0x4c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	b292      	uxth	r2, r2
 8001994:	6879      	ldr	r1, [r7, #4]
 8001996:	2094      	movs	r0, #148	; 0x94
 8001998:	4798      	blx	r3
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e00f      	b.n	80019c4 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019aa:	d203      	bcs.n	80019b4 <BSP_AUDIO_OUT_Play+0x34>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	085b      	lsrs	r3, r3, #1
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	e001      	b.n	80019b8 <BSP_AUDIO_OUT_Play+0x38>
 80019b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019b8:	461a      	mov	r2, r3
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	4804      	ldr	r0, [pc, #16]	; (80019d0 <BSP_AUDIO_OUT_Play+0x50>)
 80019be:	f002 fd05 	bl	80043cc <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80019c2:	2300      	movs	r3, #0
  }
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20001450 	.word	0x20001450
 80019d0:	20001454 	.word	0x20001454

080019d4 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 80019e0:	887b      	ldrh	r3, [r7, #2]
 80019e2:	461a      	mov	r2, r3
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	4803      	ldr	r0, [pc, #12]	; (80019f4 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 80019e8:	f002 fcf0 	bl	80043cc <HAL_I2S_Transmit_DMA>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20001454 	.word	0x20001454

080019f8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a04      	ldr	r2, [pc, #16]	; (8001a18 <HAL_I2S_TxCpltCallback+0x20>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d101      	bne.n	8001a0e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001a0a:	f7ff f8a9 	bl	8000b60 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40003c00 	.word	0x40003c00

08001a1c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d101      	bne.n	8001a32 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001a2e:	f000 f921 	bl	8001c74 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40003c00 	.word	0x40003c00

08001a40 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a52:	23ff      	movs	r3, #255	; 0xff
 8001a54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a5e:	e010      	b.n	8001a82 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8001a60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a64:	4a20      	ldr	r2, [pc, #128]	; (8001ae8 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8001a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d103      	bne.n	8001a78 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8001a70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a86:	2b07      	cmp	r3, #7
 8001a88:	d9ea      	bls.n	8001a60 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f005 f8cc 	bl	8006c2c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001a94:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d113      	bne.n	8001ac8 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001aa8:	4a10      	ldr	r2, [pc, #64]	; (8001aec <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aae:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ab4:	4a0e      	ldr	r2, [pc, #56]	; (8001af0 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aba:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f004 ffd1 	bl	8006a68 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001ac6:	e00b      	b.n	8001ae0 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001acc:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001ad0:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	4618      	mov	r0, r3
 8001adc:	f004 ffc4 	bl	8006a68 <HAL_RCCEx_PeriphCLKConfig>
}
 8001ae0:	bf00      	nop
 8001ae2:	3728      	adds	r7, #40	; 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	0800d73c 	.word	0x0800d73c
 8001aec:	0800d75c 	.word	0x0800d75c
 8001af0:	0800d77c 	.word	0x0800d77c

08001af4 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08c      	sub	sp, #48	; 0x30
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	61bb      	str	r3, [r7, #24]
 8001b02:	4b56      	ldr	r3, [pc, #344]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	4a55      	ldr	r2, [pc, #340]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0e:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b16:	61bb      	str	r3, [r7, #24]
 8001b18:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	4b4f      	ldr	r3, [pc, #316]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a4e      	ldr	r2, [pc, #312]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b4c      	ldr	r3, [pc, #304]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	4b48      	ldr	r3, [pc, #288]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a47      	ldr	r2, [pc, #284]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b45      	ldr	r3, [pc, #276]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001b52:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001b60:	2302      	movs	r3, #2
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001b64:	2306      	movs	r3, #6
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001b68:	f107 031c 	add.w	r3, r7, #28
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	483c      	ldr	r0, [pc, #240]	; (8001c60 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001b70:	f001 f822 	bl	8002bb8 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001b74:	2310      	movs	r3, #16
 8001b76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4839      	ldr	r0, [pc, #228]	; (8001c64 <BSP_AUDIO_OUT_MspInit+0x170>)
 8001b80:	f001 f81a 	bl	8002bb8 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	4b34      	ldr	r3, [pc, #208]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8c:	4a33      	ldr	r2, [pc, #204]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6313      	str	r3, [r2, #48]	; 0x30
 8001b94:	4b31      	ldr	r3, [pc, #196]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4619      	mov	r1, r3
 8001baa:	482d      	ldr	r0, [pc, #180]	; (8001c60 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001bac:	f001 f804 	bl	8002bb8 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb8:	4a28      	ldr	r2, [pc, #160]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001bba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc0:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <BSP_AUDIO_OUT_MspInit+0x168>)
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a25      	ldr	r2, [pc, #148]	; (8001c68 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d136      	bne.n	8001c44 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001bd6:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001bdc:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bde:	2240      	movs	r2, #64	; 0x40
 8001be0:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001be2:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bee:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001bf0:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bf6:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001bfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bfe:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001c00:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001c06:	4b19      	ldr	r3, [pc, #100]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c0c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001c0e:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c10:	2204      	movs	r2, #4
 8001c12:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001c14:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c16:	2203      	movs	r2, #3
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c28:	4a11      	ldr	r2, [pc, #68]	; (8001c70 <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001c2a:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a0f      	ldr	r2, [pc, #60]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c30:	639a      	str	r2, [r3, #56]	; 0x38
 8001c32:	4a0e      	ldr	r2, [pc, #56]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001c38:	480c      	ldr	r0, [pc, #48]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c3a:	f000 fc9d 	bl	8002578 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001c3e:	480b      	ldr	r0, [pc, #44]	; (8001c6c <BSP_AUDIO_OUT_MspInit+0x178>)
 8001c40:	f000 fbec 	bl	800241c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001c44:	2200      	movs	r2, #0
 8001c46:	210e      	movs	r1, #14
 8001c48:	202f      	movs	r0, #47	; 0x2f
 8001c4a:	f000 fb94 	bl	8002376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001c4e:	202f      	movs	r0, #47	; 0x2f
 8001c50:	f000 fbad 	bl	80023ae <HAL_NVIC_EnableIRQ>
}
 8001c54:	bf00      	nop
 8001c56:	3730      	adds	r7, #48	; 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020800 	.word	0x40020800
 8001c64:	40020000 	.word	0x40020000
 8001c68:	40003c00 	.word	0x40003c00
 8001c6c:	2000149c 	.word	0x2000149c
 8001c70:	400260b8 	.word	0x400260b8

08001c74 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/**
  * @brief  Manages the DMA Half Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0
}
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <I2S3_Init+0x68>)
 8001c9a:	4a18      	ldr	r2, [pc, #96]	; (8001cfc <I2S3_Init+0x6c>)
 8001c9c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001c9e:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <I2S3_Init+0x68>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	69da      	ldr	r2, [r3, #28]
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <I2S3_Init+0x68>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cac:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8001cae:	4a12      	ldr	r2, [pc, #72]	; (8001cf8 <I2S3_Init+0x68>)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <I2S3_Init+0x68>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <I2S3_Init+0x68>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <I2S3_Init+0x68>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <I2S3_Init+0x68>)
 8001cc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ccc:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <I2S3_Init+0x68>)
 8001cd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cd4:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <I2S3_Init+0x68>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001cdc:	4806      	ldr	r0, [pc, #24]	; (8001cf8 <I2S3_Init+0x68>)
 8001cde:	f002 fa35 	bl	800414c <HAL_I2S_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e000      	b.n	8001cee <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001cec:	2300      	movs	r3, #0
  }
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20001454 	.word	0x20001454
 8001cfc:	40003c00 	.word	0x40003c00

08001d00 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001d08:	f000 f804 	bl	8001d14 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a07      	ldr	r2, [pc, #28]	; (8001d5c <HAL_I2S_ErrorCallback+0x2c>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d101      	bne.n	8001d46 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001d42:	f7ff ff9e 	bl	8001c82 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a05      	ldr	r2, [pc, #20]	; (8001d60 <HAL_I2S_ErrorCallback+0x30>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d101      	bne.n	8001d54 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001d50:	f7ff ffe7 	bl	8001d22 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40003c00 	.word	0x40003c00
 8001d60:	40003800 	.word	0x40003800

08001d64 <arm_biquad_cascade_df1_f32>:
void arm_biquad_cascade_df1_f32(
  const arm_biquad_casd_df1_inst_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b097      	sub	sp, #92	; 0x5c
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	603b      	str	r3, [r7, #0]
  float32_t *pIn = pSrc;                         /*  source pointer            */
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	657b      	str	r3, [r7, #84]	; 0x54
  float32_t *pOut = pDst;                        /*  destination pointer       */
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	653b      	str	r3, [r7, #80]	; 0x50
  float32_t *pState = S->pState;                 /*  pState pointer            */
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	64bb      	str	r3, [r7, #72]	; 0x48
  float32_t acc;                                 /*  Simulates the accumulator */
  float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
  float32_t Xn1, Xn2, Yn1, Yn2;                  /*  Filter pState variables   */
  float32_t Xn;                                  /*  temporary input           */
  uint32_t sample, stage = S->numStages;         /*  loop counters             */
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	633b      	str	r3, [r7, #48]	; 0x30
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 8001d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d8e:	1d1a      	adds	r2, r3, #4
 8001d90:	64ba      	str	r2, [r7, #72]	; 0x48
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	62fb      	str	r3, [r7, #44]	; 0x2c
    b1 = *pCoeffs++;
 8001d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d98:	1d1a      	adds	r2, r3, #4
 8001d9a:	64ba      	str	r2, [r7, #72]	; 0x48
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28
    b2 = *pCoeffs++;
 8001da0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001da2:	1d1a      	adds	r2, r3, #4
 8001da4:	64ba      	str	r2, [r7, #72]	; 0x48
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
    a1 = *pCoeffs++;
 8001daa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dac:	1d1a      	adds	r2, r3, #4
 8001dae:	64ba      	str	r2, [r7, #72]	; 0x48
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	623b      	str	r3, [r7, #32]
    a2 = *pCoeffs++;
 8001db4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001db6:	1d1a      	adds	r2, r3, #4
 8001db8:	64ba      	str	r2, [r7, #72]	; 0x48
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	61fb      	str	r3, [r7, #28]

    /* Reading the pState values */
    Xn1 = pState[0];
 8001dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	647b      	str	r3, [r7, #68]	; 0x44
    Xn2 = pState[1];
 8001dc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	643b      	str	r3, [r7, #64]	; 0x40
    Yn1 = pState[2];
 8001dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	63fb      	str	r3, [r7, #60]	; 0x3c
    Yn2 = pState[3];
 8001dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	63bb      	str	r3, [r7, #56]	; 0x38
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     */

    sample = blockSize >> 2U;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	089b      	lsrs	r3, r3, #2
 8001dda:	637b      	str	r3, [r7, #52]	; 0x34

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
     ** a second loop below computes the remaining 1 to 3 samples. */
    while (sample > 0U)
 8001ddc:	e0ce      	b.n	8001f7c <arm_biquad_cascade_df1_f32+0x218>
    {
      /* Read the first input */
      Xn = *pIn++;
 8001dde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001de0:	1d1a      	adds	r2, r3, #4
 8001de2:	657a      	str	r2, [r7, #84]	; 0x54
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 8001de8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001dec:	edd7 7a06 	vldr	s15, [r7, #24]
 8001df0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001df4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001df8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e04:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e08:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e14:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e18:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e24:	edd7 6a07 	vldr	s13, [r7, #28]
 8001e28:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e34:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 8001e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e3a:	1d1a      	adds	r2, r3, #4
 8001e3c:	653a      	str	r2, [r7, #80]	; 0x50
 8001e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e40:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the second input */
      Xn2 = *pIn++;
 8001e42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e44:	1d1a      	adds	r2, r3, #4
 8001e46:	657a      	str	r2, [r7, #84]	; 0x54
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	643b      	str	r3, [r7, #64]	; 0x40

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn2) + (b1 * Xn) + (b2 * Xn1) + (a1 * Yn2) + (a2 * Yn1);
 8001e4c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001e50:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001e54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e58:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e5c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e68:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e78:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e7c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e88:	edd7 6a07 	vldr	s13, [r7, #28]
 8001e8c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e98:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 8001e9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e9e:	1d1a      	adds	r2, r3, #4
 8001ea0:	653a      	str	r2, [r7, #80]	; 0x50
 8001ea2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ea4:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the third input */
      Xn1 = *pIn++;
 8001ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ea8:	1d1a      	adds	r2, r3, #4
 8001eaa:	657a      	str	r2, [r7, #84]	; 0x54
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	647b      	str	r3, [r7, #68]	; 0x44

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn1) + (b1 * Xn2) + (b2 * Xn) + (a1 * Yn1) + (a2 * Yn2);
 8001eb0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001eb4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001eb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ebc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001ec0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ec4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ecc:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001ed0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001edc:	edd7 6a08 	vldr	s13, [r7, #32]
 8001ee0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ee8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8001ef0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 8001f00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f02:	1d1a      	adds	r2, r3, #4
 8001f04:	653a      	str	r2, [r7, #80]	; 0x50
 8001f06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f08:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the forth input */
      Xn = *pIn++;
 8001f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f0c:	1d1a      	adds	r2, r3, #4
 8001f0e:	657a      	str	r2, [r7, #84]	; 0x54
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn2) + (a2 * Yn1);
 8001f14:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001f18:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f20:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001f24:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f30:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001f34:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f40:	edd7 6a08 	vldr	s13, [r7, #32]
 8001f44:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f50:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f54:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f60:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 8001f64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f66:	1d1a      	adds	r2, r3, #4
 8001f68:	653a      	str	r2, [r7, #80]	; 0x50
 8001f6a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f6c:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:  */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 8001f6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f70:	643b      	str	r3, [r7, #64]	; 0x40
      Xn1 = Xn;
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	647b      	str	r3, [r7, #68]	; 0x44

      /* decrement the loop counter */
      sample--;
 8001f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	637b      	str	r3, [r7, #52]	; 0x34
    while (sample > 0U)
 8001f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f47f af2d 	bne.w	8001dde <arm_biquad_cascade_df1_f32+0x7a>

    }

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
     ** No loop unrolling is used. */
    sample = blockSize & 0x3U;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	637b      	str	r3, [r7, #52]	; 0x34

    while (sample > 0U)
 8001f8c:	e03c      	b.n	8002008 <arm_biquad_cascade_df1_f32+0x2a4>
    {
      /* Read the input */
      Xn = *pIn++;
 8001f8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f90:	1d1a      	adds	r2, r3, #4
 8001f92:	657a      	str	r2, [r7, #84]	; 0x54
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 8001f98:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001f9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fa4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001fa8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fb4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001fb8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001fbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fc4:	edd7 6a08 	vldr	s13, [r7, #32]
 8001fc8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8001fd8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001fdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe4:	edc7 7a05 	vstr	s15, [r7, #20]

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = acc;
 8001fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fea:	1d1a      	adds	r2, r3, #4
 8001fec:	653a      	str	r2, [r7, #80]	; 0x50
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:    */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 8001ff2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ff4:	643b      	str	r3, [r7, #64]	; 0x40
      Xn1 = Xn;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	647b      	str	r3, [r7, #68]	; 0x44
      Yn2 = Yn1;
 8001ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ffc:	63bb      	str	r3, [r7, #56]	; 0x38
      Yn1 = acc;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* decrement the loop counter */
      sample--;
 8002002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002004:	3b01      	subs	r3, #1
 8002006:	637b      	str	r3, [r7, #52]	; 0x34
    while (sample > 0U)
 8002008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1bf      	bne.n	8001f8e <arm_biquad_cascade_df1_f32+0x22a>

    }

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
 800200e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002010:	1d1a      	adds	r2, r3, #4
 8002012:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002014:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002016:	601a      	str	r2, [r3, #0]
    *pState++ = Xn2;
 8002018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800201a:	1d1a      	adds	r2, r3, #4
 800201c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800201e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002020:	601a      	str	r2, [r3, #0]
    *pState++ = Yn1;
 8002022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002024:	1d1a      	adds	r2, r3, #4
 8002026:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002028:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800202a:	601a      	str	r2, [r3, #0]
    *pState++ = Yn2;
 800202c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800202e:	1d1a      	adds	r2, r3, #4
 8002030:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002034:	601a      	str	r2, [r3, #0]

    /*  The first stage goes from the input buffer to the output buffer. */
    /*  Subsequent numStages  occur in-place in the output buffer */
    pIn = pDst;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	657b      	str	r3, [r7, #84]	; 0x54

    /* Reset the output pointer */
    pOut = pDst;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	653b      	str	r3, [r7, #80]	; 0x50

    /* decrement the loop counter */
    stage--;
 800203e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002040:	3b01      	subs	r3, #1
 8002042:	633b      	str	r3, [r7, #48]	; 0x30

  } while (stage > 0U);
 8002044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002046:	2b00      	cmp	r3, #0
 8002048:	f47f aea0 	bne.w	8001d8c <arm_biquad_cascade_df1_f32+0x28>

  } while (stage > 0U);

#endif /* #if defined (ARM_MATH_DSP) */

}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	375c      	adds	r7, #92	; 0x5c
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <arm_biquad_cascade_df1_init_f32>:
void arm_biquad_cascade_df1_init_f32(
  arm_biquad_casd_df1_inst_f32 * S,
  uint8_t numStages,
  float32_t * pCoeffs,
  float32_t * pState)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
 8002060:	60f8      	str	r0, [r7, #12]
 8002062:	607a      	str	r2, [r7, #4]
 8002064:	603b      	str	r3, [r7, #0]
 8002066:	460b      	mov	r3, r1
 8002068:	72fb      	strb	r3, [r7, #11]
  /* Assign filter stages */
  S->numStages = numStages;
 800206a:	7afa      	ldrb	r2, [r7, #11]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	601a      	str	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	609a      	str	r2, [r3, #8]

  /* Clear state buffer and size is always 4 * numStages */
  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(float32_t));
 8002076:	7afb      	ldrb	r3, [r7, #11]
 8002078:	011b      	lsls	r3, r3, #4
 800207a:	461a      	mov	r2, r3
 800207c:	2100      	movs	r1, #0
 800207e:	6838      	ldr	r0, [r7, #0]
 8002080:	f00a feec 	bl	800ce5c <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	605a      	str	r2, [r3, #4]
}
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
	...

08002094 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002098:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <HAL_Init+0x40>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a0d      	ldr	r2, [pc, #52]	; (80020d4 <HAL_Init+0x40>)
 800209e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_Init+0x40>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <HAL_Init+0x40>)
 80020aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <HAL_Init+0x40>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a07      	ldr	r2, [pc, #28]	; (80020d4 <HAL_Init+0x40>)
 80020b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020bc:	2003      	movs	r0, #3
 80020be:	f000 f94f 	bl	8002360 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f000 f808 	bl	80020d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c8:	f7fe fd6a 	bl	8000ba0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40023c00 	.word	0x40023c00

080020d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_InitTick+0x54>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <HAL_InitTick+0x58>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4619      	mov	r1, r3
 80020ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80020f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 f967 	bl	80023ca <HAL_SYSTICK_Config>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e00e      	b.n	8002124 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b0f      	cmp	r3, #15
 800210a:	d80a      	bhi.n	8002122 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800210c:	2200      	movs	r2, #0
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f000 f92f 	bl	8002376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002118:	4a06      	ldr	r2, [pc, #24]	; (8002134 <HAL_InitTick+0x5c>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	e000      	b.n	8002124 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000468 	.word	0x20000468
 8002130:	200004a8 	.word	0x200004a8
 8002134:	200004a4 	.word	0x200004a4

08002138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_IncTick+0x20>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <HAL_IncTick+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a04      	ldr	r2, [pc, #16]	; (800215c <HAL_IncTick+0x24>)
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	200004a8 	.word	0x200004a8
 800215c:	200014fc 	.word	0x200014fc

08002160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b03      	ldr	r3, [pc, #12]	; (8002174 <HAL_GetTick+0x14>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	200014fc 	.word	0x200014fc

08002178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002180:	f7ff ffee 	bl	8002160 <HAL_GetTick>
 8002184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002190:	d005      	beq.n	800219e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002192:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <HAL_Delay+0x44>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800219e:	bf00      	nop
 80021a0:	f7ff ffde 	bl	8002160 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d8f7      	bhi.n	80021a0 <HAL_Delay+0x28>
  {
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200004a8 	.word	0x200004a8

080021c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021dc:	4013      	ands	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021f2:	4a04      	ldr	r2, [pc, #16]	; (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	60d3      	str	r3, [r2, #12]
}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <__NVIC_GetPriorityGrouping+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 0307 	and.w	r3, r3, #7
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db0b      	blt.n	800224e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	f003 021f 	and.w	r2, r3, #31
 800223c:	4907      	ldr	r1, [pc, #28]	; (800225c <__NVIC_EnableIRQ+0x38>)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	2001      	movs	r0, #1
 8002246:	fa00 f202 	lsl.w	r2, r0, r2
 800224a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000e100 	.word	0xe000e100

08002260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	2b00      	cmp	r3, #0
 8002272:	db0a      	blt.n	800228a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	490c      	ldr	r1, [pc, #48]	; (80022ac <__NVIC_SetPriority+0x4c>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	0112      	lsls	r2, r2, #4
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	440b      	add	r3, r1
 8002284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002288:	e00a      	b.n	80022a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4908      	ldr	r1, [pc, #32]	; (80022b0 <__NVIC_SetPriority+0x50>)
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	f003 030f 	and.w	r3, r3, #15
 8002296:	3b04      	subs	r3, #4
 8002298:	0112      	lsls	r2, r2, #4
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	440b      	add	r3, r1
 800229e:	761a      	strb	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000e100 	.word	0xe000e100
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	f1c3 0307 	rsb	r3, r3, #7
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	bf28      	it	cs
 80022d2:	2304      	movcs	r3, #4
 80022d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3304      	adds	r3, #4
 80022da:	2b06      	cmp	r3, #6
 80022dc:	d902      	bls.n	80022e4 <NVIC_EncodePriority+0x30>
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3b03      	subs	r3, #3
 80022e2:	e000      	b.n	80022e6 <NVIC_EncodePriority+0x32>
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e8:	f04f 32ff 	mov.w	r2, #4294967295
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43da      	mvns	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	401a      	ands	r2, r3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	43d9      	mvns	r1, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	4313      	orrs	r3, r2
         );
}
 800230e:	4618      	mov	r0, r3
 8002310:	3724      	adds	r7, #36	; 0x24
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3b01      	subs	r3, #1
 8002328:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800232c:	d301      	bcc.n	8002332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800232e:	2301      	movs	r3, #1
 8002330:	e00f      	b.n	8002352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002332:	4a0a      	ldr	r2, [pc, #40]	; (800235c <SysTick_Config+0x40>)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3b01      	subs	r3, #1
 8002338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800233a:	210f      	movs	r1, #15
 800233c:	f04f 30ff 	mov.w	r0, #4294967295
 8002340:	f7ff ff8e 	bl	8002260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <SysTick_Config+0x40>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800234a:	4b04      	ldr	r3, [pc, #16]	; (800235c <SysTick_Config+0x40>)
 800234c:	2207      	movs	r2, #7
 800234e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	e000e010 	.word	0xe000e010

08002360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f7ff ff29 	bl	80021c0 <__NVIC_SetPriorityGrouping>
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
 800237c:	4603      	mov	r3, r0
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002388:	f7ff ff3e 	bl	8002208 <__NVIC_GetPriorityGrouping>
 800238c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	68b9      	ldr	r1, [r7, #8]
 8002392:	6978      	ldr	r0, [r7, #20]
 8002394:	f7ff ff8e 	bl	80022b4 <NVIC_EncodePriority>
 8002398:	4602      	mov	r2, r0
 800239a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239e:	4611      	mov	r1, r2
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff5d 	bl	8002260 <__NVIC_SetPriority>
}
 80023a6:	bf00      	nop
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	4603      	mov	r3, r0
 80023b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff31 	bl	8002224 <__NVIC_EnableIRQ>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff ffa2 	bl	800231c <SysTick_Config>
 80023d8:	4603      	mov	r3, r0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e00e      	b.n	8002412 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	795b      	ldrb	r3, [r3, #5]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7fe fbf3 	bl	8000bf0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002428:	f7ff fe9a 	bl	8002160 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e099      	b.n	800256c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0201 	bic.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002458:	e00f      	b.n	800247a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800245a:	f7ff fe81 	bl	8002160 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b05      	cmp	r3, #5
 8002466:	d908      	bls.n	800247a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2220      	movs	r2, #32
 800246c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2203      	movs	r2, #3
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e078      	b.n	800256c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1e8      	bne.n	800245a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	4b38      	ldr	r3, [pc, #224]	; (8002574 <HAL_DMA_Init+0x158>)
 8002494:	4013      	ands	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d107      	bne.n	80024e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024dc:	4313      	orrs	r3, r2
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f023 0307 	bic.w	r3, r3, #7
 80024fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	4313      	orrs	r3, r2
 8002504:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	2b04      	cmp	r3, #4
 800250c:	d117      	bne.n	800253e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4313      	orrs	r3, r2
 8002516:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00e      	beq.n	800253e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 facd 	bl	8002ac0 <DMA_CheckFifoParam>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d008      	beq.n	800253e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2240      	movs	r2, #64	; 0x40
 8002530:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800253a:	2301      	movs	r3, #1
 800253c:	e016      	b.n	800256c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fa84 	bl	8002a54 <DMA_CalcBaseAndBitshift>
 800254c:	4603      	mov	r3, r0
 800254e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002554:	223f      	movs	r2, #63	; 0x3f
 8002556:	409a      	lsls	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	f010803f 	.word	0xf010803f

08002578 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e050      	b.n	800262c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d101      	bne.n	800259a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002596:	2302      	movs	r3, #2
 8002598:	e048      	b.n	800262c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0201 	bic.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2200      	movs	r2, #0
 80025b8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2200      	movs	r2, #0
 80025d0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2221      	movs	r2, #33	; 0x21
 80025d8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 fa3a 	bl	8002a54 <DMA_CalcBaseAndBitshift>
 80025e0:	4603      	mov	r3, r0
 80025e2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260c:	223f      	movs	r2, #63	; 0x3f
 800260e:	409a      	lsls	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002652:	2b01      	cmp	r3, #1
 8002654:	d101      	bne.n	800265a <HAL_DMA_Start_IT+0x26>
 8002656:	2302      	movs	r3, #2
 8002658:	e040      	b.n	80026dc <HAL_DMA_Start_IT+0xa8>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b01      	cmp	r3, #1
 800266c:	d12f      	bne.n	80026ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2202      	movs	r2, #2
 8002672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68b9      	ldr	r1, [r7, #8]
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f9b8 	bl	80029f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268c:	223f      	movs	r2, #63	; 0x3f
 800268e:	409a      	lsls	r2, r3
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0216 	orr.w	r2, r2, #22
 80026a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d007      	beq.n	80026bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0208 	orr.w	r2, r2, #8
 80026ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f042 0201 	orr.w	r2, r2, #1
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	e005      	b.n	80026da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026d6:	2302      	movs	r3, #2
 80026d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026da:	7dfb      	ldrb	r3, [r7, #23]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026f0:	4b8e      	ldr	r3, [pc, #568]	; (800292c <HAL_DMA_IRQHandler+0x248>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a8e      	ldr	r2, [pc, #568]	; (8002930 <HAL_DMA_IRQHandler+0x24c>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	0a9b      	lsrs	r3, r3, #10
 80026fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002702:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270e:	2208      	movs	r2, #8
 8002710:	409a      	lsls	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4013      	ands	r3, r2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d01a      	beq.n	8002750 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d013      	beq.n	8002750 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0204 	bic.w	r2, r2, #4
 8002736:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273c:	2208      	movs	r2, #8
 800273e:	409a      	lsls	r2, r3
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002748:	f043 0201 	orr.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002754:	2201      	movs	r2, #1
 8002756:	409a      	lsls	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4013      	ands	r3, r2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d012      	beq.n	8002786 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00b      	beq.n	8002786 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002772:	2201      	movs	r2, #1
 8002774:	409a      	lsls	r2, r3
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277e:	f043 0202 	orr.w	r2, r3, #2
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278a:	2204      	movs	r2, #4
 800278c:	409a      	lsls	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4013      	ands	r3, r2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d012      	beq.n	80027bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00b      	beq.n	80027bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a8:	2204      	movs	r2, #4
 80027aa:	409a      	lsls	r2, r3
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b4:	f043 0204 	orr.w	r2, r3, #4
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c0:	2210      	movs	r2, #16
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d043      	beq.n	8002854 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0308 	and.w	r3, r3, #8
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d03c      	beq.n	8002854 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027de:	2210      	movs	r2, #16
 80027e0:	409a      	lsls	r2, r3
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d018      	beq.n	8002826 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d108      	bne.n	8002814 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d024      	beq.n	8002854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	4798      	blx	r3
 8002812:	e01f      	b.n	8002854 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01b      	beq.n	8002854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	4798      	blx	r3
 8002824:	e016      	b.n	8002854 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002830:	2b00      	cmp	r3, #0
 8002832:	d107      	bne.n	8002844 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 0208 	bic.w	r2, r2, #8
 8002842:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	2b00      	cmp	r3, #0
 800284a:	d003      	beq.n	8002854 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002858:	2220      	movs	r2, #32
 800285a:	409a      	lsls	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4013      	ands	r3, r2
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 808f 	beq.w	8002984 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 8087 	beq.w	8002984 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287a:	2220      	movs	r2, #32
 800287c:	409a      	lsls	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b05      	cmp	r3, #5
 800288c:	d136      	bne.n	80028fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0216 	bic.w	r2, r2, #22
 800289c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695a      	ldr	r2, [r3, #20]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <HAL_DMA_IRQHandler+0x1da>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0208 	bic.w	r2, r2, #8
 80028cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028d2:	223f      	movs	r2, #63	; 0x3f
 80028d4:	409a      	lsls	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d07e      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4798      	blx	r3
        }
        return;
 80028fa:	e079      	b.n	80029f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d01d      	beq.n	8002946 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d10d      	bne.n	8002934 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	2b00      	cmp	r3, #0
 800291e:	d031      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	4798      	blx	r3
 8002928:	e02c      	b.n	8002984 <HAL_DMA_IRQHandler+0x2a0>
 800292a:	bf00      	nop
 800292c:	20000468 	.word	0x20000468
 8002930:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002938:	2b00      	cmp	r3, #0
 800293a:	d023      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	4798      	blx	r3
 8002944:	e01e      	b.n	8002984 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002950:	2b00      	cmp	r3, #0
 8002952:	d10f      	bne.n	8002974 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0210 	bic.w	r2, r2, #16
 8002962:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	2b00      	cmp	r3, #0
 800298a:	d032      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	d022      	beq.n	80029de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2205      	movs	r2, #5
 800299c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0201 	bic.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	3301      	adds	r3, #1
 80029b4:	60bb      	str	r3, [r7, #8]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d307      	bcc.n	80029cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f2      	bne.n	80029b0 <HAL_DMA_IRQHandler+0x2cc>
 80029ca:	e000      	b.n	80029ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80029cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d005      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	4798      	blx	r3
 80029ee:	e000      	b.n	80029f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80029f0:	bf00      	nop
    }
  }
}
 80029f2:	3718      	adds	r7, #24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
 8002a04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	2b40      	cmp	r3, #64	; 0x40
 8002a24:	d108      	bne.n	8002a38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a36:	e007      	b.n	8002a48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	60da      	str	r2, [r3, #12]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	3b10      	subs	r3, #16
 8002a64:	4a14      	ldr	r2, [pc, #80]	; (8002ab8 <DMA_CalcBaseAndBitshift+0x64>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a6e:	4a13      	ldr	r2, [pc, #76]	; (8002abc <DMA_CalcBaseAndBitshift+0x68>)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4413      	add	r3, r2
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d909      	bls.n	8002a96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a8a:	f023 0303 	bic.w	r3, r3, #3
 8002a8e:	1d1a      	adds	r2, r3, #4
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	659a      	str	r2, [r3, #88]	; 0x58
 8002a94:	e007      	b.n	8002aa6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a9e:	f023 0303 	bic.w	r3, r3, #3
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	aaaaaaab 	.word	0xaaaaaaab
 8002abc:	0800d79c 	.word	0x0800d79c

08002ac0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d11f      	bne.n	8002b1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d856      	bhi.n	8002b8e <DMA_CheckFifoParam+0xce>
 8002ae0:	a201      	add	r2, pc, #4	; (adr r2, 8002ae8 <DMA_CheckFifoParam+0x28>)
 8002ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae6:	bf00      	nop
 8002ae8:	08002af9 	.word	0x08002af9
 8002aec:	08002b0b 	.word	0x08002b0b
 8002af0:	08002af9 	.word	0x08002af9
 8002af4:	08002b8f 	.word	0x08002b8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d046      	beq.n	8002b92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b08:	e043      	b.n	8002b92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b12:	d140      	bne.n	8002b96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b18:	e03d      	b.n	8002b96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b22:	d121      	bne.n	8002b68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	d837      	bhi.n	8002b9a <DMA_CheckFifoParam+0xda>
 8002b2a:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <DMA_CheckFifoParam+0x70>)
 8002b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b47 	.word	0x08002b47
 8002b38:	08002b41 	.word	0x08002b41
 8002b3c:	08002b59 	.word	0x08002b59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
      break;
 8002b44:	e030      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d025      	beq.n	8002b9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b56:	e022      	b.n	8002b9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b60:	d11f      	bne.n	8002ba2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b66:	e01c      	b.n	8002ba2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d903      	bls.n	8002b76 <DMA_CheckFifoParam+0xb6>
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d003      	beq.n	8002b7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b74:	e018      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	73fb      	strb	r3, [r7, #15]
      break;
 8002b7a:	e015      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00e      	beq.n	8002ba6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b8c:	e00b      	b.n	8002ba6 <DMA_CheckFifoParam+0xe6>
      break;
 8002b8e:	bf00      	nop
 8002b90:	e00a      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;
 8002b92:	bf00      	nop
 8002b94:	e008      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;
 8002b96:	bf00      	nop
 8002b98:	e006      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;
 8002b9a:	bf00      	nop
 8002b9c:	e004      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;
 8002b9e:	bf00      	nop
 8002ba0:	e002      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ba2:	bf00      	nop
 8002ba4:	e000      	b.n	8002ba8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ba6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop

08002bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b089      	sub	sp, #36	; 0x24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	e16b      	b.n	8002eac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4013      	ands	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	f040 815a 	bne.w	8002ea6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d005      	beq.n	8002c0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d130      	bne.n	8002c6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	2203      	movs	r2, #3
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c40:	2201      	movs	r2, #1
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 0201 	and.w	r2, r3, #1
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 0303 	and.w	r3, r3, #3
 8002c74:	2b03      	cmp	r3, #3
 8002c76:	d017      	beq.n	8002ca8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	2203      	movs	r2, #3
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 0303 	and.w	r3, r3, #3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d123      	bne.n	8002cfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	08da      	lsrs	r2, r3, #3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3208      	adds	r2, #8
 8002cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	220f      	movs	r2, #15
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	691a      	ldr	r2, [r3, #16]
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	08da      	lsrs	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	3208      	adds	r2, #8
 8002cf6:	69b9      	ldr	r1, [r7, #24]
 8002cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	2203      	movs	r2, #3
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0203 	and.w	r2, r3, #3
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 80b4 	beq.w	8002ea6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b60      	ldr	r3, [pc, #384]	; (8002ec4 <HAL_GPIO_Init+0x30c>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	4a5f      	ldr	r2, [pc, #380]	; (8002ec4 <HAL_GPIO_Init+0x30c>)
 8002d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4e:	4b5d      	ldr	r3, [pc, #372]	; (8002ec4 <HAL_GPIO_Init+0x30c>)
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d5a:	4a5b      	ldr	r2, [pc, #364]	; (8002ec8 <HAL_GPIO_Init+0x310>)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	3302      	adds	r3, #2
 8002d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	220f      	movs	r2, #15
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a52      	ldr	r2, [pc, #328]	; (8002ecc <HAL_GPIO_Init+0x314>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d02b      	beq.n	8002dde <HAL_GPIO_Init+0x226>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a51      	ldr	r2, [pc, #324]	; (8002ed0 <HAL_GPIO_Init+0x318>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d025      	beq.n	8002dda <HAL_GPIO_Init+0x222>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a50      	ldr	r2, [pc, #320]	; (8002ed4 <HAL_GPIO_Init+0x31c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d01f      	beq.n	8002dd6 <HAL_GPIO_Init+0x21e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4f      	ldr	r2, [pc, #316]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d019      	beq.n	8002dd2 <HAL_GPIO_Init+0x21a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a4e      	ldr	r2, [pc, #312]	; (8002edc <HAL_GPIO_Init+0x324>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d013      	beq.n	8002dce <HAL_GPIO_Init+0x216>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a4d      	ldr	r2, [pc, #308]	; (8002ee0 <HAL_GPIO_Init+0x328>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d00d      	beq.n	8002dca <HAL_GPIO_Init+0x212>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a4c      	ldr	r2, [pc, #304]	; (8002ee4 <HAL_GPIO_Init+0x32c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d007      	beq.n	8002dc6 <HAL_GPIO_Init+0x20e>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a4b      	ldr	r2, [pc, #300]	; (8002ee8 <HAL_GPIO_Init+0x330>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d101      	bne.n	8002dc2 <HAL_GPIO_Init+0x20a>
 8002dbe:	2307      	movs	r3, #7
 8002dc0:	e00e      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	e00c      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dc6:	2306      	movs	r3, #6
 8002dc8:	e00a      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dca:	2305      	movs	r3, #5
 8002dcc:	e008      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dce:	2304      	movs	r3, #4
 8002dd0:	e006      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e004      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e002      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <HAL_GPIO_Init+0x228>
 8002dde:	2300      	movs	r3, #0
 8002de0:	69fa      	ldr	r2, [r7, #28]
 8002de2:	f002 0203 	and.w	r2, r2, #3
 8002de6:	0092      	lsls	r2, r2, #2
 8002de8:	4093      	lsls	r3, r2
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002df0:	4935      	ldr	r1, [pc, #212]	; (8002ec8 <HAL_GPIO_Init+0x310>)
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	089b      	lsrs	r3, r3, #2
 8002df6:	3302      	adds	r3, #2
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dfe:	4b3b      	ldr	r3, [pc, #236]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e22:	4a32      	ldr	r2, [pc, #200]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e28:	4b30      	ldr	r3, [pc, #192]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e4c:	4a27      	ldr	r2, [pc, #156]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e52:	4b26      	ldr	r3, [pc, #152]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e76:	4a1d      	ldr	r2, [pc, #116]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	43db      	mvns	r3, r3
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d003      	beq.n	8002ea0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ea0:	4a12      	ldr	r2, [pc, #72]	; (8002eec <HAL_GPIO_Init+0x334>)
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	61fb      	str	r3, [r7, #28]
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	2b0f      	cmp	r3, #15
 8002eb0:	f67f ae90 	bls.w	8002bd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	bf00      	nop
 8002eb8:	3724      	adds	r7, #36	; 0x24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40013800 	.word	0x40013800
 8002ecc:	40020000 	.word	0x40020000
 8002ed0:	40020400 	.word	0x40020400
 8002ed4:	40020800 	.word	0x40020800
 8002ed8:	40020c00 	.word	0x40020c00
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40021400 	.word	0x40021400
 8002ee4:	40021800 	.word	0x40021800
 8002ee8:	40021c00 	.word	0x40021c00
 8002eec:	40013c00 	.word	0x40013c00

08002ef0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e0cd      	b.n	80030a8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	f040 80bd 	bne.w	80030a2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002f28:	4a65      	ldr	r2, [pc, #404]	; (80030c0 <HAL_GPIO_DeInit+0x1d0>)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	089b      	lsrs	r3, r3, #2
 8002f2e:	3302      	adds	r3, #2
 8002f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f34:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0303 	and.w	r3, r3, #3
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	220f      	movs	r2, #15
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	4013      	ands	r3, r2
 8002f48:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a5d      	ldr	r2, [pc, #372]	; (80030c4 <HAL_GPIO_DeInit+0x1d4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d02b      	beq.n	8002faa <HAL_GPIO_DeInit+0xba>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a5c      	ldr	r2, [pc, #368]	; (80030c8 <HAL_GPIO_DeInit+0x1d8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d025      	beq.n	8002fa6 <HAL_GPIO_DeInit+0xb6>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a5b      	ldr	r2, [pc, #364]	; (80030cc <HAL_GPIO_DeInit+0x1dc>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d01f      	beq.n	8002fa2 <HAL_GPIO_DeInit+0xb2>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a5a      	ldr	r2, [pc, #360]	; (80030d0 <HAL_GPIO_DeInit+0x1e0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d019      	beq.n	8002f9e <HAL_GPIO_DeInit+0xae>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a59      	ldr	r2, [pc, #356]	; (80030d4 <HAL_GPIO_DeInit+0x1e4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d013      	beq.n	8002f9a <HAL_GPIO_DeInit+0xaa>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a58      	ldr	r2, [pc, #352]	; (80030d8 <HAL_GPIO_DeInit+0x1e8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d00d      	beq.n	8002f96 <HAL_GPIO_DeInit+0xa6>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a57      	ldr	r2, [pc, #348]	; (80030dc <HAL_GPIO_DeInit+0x1ec>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d007      	beq.n	8002f92 <HAL_GPIO_DeInit+0xa2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a56      	ldr	r2, [pc, #344]	; (80030e0 <HAL_GPIO_DeInit+0x1f0>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d101      	bne.n	8002f8e <HAL_GPIO_DeInit+0x9e>
 8002f8a:	2307      	movs	r3, #7
 8002f8c:	e00e      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002f8e:	2308      	movs	r3, #8
 8002f90:	e00c      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002f92:	2306      	movs	r3, #6
 8002f94:	e00a      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002f96:	2305      	movs	r3, #5
 8002f98:	e008      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	e006      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e004      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e002      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <HAL_GPIO_DeInit+0xbc>
 8002faa:	2300      	movs	r3, #0
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	f002 0203 	and.w	r2, r2, #3
 8002fb2:	0092      	lsls	r2, r2, #2
 8002fb4:	4093      	lsls	r3, r2
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d132      	bne.n	8003022 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002fbc:	4b49      	ldr	r3, [pc, #292]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	4947      	ldr	r1, [pc, #284]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002fca:	4b46      	ldr	r3, [pc, #280]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fcc:	685a      	ldr	r2, [r3, #4]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	4944      	ldr	r1, [pc, #272]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002fd8:	4b42      	ldr	r3, [pc, #264]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	4940      	ldr	r1, [pc, #256]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002fe6:	4b3f      	ldr	r3, [pc, #252]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	493d      	ldr	r1, [pc, #244]	; (80030e4 <HAL_GPIO_DeInit+0x1f4>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	220f      	movs	r2, #15
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003004:	4a2e      	ldr	r2, [pc, #184]	; (80030c0 <HAL_GPIO_DeInit+0x1d0>)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	089b      	lsrs	r3, r3, #2
 800300a:	3302      	adds	r3, #2
 800300c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	43da      	mvns	r2, r3
 8003014:	482a      	ldr	r0, [pc, #168]	; (80030c0 <HAL_GPIO_DeInit+0x1d0>)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	089b      	lsrs	r3, r3, #2
 800301a:	400a      	ands	r2, r1
 800301c:	3302      	adds	r3, #2
 800301e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	2103      	movs	r1, #3
 800302c:	fa01 f303 	lsl.w	r3, r1, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	401a      	ands	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	08da      	lsrs	r2, r3, #3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3208      	adds	r2, #8
 8003040:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	220f      	movs	r2, #15
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	43db      	mvns	r3, r3
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	08d2      	lsrs	r2, r2, #3
 8003058:	4019      	ands	r1, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3208      	adds	r2, #8
 800305e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2103      	movs	r1, #3
 800306c:	fa01 f303 	lsl.w	r3, r1, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	401a      	ands	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	2101      	movs	r1, #1
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	401a      	ands	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	2103      	movs	r1, #3
 8003096:	fa01 f303 	lsl.w	r3, r1, r3
 800309a:	43db      	mvns	r3, r3
 800309c:	401a      	ands	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	3301      	adds	r3, #1
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	2b0f      	cmp	r3, #15
 80030ac:	f67f af2e 	bls.w	8002f0c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80030b0:	bf00      	nop
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40013800 	.word	0x40013800
 80030c4:	40020000 	.word	0x40020000
 80030c8:	40020400 	.word	0x40020400
 80030cc:	40020800 	.word	0x40020800
 80030d0:	40020c00 	.word	0x40020c00
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40021400 	.word	0x40021400
 80030dc:	40021800 	.word	0x40021800
 80030e0:	40021c00 	.word	0x40021c00
 80030e4:	40013c00 	.word	0x40013c00

080030e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	807b      	strh	r3, [r7, #2]
 80030f4:	4613      	mov	r3, r2
 80030f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030f8:	787b      	ldrb	r3, [r7, #1]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030fe:	887a      	ldrh	r2, [r7, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003104:	e003      	b.n	800310e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003106:	887b      	ldrh	r3, [r7, #2]
 8003108:	041a      	lsls	r2, r3, #16
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	619a      	str	r2, [r3, #24]
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800311a:	b480      	push	{r7}
 800311c:	b085      	sub	sp, #20
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
 8003122:	460b      	mov	r3, r1
 8003124:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800312c:	887a      	ldrh	r2, [r7, #2]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4013      	ands	r3, r2
 8003132:	041a      	lsls	r2, r3, #16
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	43d9      	mvns	r1, r3
 8003138:	887b      	ldrh	r3, [r7, #2]
 800313a:	400b      	ands	r3, r1
 800313c:	431a      	orrs	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	619a      	str	r2, [r3, #24]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
	...

08003150 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e12b      	b.n	80033ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d106      	bne.n	800317c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fd fd5c 	bl	8000c34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2224      	movs	r2, #36	; 0x24
 8003180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0201 	bic.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031b4:	f003 fc44 	bl	8006a40 <HAL_RCC_GetPCLK1Freq>
 80031b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	4a81      	ldr	r2, [pc, #516]	; (80033c4 <HAL_I2C_Init+0x274>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d807      	bhi.n	80031d4 <HAL_I2C_Init+0x84>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4a80      	ldr	r2, [pc, #512]	; (80033c8 <HAL_I2C_Init+0x278>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	bf94      	ite	ls
 80031cc:	2301      	movls	r3, #1
 80031ce:	2300      	movhi	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e006      	b.n	80031e2 <HAL_I2C_Init+0x92>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4a7d      	ldr	r2, [pc, #500]	; (80033cc <HAL_I2C_Init+0x27c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	bf94      	ite	ls
 80031dc:	2301      	movls	r3, #1
 80031de:	2300      	movhi	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e0e7      	b.n	80033ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	4a78      	ldr	r2, [pc, #480]	; (80033d0 <HAL_I2C_Init+0x280>)
 80031ee:	fba2 2303 	umull	r2, r3, r2, r3
 80031f2:	0c9b      	lsrs	r3, r3, #18
 80031f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a6a      	ldr	r2, [pc, #424]	; (80033c4 <HAL_I2C_Init+0x274>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d802      	bhi.n	8003224 <HAL_I2C_Init+0xd4>
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	3301      	adds	r3, #1
 8003222:	e009      	b.n	8003238 <HAL_I2C_Init+0xe8>
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800322a:	fb02 f303 	mul.w	r3, r2, r3
 800322e:	4a69      	ldr	r2, [pc, #420]	; (80033d4 <HAL_I2C_Init+0x284>)
 8003230:	fba2 2303 	umull	r2, r3, r2, r3
 8003234:	099b      	lsrs	r3, r3, #6
 8003236:	3301      	adds	r3, #1
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	430b      	orrs	r3, r1
 800323e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800324a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	495c      	ldr	r1, [pc, #368]	; (80033c4 <HAL_I2C_Init+0x274>)
 8003254:	428b      	cmp	r3, r1
 8003256:	d819      	bhi.n	800328c <HAL_I2C_Init+0x13c>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	1e59      	subs	r1, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	fbb1 f3f3 	udiv	r3, r1, r3
 8003266:	1c59      	adds	r1, r3, #1
 8003268:	f640 73fc 	movw	r3, #4092	; 0xffc
 800326c:	400b      	ands	r3, r1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00a      	beq.n	8003288 <HAL_I2C_Init+0x138>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1e59      	subs	r1, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003280:	3301      	adds	r3, #1
 8003282:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003286:	e051      	b.n	800332c <HAL_I2C_Init+0x1dc>
 8003288:	2304      	movs	r3, #4
 800328a:	e04f      	b.n	800332c <HAL_I2C_Init+0x1dc>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d111      	bne.n	80032b8 <HAL_I2C_Init+0x168>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1e58      	subs	r0, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6859      	ldr	r1, [r3, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	440b      	add	r3, r1
 80032a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032a6:	3301      	adds	r3, #1
 80032a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	e012      	b.n	80032de <HAL_I2C_Init+0x18e>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	1e58      	subs	r0, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6859      	ldr	r1, [r3, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	0099      	lsls	r1, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ce:	3301      	adds	r3, #1
 80032d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_I2C_Init+0x196>
 80032e2:	2301      	movs	r3, #1
 80032e4:	e022      	b.n	800332c <HAL_I2C_Init+0x1dc>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10e      	bne.n	800330c <HAL_I2C_Init+0x1bc>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1e58      	subs	r0, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6859      	ldr	r1, [r3, #4]
 80032f6:	460b      	mov	r3, r1
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	440b      	add	r3, r1
 80032fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003300:	3301      	adds	r3, #1
 8003302:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003306:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800330a:	e00f      	b.n	800332c <HAL_I2C_Init+0x1dc>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1e58      	subs	r0, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6859      	ldr	r1, [r3, #4]
 8003314:	460b      	mov	r3, r1
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	0099      	lsls	r1, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003322:	3301      	adds	r3, #1
 8003324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003328:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	6809      	ldr	r1, [r1, #0]
 8003330:	4313      	orrs	r3, r2
 8003332:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69da      	ldr	r2, [r3, #28]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800335a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6911      	ldr	r1, [r2, #16]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	68d2      	ldr	r2, [r2, #12]
 8003366:	4311      	orrs	r1, r2
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	430b      	orrs	r3, r1
 800336e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0201 	orr.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	000186a0 	.word	0x000186a0
 80033c8:	001e847f 	.word	0x001e847f
 80033cc:	003d08ff 	.word	0x003d08ff
 80033d0:	431bde83 	.word	0x431bde83
 80033d4:	10624dd3 	.word	0x10624dd3

080033d8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e021      	b.n	800342e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2224      	movs	r2, #36	; 0x24
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f7fd fc5e 	bl	8000cc4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b088      	sub	sp, #32
 800343c:	af02      	add	r7, sp, #8
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	4608      	mov	r0, r1
 8003442:	4611      	mov	r1, r2
 8003444:	461a      	mov	r2, r3
 8003446:	4603      	mov	r3, r0
 8003448:	817b      	strh	r3, [r7, #10]
 800344a:	460b      	mov	r3, r1
 800344c:	813b      	strh	r3, [r7, #8]
 800344e:	4613      	mov	r3, r2
 8003450:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003452:	f7fe fe85 	bl	8002160 <HAL_GetTick>
 8003456:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b20      	cmp	r3, #32
 8003462:	f040 80d9 	bne.w	8003618 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	2319      	movs	r3, #25
 800346c:	2201      	movs	r2, #1
 800346e:	496d      	ldr	r1, [pc, #436]	; (8003624 <HAL_I2C_Mem_Write+0x1ec>)
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 fc8d 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800347c:	2302      	movs	r3, #2
 800347e:	e0cc      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003486:	2b01      	cmp	r3, #1
 8003488:	d101      	bne.n	800348e <HAL_I2C_Mem_Write+0x56>
 800348a:	2302      	movs	r3, #2
 800348c:	e0c5      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d007      	beq.n	80034b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2221      	movs	r2, #33	; 0x21
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2240      	movs	r2, #64	; 0x40
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a3a      	ldr	r2, [r7, #32]
 80034de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4a4d      	ldr	r2, [pc, #308]	; (8003628 <HAL_I2C_Mem_Write+0x1f0>)
 80034f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034f6:	88f8      	ldrh	r0, [r7, #6]
 80034f8:	893a      	ldrh	r2, [r7, #8]
 80034fa:	8979      	ldrh	r1, [r7, #10]
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	4603      	mov	r3, r0
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fac4 	bl	8003a94 <I2C_RequestMemoryWrite>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d052      	beq.n	80035b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e081      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 fd0e 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	2b04      	cmp	r3, #4
 800352c:	d107      	bne.n	800353e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800353c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e06b      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	781a      	ldrb	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	b29a      	uxth	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	f003 0304 	and.w	r3, r3, #4
 800357c:	2b04      	cmp	r3, #4
 800357e:	d11b      	bne.n	80035b8 <HAL_I2C_Mem_Write+0x180>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003584:	2b00      	cmp	r3, #0
 8003586:	d017      	beq.n	80035b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	781a      	ldrb	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1aa      	bne.n	8003516 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 fcfa 	bl	8003fbe <I2C_WaitOnBTFFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00d      	beq.n	80035ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d4:	2b04      	cmp	r3, #4
 80035d6:	d107      	bne.n	80035e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e016      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003614:	2300      	movs	r3, #0
 8003616:	e000      	b.n	800361a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003618:	2302      	movs	r3, #2
  }
}
 800361a:	4618      	mov	r0, r3
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	00100002 	.word	0x00100002
 8003628:	ffff0000 	.word	0xffff0000

0800362c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08c      	sub	sp, #48	; 0x30
 8003630:	af02      	add	r7, sp, #8
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	4608      	mov	r0, r1
 8003636:	4611      	mov	r1, r2
 8003638:	461a      	mov	r2, r3
 800363a:	4603      	mov	r3, r0
 800363c:	817b      	strh	r3, [r7, #10]
 800363e:	460b      	mov	r3, r1
 8003640:	813b      	strh	r3, [r7, #8]
 8003642:	4613      	mov	r3, r2
 8003644:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003646:	f7fe fd8b 	bl	8002160 <HAL_GetTick>
 800364a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b20      	cmp	r3, #32
 8003656:	f040 8208 	bne.w	8003a6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800365a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	2319      	movs	r3, #25
 8003660:	2201      	movs	r2, #1
 8003662:	497b      	ldr	r1, [pc, #492]	; (8003850 <HAL_I2C_Mem_Read+0x224>)
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 fb93 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003670:	2302      	movs	r3, #2
 8003672:	e1fb      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800367a:	2b01      	cmp	r3, #1
 800367c:	d101      	bne.n	8003682 <HAL_I2C_Mem_Read+0x56>
 800367e:	2302      	movs	r3, #2
 8003680:	e1f4      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b01      	cmp	r3, #1
 8003696:	d007      	beq.n	80036a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0201 	orr.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2222      	movs	r2, #34	; 0x22
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2240      	movs	r2, #64	; 0x40
 80036c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80036d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4a5b      	ldr	r2, [pc, #364]	; (8003854 <HAL_I2C_Mem_Read+0x228>)
 80036e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036ea:	88f8      	ldrh	r0, [r7, #6]
 80036ec:	893a      	ldrh	r2, [r7, #8]
 80036ee:	8979      	ldrh	r1, [r7, #10]
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	9301      	str	r3, [sp, #4]
 80036f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	4603      	mov	r3, r0
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 fa60 	bl	8003bc0 <I2C_RequestMemoryRead>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e1b0      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370e:	2b00      	cmp	r3, #0
 8003710:	d113      	bne.n	800373a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003712:	2300      	movs	r3, #0
 8003714:	623b      	str	r3, [r7, #32]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	623b      	str	r3, [r7, #32]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	623b      	str	r3, [r7, #32]
 8003726:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	e184      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373e:	2b01      	cmp	r3, #1
 8003740:	d11b      	bne.n	800377a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003750:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	61fb      	str	r3, [r7, #28]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	e164      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	2b02      	cmp	r3, #2
 8003780:	d11b      	bne.n	80037ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003790:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	61bb      	str	r3, [r7, #24]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	61bb      	str	r3, [r7, #24]
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	e144      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80037d0:	e138      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	f200 80f1 	bhi.w	80039be <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d123      	bne.n	800382c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 fc29 	bl	8004040 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e139      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	855a      	strh	r2, [r3, #42]	; 0x2a
 800382a:	e10b      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003830:	2b02      	cmp	r3, #2
 8003832:	d14e      	bne.n	80038d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800383a:	2200      	movs	r2, #0
 800383c:	4906      	ldr	r1, [pc, #24]	; (8003858 <HAL_I2C_Mem_Read+0x22c>)
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 faa6 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d008      	beq.n	800385c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e10e      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
 800384e:	bf00      	nop
 8003850:	00100002 	.word	0x00100002
 8003854:	ffff0000 	.word	0xffff0000
 8003858:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800386a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	1c5a      	adds	r2, r3, #1
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038d0:	e0b8      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d8:	2200      	movs	r2, #0
 80038da:	4966      	ldr	r1, [pc, #408]	; (8003a74 <HAL_I2C_Mem_Read+0x448>)
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 fa57 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e0bf      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691a      	ldr	r2, [r3, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	3b01      	subs	r3, #1
 8003928:	b29a      	uxth	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800392e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003934:	2200      	movs	r2, #0
 8003936:	494f      	ldr	r1, [pc, #316]	; (8003a74 <HAL_I2C_Mem_Read+0x448>)
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fa29 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e091      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	691a      	ldr	r2, [r3, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003962:	b2d2      	uxtb	r2, r2
 8003964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	1c5a      	adds	r2, r3, #1
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003974:	3b01      	subs	r3, #1
 8003976:	b29a      	uxth	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003980:	b29b      	uxth	r3, r3
 8003982:	3b01      	subs	r3, #1
 8003984:	b29a      	uxth	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039bc:	e042      	b.n	8003a44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 fb3c 	bl	8004040 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e04c      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d118      	bne.n	8003a44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	691a      	ldr	r2, [r3, #16]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	1c5a      	adds	r2, r3, #1
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f47f aec2 	bne.w	80037d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2220      	movs	r2, #32
 8003a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e000      	b.n	8003a6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003a6a:	2302      	movs	r3, #2
  }
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3728      	adds	r7, #40	; 0x28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	00010004 	.word	0x00010004

08003a78 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a86:	b2db      	uxtb	r3, r3
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	4608      	mov	r0, r1
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	817b      	strh	r3, [r7, #10]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	813b      	strh	r3, [r7, #8]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003abc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f960 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00d      	beq.n	8003af2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ae4:	d103      	bne.n	8003aee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e05f      	b.n	8003bb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003af2:	897b      	ldrh	r3, [r7, #10]
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	461a      	mov	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	6a3a      	ldr	r2, [r7, #32]
 8003b06:	492d      	ldr	r1, [pc, #180]	; (8003bbc <I2C_RequestMemoryWrite+0x128>)
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f998 	bl	8003e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e04c      	b.n	8003bb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b30:	6a39      	ldr	r1, [r7, #32]
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 fa02 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00d      	beq.n	8003b5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	d107      	bne.n	8003b56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e02b      	b.n	8003bb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b5a:	88fb      	ldrh	r3, [r7, #6]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d105      	bne.n	8003b6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b60:	893b      	ldrh	r3, [r7, #8]
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	611a      	str	r2, [r3, #16]
 8003b6a:	e021      	b.n	8003bb0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b6c:	893b      	ldrh	r3, [r7, #8]
 8003b6e:	0a1b      	lsrs	r3, r3, #8
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7c:	6a39      	ldr	r1, [r7, #32]
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f000 f9dc 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00d      	beq.n	8003ba6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d107      	bne.n	8003ba2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e005      	b.n	8003bb2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba6:	893b      	ldrh	r3, [r7, #8]
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	00010002 	.word	0x00010002

08003bc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b088      	sub	sp, #32
 8003bc4:	af02      	add	r7, sp, #8
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	4608      	mov	r0, r1
 8003bca:	4611      	mov	r1, r2
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4603      	mov	r3, r0
 8003bd0:	817b      	strh	r3, [r7, #10]
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	813b      	strh	r3, [r7, #8]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003be8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bf8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f000 f8c2 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00d      	beq.n	8003c2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c20:	d103      	bne.n	8003c2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e0aa      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c2e:	897b      	ldrh	r3, [r7, #10]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	461a      	mov	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c40:	6a3a      	ldr	r2, [r7, #32]
 8003c42:	4952      	ldr	r1, [pc, #328]	; (8003d8c <I2C_RequestMemoryRead+0x1cc>)
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 f8fa 	bl	8003e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e097      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	617b      	str	r3, [r7, #20]
 8003c68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6c:	6a39      	ldr	r1, [r7, #32]
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f964 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00d      	beq.n	8003c96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d107      	bne.n	8003c92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e076      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c96:	88fb      	ldrh	r3, [r7, #6]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d105      	bne.n	8003ca8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c9c:	893b      	ldrh	r3, [r7, #8]
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	611a      	str	r2, [r3, #16]
 8003ca6:	e021      	b.n	8003cec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ca8:	893b      	ldrh	r3, [r7, #8]
 8003caa:	0a1b      	lsrs	r3, r3, #8
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb8:	6a39      	ldr	r1, [r7, #32]
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 f93e 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00d      	beq.n	8003ce2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d107      	bne.n	8003cde <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cdc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e050      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce2:	893b      	ldrh	r3, [r7, #8]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cee:	6a39      	ldr	r1, [r7, #32]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 f923 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00d      	beq.n	8003d18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	d107      	bne.n	8003d14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e035      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f82b 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00d      	beq.n	8003d5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d4e:	d103      	bne.n	8003d58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d56:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e013      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d5c:	897b      	ldrh	r3, [r7, #10]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	6a3a      	ldr	r2, [r7, #32]
 8003d70:	4906      	ldr	r1, [pc, #24]	; (8003d8c <I2C_RequestMemoryRead+0x1cc>)
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 f863 	bl	8003e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	00010002 	.word	0x00010002

08003d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003da0:	e025      	b.n	8003dee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d021      	beq.n	8003dee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003daa:	f7fe f9d9 	bl	8002160 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d302      	bcc.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d116      	bne.n	8003dee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	f043 0220 	orr.w	r2, r3, #32
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e023      	b.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	0c1b      	lsrs	r3, r3, #16
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d10d      	bne.n	8003e14 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	43da      	mvns	r2, r3
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	4013      	ands	r3, r2
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf0c      	ite	eq
 8003e0a:	2301      	moveq	r3, #1
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	461a      	mov	r2, r3
 8003e12:	e00c      	b.n	8003e2e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	43da      	mvns	r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	bf0c      	ite	eq
 8003e26:	2301      	moveq	r3, #1
 8003e28:	2300      	movne	r3, #0
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d0b6      	beq.n	8003da2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b084      	sub	sp, #16
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
 8003e4a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e4c:	e051      	b.n	8003ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e5c:	d123      	bne.n	8003ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e6c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e76:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	f043 0204 	orr.w	r2, r3, #4
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e046      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eac:	d021      	beq.n	8003ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eae:	f7fe f957 	bl	8002160 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d302      	bcc.n	8003ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d116      	bne.n	8003ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	f043 0220 	orr.w	r2, r3, #32
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e020      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	0c1b      	lsrs	r3, r3, #16
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d10c      	bne.n	8003f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	43da      	mvns	r2, r3
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	4013      	ands	r3, r2
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	bf14      	ite	ne
 8003f0e:	2301      	movne	r3, #1
 8003f10:	2300      	moveq	r3, #0
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	e00b      	b.n	8003f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	43da      	mvns	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	4013      	ands	r3, r2
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	bf14      	ite	ne
 8003f28:	2301      	movne	r3, #1
 8003f2a:	2300      	moveq	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d18d      	bne.n	8003e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f48:	e02d      	b.n	8003fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f8ce 	bl	80040ec <I2C_IsAcknowledgeFailed>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e02d      	b.n	8003fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f60:	d021      	beq.n	8003fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7fe f8fd 	bl	8002160 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d116      	bne.n	8003fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f043 0220 	orr.w	r2, r3, #32
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e007      	b.n	8003fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb0:	2b80      	cmp	r3, #128	; 0x80
 8003fb2:	d1ca      	bne.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b084      	sub	sp, #16
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	60f8      	str	r0, [r7, #12]
 8003fc6:	60b9      	str	r1, [r7, #8]
 8003fc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fca:	e02d      	b.n	8004028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 f88d 	bl	80040ec <I2C_IsAcknowledgeFailed>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e02d      	b.n	8004038 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe2:	d021      	beq.n	8004028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe4:	f7fe f8bc 	bl	8002160 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d302      	bcc.n	8003ffa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d116      	bne.n	8004028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	f043 0220 	orr.w	r2, r3, #32
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e007      	b.n	8004038 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b04      	cmp	r3, #4
 8004034:	d1ca      	bne.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800404c:	e042      	b.n	80040d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	2b10      	cmp	r3, #16
 800405a:	d119      	bne.n	8004090 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f06f 0210 	mvn.w	r2, #16
 8004064:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e029      	b.n	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004090:	f7fe f866 	bl	8002160 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d116      	bne.n	80040d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	f043 0220 	orr.w	r2, r3, #32
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e007      	b.n	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040de:	2b40      	cmp	r3, #64	; 0x40
 80040e0:	d1b5      	bne.n	800404e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004102:	d11b      	bne.n	800413c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800410c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004128:	f043 0204 	orr.w	r2, r3, #4
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
	...

0800414c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b088      	sub	sp, #32
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e128      	b.n	80043b0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d109      	bne.n	800417e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a90      	ldr	r2, [pc, #576]	; (80043b8 <HAL_I2S_Init+0x26c>)
 8004176:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f7fc fdc5 	bl	8000d08 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6812      	ldr	r2, [r2, #0]
 8004190:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004194:	f023 030f 	bic.w	r3, r3, #15
 8004198:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2202      	movs	r2, #2
 80041a0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d060      	beq.n	800426c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d102      	bne.n	80041b8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80041b2:	2310      	movs	r3, #16
 80041b4:	617b      	str	r3, [r7, #20]
 80041b6:	e001      	b.n	80041bc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80041b8:	2320      	movs	r3, #32
 80041ba:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	d802      	bhi.n	80041ca <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80041ca:	2001      	movs	r0, #1
 80041cc:	f002 fd5a 	bl	8006c84 <HAL_RCCEx_GetPeriphCLKFreq>
 80041d0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041da:	d125      	bne.n	8004228 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d010      	beq.n	8004206 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	461a      	mov	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	3305      	adds	r3, #5
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	e01f      	b.n	8004246 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	461a      	mov	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004222:	3305      	adds	r3, #5
 8004224:	613b      	str	r3, [r7, #16]
 8004226:	e00e      	b.n	8004246 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	005b      	lsls	r3, r3, #1
 8004238:	461a      	mov	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	3305      	adds	r3, #5
 8004244:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4a5c      	ldr	r2, [pc, #368]	; (80043bc <HAL_I2S_Init+0x270>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	08db      	lsrs	r3, r3, #3
 8004250:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	085b      	lsrs	r3, r3, #1
 8004262:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	021b      	lsls	r3, r3, #8
 8004268:	61bb      	str	r3, [r7, #24]
 800426a:	e003      	b.n	8004274 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800426c:	2302      	movs	r3, #2
 800426e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d902      	bls.n	8004280 <HAL_I2S_Init+0x134>
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	2bff      	cmp	r3, #255	; 0xff
 800427e:	d907      	bls.n	8004290 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004284:	f043 0210 	orr.w	r2, r3, #16
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e08f      	b.n	80043b0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	ea42 0103 	orr.w	r1, r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	69fa      	ldr	r2, [r7, #28]
 80042a0:	430a      	orrs	r2, r1
 80042a2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80042ae:	f023 030f 	bic.w	r3, r3, #15
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6851      	ldr	r1, [r2, #4]
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	6892      	ldr	r2, [r2, #8]
 80042ba:	4311      	orrs	r1, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	68d2      	ldr	r2, [r2, #12]
 80042c0:	4311      	orrs	r1, r2
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6992      	ldr	r2, [r2, #24]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042d2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d161      	bne.n	80043a0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a38      	ldr	r2, [pc, #224]	; (80043c0 <HAL_I2S_Init+0x274>)
 80042e0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a37      	ldr	r2, [pc, #220]	; (80043c4 <HAL_I2S_Init+0x278>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d101      	bne.n	80042f0 <HAL_I2S_Init+0x1a4>
 80042ec:	4b36      	ldr	r3, [pc, #216]	; (80043c8 <HAL_I2S_Init+0x27c>)
 80042ee:	e001      	b.n	80042f4 <HAL_I2S_Init+0x1a8>
 80042f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	4932      	ldr	r1, [pc, #200]	; (80043c4 <HAL_I2S_Init+0x278>)
 80042fc:	428a      	cmp	r2, r1
 80042fe:	d101      	bne.n	8004304 <HAL_I2S_Init+0x1b8>
 8004300:	4a31      	ldr	r2, [pc, #196]	; (80043c8 <HAL_I2S_Init+0x27c>)
 8004302:	e001      	b.n	8004308 <HAL_I2S_Init+0x1bc>
 8004304:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004308:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800430c:	f023 030f 	bic.w	r3, r3, #15
 8004310:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a2b      	ldr	r2, [pc, #172]	; (80043c4 <HAL_I2S_Init+0x278>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d101      	bne.n	8004320 <HAL_I2S_Init+0x1d4>
 800431c:	4b2a      	ldr	r3, [pc, #168]	; (80043c8 <HAL_I2S_Init+0x27c>)
 800431e:	e001      	b.n	8004324 <HAL_I2S_Init+0x1d8>
 8004320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004324:	2202      	movs	r2, #2
 8004326:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a25      	ldr	r2, [pc, #148]	; (80043c4 <HAL_I2S_Init+0x278>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d101      	bne.n	8004336 <HAL_I2S_Init+0x1ea>
 8004332:	4b25      	ldr	r3, [pc, #148]	; (80043c8 <HAL_I2S_Init+0x27c>)
 8004334:	e001      	b.n	800433a <HAL_I2S_Init+0x1ee>
 8004336:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004346:	d003      	beq.n	8004350 <HAL_I2S_Init+0x204>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d103      	bne.n	8004358 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004350:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004354:	613b      	str	r3, [r7, #16]
 8004356:	e001      	b.n	800435c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004366:	4313      	orrs	r3, r2
 8004368:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004370:	4313      	orrs	r3, r2
 8004372:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800437a:	4313      	orrs	r3, r2
 800437c:	b29a      	uxth	r2, r3
 800437e:	897b      	ldrh	r3, [r7, #10]
 8004380:	4313      	orrs	r3, r2
 8004382:	b29b      	uxth	r3, r3
 8004384:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004388:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a0d      	ldr	r2, [pc, #52]	; (80043c4 <HAL_I2S_Init+0x278>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d101      	bne.n	8004398 <HAL_I2S_Init+0x24c>
 8004394:	4b0c      	ldr	r3, [pc, #48]	; (80043c8 <HAL_I2S_Init+0x27c>)
 8004396:	e001      	b.n	800439c <HAL_I2S_Init+0x250>
 8004398:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800439c:	897a      	ldrh	r2, [r7, #10]
 800439e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	0800469d 	.word	0x0800469d
 80043bc:	cccccccd 	.word	0xcccccccd
 80043c0:	080047b1 	.word	0x080047b1
 80043c4:	40003800 	.word	0x40003800
 80043c8:	40003400 	.word	0x40003400

080043cc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	4613      	mov	r3, r2
 80043d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <HAL_I2S_Transmit_DMA+0x1a>
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e08e      	b.n	8004508 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d101      	bne.n	80043fa <HAL_I2S_Transmit_DMA+0x2e>
 80043f6:	2302      	movs	r3, #2
 80043f8:	e086      	b.n	8004508 <HAL_I2S_Transmit_DMA+0x13c>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b01      	cmp	r3, #1
 800440c:	d005      	beq.n	800441a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004416:	2302      	movs	r3, #2
 8004418:	e076      	b.n	8004508 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2203      	movs	r2, #3
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b03      	cmp	r3, #3
 800443e:	d002      	beq.n	8004446 <HAL_I2S_Transmit_DMA+0x7a>
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2b05      	cmp	r3, #5
 8004444:	d10a      	bne.n	800445c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004446:	88fb      	ldrh	r3, [r7, #6]
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	855a      	strh	r2, [r3, #42]	; 0x2a
 800445a:	e005      	b.n	8004468 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	88fa      	ldrh	r2, [r7, #6]
 8004460:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	88fa      	ldrh	r2, [r7, #6]
 8004466:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	4a28      	ldr	r2, [pc, #160]	; (8004510 <HAL_I2S_Transmit_DMA+0x144>)
 800446e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	4a27      	ldr	r2, [pc, #156]	; (8004514 <HAL_I2S_Transmit_DMA+0x148>)
 8004476:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	4a26      	ldr	r2, [pc, #152]	; (8004518 <HAL_I2S_Transmit_DMA+0x14c>)
 800447e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004488:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004490:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004496:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004498:	f7fe f8cc 	bl	8002634 <HAL_DMA_Start_IT>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00f      	beq.n	80044c2 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a6:	f043 0208 	orr.w	r2, r3, #8
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e022      	b.n	8004508 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d107      	bne.n	80044e0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	69da      	ldr	r2, [r3, #28]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044de:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d107      	bne.n	80044fe <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f042 0202 	orr.w	r2, r2, #2
 80044fc:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	0800457b 	.word	0x0800457b
 8004514:	08004539 	.word	0x08004539
 8004518:	08004597 	.word	0x08004597

0800451c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800452a:	b2db      	uxtb	r3, r3
}
 800452c:	4618      	mov	r0, r3
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004544:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10e      	bne.n	800456c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0202 	bic.w	r2, r2, #2
 800455c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7fd fa43 	bl	80019f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004586:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f7fd fa47 	bl	8001a1c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0203 	bic.w	r2, r2, #3
 80045b2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045cc:	f043 0208 	orr.w	r2, r3, #8
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f7fd fbab 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80045da:	bf00      	nop
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b082      	sub	sp, #8
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ee:	881a      	ldrh	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	1c9a      	adds	r2, r3, #2
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004612:	b29b      	uxth	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10e      	bne.n	8004636 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004626:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f7fd f9e1 	bl	80019f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004650:	b292      	uxth	r2, r2
 8004652:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004658:	1c9a      	adds	r2, r3, #2
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10e      	bne.n	8004694 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004684:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fd fb36 	bl	8001d00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b04      	cmp	r3, #4
 80046b6:	d13a      	bne.n	800472e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d109      	bne.n	80046d6 <I2S_IRQHandler+0x3a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d102      	bne.n	80046d6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff ffb4 	bl	800463e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046dc:	2b40      	cmp	r3, #64	; 0x40
 80046de:	d126      	bne.n	800472e <I2S_IRQHandler+0x92>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	d11f      	bne.n	800472e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046fc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80046fe:	2300      	movs	r3, #0
 8004700:	613b      	str	r3, [r7, #16]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004720:	f043 0202 	orr.w	r2, r3, #2
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7fd fb01 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b03      	cmp	r3, #3
 8004738:	d136      	bne.n	80047a8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b02      	cmp	r3, #2
 8004742:	d109      	bne.n	8004758 <I2S_IRQHandler+0xbc>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474e:	2b80      	cmp	r3, #128	; 0x80
 8004750:	d102      	bne.n	8004758 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff ff45 	bl	80045e2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b08      	cmp	r3, #8
 8004760:	d122      	bne.n	80047a8 <I2S_IRQHandler+0x10c>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f003 0320 	and.w	r3, r3, #32
 800476c:	2b20      	cmp	r3, #32
 800476e:	d11b      	bne.n	80047a8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800477e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479a:	f043 0204 	orr.w	r2, r3, #4
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fd fac4 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047a8:	bf00      	nop
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b088      	sub	sp, #32
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a92      	ldr	r2, [pc, #584]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d101      	bne.n	80047ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80047ca:	4b92      	ldr	r3, [pc, #584]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047cc:	e001      	b.n	80047d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80047ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a8b      	ldr	r2, [pc, #556]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d101      	bne.n	80047ec <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80047e8:	4b8a      	ldr	r3, [pc, #552]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047ea:	e001      	b.n	80047f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80047ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047fc:	d004      	beq.n	8004808 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	f040 8099 	bne.w	800493a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b02      	cmp	r3, #2
 8004810:	d107      	bne.n	8004822 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f925 	bl	8004a6c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b01      	cmp	r3, #1
 800482a:	d107      	bne.n	800483c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f9c8 	bl	8004bcc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004842:	2b40      	cmp	r3, #64	; 0x40
 8004844:	d13a      	bne.n	80048bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	d035      	beq.n	80048bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a6e      	ldr	r2, [pc, #440]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d101      	bne.n	800485e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800485a:	4b6e      	ldr	r3, [pc, #440]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800485c:	e001      	b.n	8004862 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800485e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4969      	ldr	r1, [pc, #420]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800486a:	428b      	cmp	r3, r1
 800486c:	d101      	bne.n	8004872 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800486e:	4b69      	ldr	r3, [pc, #420]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004870:	e001      	b.n	8004876 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004872:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004876:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800487a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800488a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800488c:	2300      	movs	r3, #0
 800488e:	60fb      	str	r3, [r7, #12]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ae:	f043 0202 	orr.w	r2, r3, #2
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7fd fa3a 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	f040 80c3 	bne.w	8004a4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f000 80bd 	beq.w	8004a4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80048e2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a49      	ldr	r2, [pc, #292]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d101      	bne.n	80048f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80048ee:	4b49      	ldr	r3, [pc, #292]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048f0:	e001      	b.n	80048f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80048f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4944      	ldr	r1, [pc, #272]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048fe:	428b      	cmp	r3, r1
 8004900:	d101      	bne.n	8004906 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004902:	4b44      	ldr	r3, [pc, #272]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004904:	e001      	b.n	800490a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004906:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800490a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800490e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004910:	2300      	movs	r3, #0
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	60bb      	str	r3, [r7, #8]
 800491c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492a:	f043 0204 	orr.w	r2, r3, #4
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7fd f9fc 	bl	8001d30 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004938:	e089      	b.n	8004a4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b02      	cmp	r3, #2
 8004942:	d107      	bne.n	8004954 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494a:	2b00      	cmp	r3, #0
 800494c:	d002      	beq.n	8004954 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f8be 	bl	8004ad0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b01      	cmp	r3, #1
 800495c:	d107      	bne.n	800496e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f8fd 	bl	8004b68 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004974:	2b40      	cmp	r3, #64	; 0x40
 8004976:	d12f      	bne.n	80049d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d02a      	beq.n	80049d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004990:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a1e      	ldr	r2, [pc, #120]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d101      	bne.n	80049a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800499c:	4b1d      	ldr	r3, [pc, #116]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800499e:	e001      	b.n	80049a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80049a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4919      	ldr	r1, [pc, #100]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049ac:	428b      	cmp	r3, r1
 80049ae:	d101      	bne.n	80049b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80049b0:	4b18      	ldr	r3, [pc, #96]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049b2:	e001      	b.n	80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80049b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049bc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ca:	f043 0202 	orr.w	r2, r3, #2
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7fd f9ac 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d136      	bne.n	8004a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f003 0320 	and.w	r3, r3, #32
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d031      	beq.n	8004a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a07      	ldr	r2, [pc, #28]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d101      	bne.n	80049fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80049f6:	4b07      	ldr	r3, [pc, #28]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049f8:	e001      	b.n	80049fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80049fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049fe:	685a      	ldr	r2, [r3, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4902      	ldr	r1, [pc, #8]	; (8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a06:	428b      	cmp	r3, r1
 8004a08:	d106      	bne.n	8004a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004a0a:	4b02      	ldr	r3, [pc, #8]	; (8004a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a0c:	e006      	b.n	8004a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004a0e:	bf00      	nop
 8004a10:	40003800 	.word	0x40003800
 8004a14:	40003400 	.word	0x40003400
 8004a18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a20:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a30:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3e:	f043 0204 	orr.w	r2, r3, #4
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7fd f972 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a4c:	e000      	b.n	8004a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a4e:	bf00      	nop
}
 8004a50:	bf00      	nop
 8004a52:	3720      	adds	r7, #32
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a78:	1c99      	adds	r1, r3, #2
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	6251      	str	r1, [r2, #36]	; 0x24
 8004a7e:	881a      	ldrh	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d113      	bne.n	8004ac6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004aac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d106      	bne.n	8004ac6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff ffc9 	bl	8004a58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004adc:	1c99      	adds	r1, r3, #2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6251      	str	r1, [r2, #36]	; 0x24
 8004ae2:	8819      	ldrh	r1, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a1d      	ldr	r2, [pc, #116]	; (8004b60 <I2SEx_TxISR_I2SExt+0x90>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d101      	bne.n	8004af2 <I2SEx_TxISR_I2SExt+0x22>
 8004aee:	4b1d      	ldr	r3, [pc, #116]	; (8004b64 <I2SEx_TxISR_I2SExt+0x94>)
 8004af0:	e001      	b.n	8004af6 <I2SEx_TxISR_I2SExt+0x26>
 8004af2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004af6:	460a      	mov	r2, r1
 8004af8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	3b01      	subs	r3, #1
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d121      	bne.n	8004b56 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a12      	ldr	r2, [pc, #72]	; (8004b60 <I2SEx_TxISR_I2SExt+0x90>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d101      	bne.n	8004b20 <I2SEx_TxISR_I2SExt+0x50>
 8004b1c:	4b11      	ldr	r3, [pc, #68]	; (8004b64 <I2SEx_TxISR_I2SExt+0x94>)
 8004b1e:	e001      	b.n	8004b24 <I2SEx_TxISR_I2SExt+0x54>
 8004b20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	490d      	ldr	r1, [pc, #52]	; (8004b60 <I2SEx_TxISR_I2SExt+0x90>)
 8004b2c:	428b      	cmp	r3, r1
 8004b2e:	d101      	bne.n	8004b34 <I2SEx_TxISR_I2SExt+0x64>
 8004b30:	4b0c      	ldr	r3, [pc, #48]	; (8004b64 <I2SEx_TxISR_I2SExt+0x94>)
 8004b32:	e001      	b.n	8004b38 <I2SEx_TxISR_I2SExt+0x68>
 8004b34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b38:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004b3c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d106      	bne.n	8004b56 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff81 	bl	8004a58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b56:	bf00      	nop
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	40003800 	.word	0x40003800
 8004b64:	40003400 	.word	0x40003400

08004b68 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68d8      	ldr	r0, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7a:	1c99      	adds	r1, r3, #2
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004b80:	b282      	uxth	r2, r0
 8004b82:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d113      	bne.n	8004bc4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004baa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff ff4a 	bl	8004a58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a20      	ldr	r2, [pc, #128]	; (8004c5c <I2SEx_RxISR_I2SExt+0x90>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d101      	bne.n	8004be2 <I2SEx_RxISR_I2SExt+0x16>
 8004bde:	4b20      	ldr	r3, [pc, #128]	; (8004c60 <I2SEx_RxISR_I2SExt+0x94>)
 8004be0:	e001      	b.n	8004be6 <I2SEx_RxISR_I2SExt+0x1a>
 8004be2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004be6:	68d8      	ldr	r0, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	1c99      	adds	r1, r3, #2
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004bf2:	b282      	uxth	r2, r0
 8004bf4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d121      	bne.n	8004c52 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a12      	ldr	r2, [pc, #72]	; (8004c5c <I2SEx_RxISR_I2SExt+0x90>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d101      	bne.n	8004c1c <I2SEx_RxISR_I2SExt+0x50>
 8004c18:	4b11      	ldr	r3, [pc, #68]	; (8004c60 <I2SEx_RxISR_I2SExt+0x94>)
 8004c1a:	e001      	b.n	8004c20 <I2SEx_RxISR_I2SExt+0x54>
 8004c1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	490d      	ldr	r1, [pc, #52]	; (8004c5c <I2SEx_RxISR_I2SExt+0x90>)
 8004c28:	428b      	cmp	r3, r1
 8004c2a:	d101      	bne.n	8004c30 <I2SEx_RxISR_I2SExt+0x64>
 8004c2c:	4b0c      	ldr	r3, [pc, #48]	; (8004c60 <I2SEx_RxISR_I2SExt+0x94>)
 8004c2e:	e001      	b.n	8004c34 <I2SEx_RxISR_I2SExt+0x68>
 8004c30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c34:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c38:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d106      	bne.n	8004c52 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff ff03 	bl	8004a58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c52:	bf00      	nop
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40003800 	.word	0x40003800
 8004c60:	40003400 	.word	0x40003400

08004c64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c66:	b08f      	sub	sp, #60	; 0x3c
 8004c68:	af0a      	add	r7, sp, #40	; 0x28
 8004c6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e10f      	b.n	8004e96 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f005 feb7 	bl	800aa04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2203      	movs	r2, #3
 8004c9a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d102      	bne.n	8004cb0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f002 f9e0 	bl	800707a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	687e      	ldr	r6, [r7, #4]
 8004cc2:	466d      	mov	r5, sp
 8004cc4:	f106 0410 	add.w	r4, r6, #16
 8004cc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ccc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cd0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004cd4:	e885 0003 	stmia.w	r5, {r0, r1}
 8004cd8:	1d33      	adds	r3, r6, #4
 8004cda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cdc:	6838      	ldr	r0, [r7, #0]
 8004cde:	f002 f8b8 	bl	8006e52 <USB_CoreInit>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e0d0      	b.n	8004e96 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f002 f9ce 	bl	800709c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d00:	2300      	movs	r3, #0
 8004d02:	73fb      	strb	r3, [r7, #15]
 8004d04:	e04a      	b.n	8004d9c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d06:	7bfa      	ldrb	r2, [r7, #15]
 8004d08:	6879      	ldr	r1, [r7, #4]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	4413      	add	r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	440b      	add	r3, r1
 8004d14:	333d      	adds	r3, #61	; 0x3d
 8004d16:	2201      	movs	r2, #1
 8004d18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d1a:	7bfa      	ldrb	r2, [r7, #15]
 8004d1c:	6879      	ldr	r1, [r7, #4]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	4413      	add	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	440b      	add	r3, r1
 8004d28:	333c      	adds	r3, #60	; 0x3c
 8004d2a:	7bfa      	ldrb	r2, [r7, #15]
 8004d2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d2e:	7bfa      	ldrb	r2, [r7, #15]
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	b298      	uxth	r0, r3
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	4413      	add	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	3344      	adds	r3, #68	; 0x44
 8004d42:	4602      	mov	r2, r0
 8004d44:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d46:	7bfa      	ldrb	r2, [r7, #15]
 8004d48:	6879      	ldr	r1, [r7, #4]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	00db      	lsls	r3, r3, #3
 8004d4e:	4413      	add	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	440b      	add	r3, r1
 8004d54:	3340      	adds	r3, #64	; 0x40
 8004d56:	2200      	movs	r2, #0
 8004d58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d5a:	7bfa      	ldrb	r2, [r7, #15]
 8004d5c:	6879      	ldr	r1, [r7, #4]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	00db      	lsls	r3, r3, #3
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	440b      	add	r3, r1
 8004d68:	3348      	adds	r3, #72	; 0x48
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	440b      	add	r3, r1
 8004d7c:	334c      	adds	r3, #76	; 0x4c
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d82:	7bfa      	ldrb	r2, [r7, #15]
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	4613      	mov	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4413      	add	r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	440b      	add	r3, r1
 8004d90:	3354      	adds	r3, #84	; 0x54
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d96:	7bfb      	ldrb	r3, [r7, #15]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
 8004d9c:	7bfa      	ldrb	r2, [r7, #15]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d3af      	bcc.n	8004d06 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	73fb      	strb	r3, [r7, #15]
 8004daa:	e044      	b.n	8004e36 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004dac:	7bfa      	ldrb	r2, [r7, #15]
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	4613      	mov	r3, r2
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004dc2:	7bfa      	ldrb	r2, [r7, #15]
 8004dc4:	6879      	ldr	r1, [r7, #4]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	440b      	add	r3, r1
 8004dd0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004dd4:	7bfa      	ldrb	r2, [r7, #15]
 8004dd6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004dd8:	7bfa      	ldrb	r2, [r7, #15]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	4413      	add	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004dea:	2200      	movs	r2, #0
 8004dec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004dee:	7bfa      	ldrb	r2, [r7, #15]
 8004df0:	6879      	ldr	r1, [r7, #4]
 8004df2:	4613      	mov	r3, r2
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e04:	7bfa      	ldrb	r2, [r7, #15]
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	4413      	add	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004e16:	2200      	movs	r2, #0
 8004e18:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e1a:	7bfa      	ldrb	r2, [r7, #15]
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	00db      	lsls	r3, r3, #3
 8004e22:	4413      	add	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
 8004e32:	3301      	adds	r3, #1
 8004e34:	73fb      	strb	r3, [r7, #15]
 8004e36:	7bfa      	ldrb	r2, [r7, #15]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d3b5      	bcc.n	8004dac <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	603b      	str	r3, [r7, #0]
 8004e46:	687e      	ldr	r6, [r7, #4]
 8004e48:	466d      	mov	r5, sp
 8004e4a:	f106 0410 	add.w	r4, r6, #16
 8004e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004e5a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004e5e:	1d33      	adds	r3, r6, #4
 8004e60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e62:	6838      	ldr	r0, [r7, #0]
 8004e64:	f002 f966 	bl	8007134 <USB_DevInit>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e00d      	b.n	8004e96 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f003 fab5 	bl	80083fe <USB_DevDisconnect>

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e9e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_PCD_Start+0x1c>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e020      	b.n	8004efc <HAL_PCD_Start+0x5e>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d109      	bne.n	8004ede <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d005      	beq.n	8004ede <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f002 f8b8 	bl	8007058 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f003 fa65 	bl	80083bc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004f04:	b590      	push	{r4, r7, lr}
 8004f06:	b08d      	sub	sp, #52	; 0x34
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f003 fb23 	bl	8008566 <USB_GetMode>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f040 848a 	bne.w	800583c <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f003 fa87 	bl	8008440 <USB_ReadInterrupts>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 8480 	beq.w	800583a <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	0a1b      	lsrs	r3, r3, #8
 8004f44:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f003 fa74 	bl	8008440 <USB_ReadInterrupts>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d107      	bne.n	8004f72 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695a      	ldr	r2, [r3, #20]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f002 0202 	and.w	r2, r2, #2
 8004f70:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f003 fa62 	bl	8008440 <USB_ReadInterrupts>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d161      	bne.n	800504a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699a      	ldr	r2, [r3, #24]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0210 	bic.w	r2, r2, #16
 8004f94:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	f003 020f 	and.w	r2, r3, #15
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	00db      	lsls	r3, r3, #3
 8004fa6:	4413      	add	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	0c5b      	lsrs	r3, r3, #17
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d124      	bne.n	800500c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004fc2:	69ba      	ldr	r2, [r7, #24]
 8004fc4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d035      	beq.n	800503a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	091b      	lsrs	r3, r3, #4
 8004fd6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004fd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	461a      	mov	r2, r3
 8004fe0:	6a38      	ldr	r0, [r7, #32]
 8004fe2:	f003 f899 	bl	8008118 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ff2:	441a      	add	r2, r3
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	6a1a      	ldr	r2, [r3, #32]
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	091b      	lsrs	r3, r3, #4
 8005000:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005004:	441a      	add	r2, r3
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	621a      	str	r2, [r3, #32]
 800500a:	e016      	b.n	800503a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	0c5b      	lsrs	r3, r3, #17
 8005010:	f003 030f 	and.w	r3, r3, #15
 8005014:	2b06      	cmp	r3, #6
 8005016:	d110      	bne.n	800503a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800501e:	2208      	movs	r2, #8
 8005020:	4619      	mov	r1, r3
 8005022:	6a38      	ldr	r0, [r7, #32]
 8005024:	f003 f878 	bl	8008118 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	6a1a      	ldr	r2, [r3, #32]
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	091b      	lsrs	r3, r3, #4
 8005030:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005034:	441a      	add	r2, r3
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699a      	ldr	r2, [r3, #24]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0210 	orr.w	r2, r2, #16
 8005048:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f003 f9f6 	bl	8008440 <USB_ReadInterrupts>
 8005054:	4603      	mov	r3, r0
 8005056:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800505a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800505e:	f040 80a7 	bne.w	80051b0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f003 f9fb 	bl	8008466 <USB_ReadDevAllOutEpInterrupt>
 8005070:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005072:	e099      	b.n	80051a8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 808e 	beq.w	800519c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005086:	b2d2      	uxtb	r2, r2
 8005088:	4611      	mov	r1, r2
 800508a:	4618      	mov	r0, r3
 800508c:	f003 fa1f 	bl	80084ce <USB_ReadDevOutEPInterrupt>
 8005090:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00c      	beq.n	80050b6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050a8:	461a      	mov	r2, r3
 80050aa:	2301      	movs	r3, #1
 80050ac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80050ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fec3 	bl	8005e3c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00c      	beq.n	80050da <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80050c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050cc:	461a      	mov	r2, r3
 80050ce:	2308      	movs	r3, #8
 80050d0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80050d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 ff99 	bl	800600c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f003 0310 	and.w	r3, r3, #16
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050f0:	461a      	mov	r2, r3
 80050f2:	2310      	movs	r3, #16
 80050f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d030      	beq.n	8005162 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005108:	2b80      	cmp	r3, #128	; 0x80
 800510a:	d109      	bne.n	8005120 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	69fa      	ldr	r2, [r7, #28]
 8005116:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800511a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800511e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005122:	4613      	mov	r3, r2
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	4413      	add	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	4413      	add	r3, r2
 8005132:	3304      	adds	r3, #4
 8005134:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	78db      	ldrb	r3, [r3, #3]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d108      	bne.n	8005150 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2200      	movs	r2, #0
 8005142:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005146:	b2db      	uxtb	r3, r3
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f005 fd6e 	bl	800ac2c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005152:	015a      	lsls	r2, r3, #5
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	4413      	add	r3, r2
 8005158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800515c:	461a      	mov	r2, r3
 800515e:	2302      	movs	r3, #2
 8005160:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f003 0320 	and.w	r3, r3, #32
 8005168:	2b00      	cmp	r3, #0
 800516a:	d008      	beq.n	800517e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800516c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516e:	015a      	lsls	r2, r3, #5
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	4413      	add	r3, r2
 8005174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005178:	461a      	mov	r2, r3
 800517a:	2320      	movs	r3, #32
 800517c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d009      	beq.n	800519c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	015a      	lsls	r2, r3, #5
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	4413      	add	r3, r2
 8005190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005194:	461a      	mov	r2, r3
 8005196:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800519a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	3301      	adds	r3, #1
 80051a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80051a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a4:	085b      	lsrs	r3, r3, #1
 80051a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80051a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f47f af62 	bne.w	8005074 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f003 f943 	bl	8008440 <USB_ReadInterrupts>
 80051ba:	4603      	mov	r3, r0
 80051bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80051c4:	f040 80db 	bne.w	800537e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f003 f964 	bl	800849a <USB_ReadDevAllInEpInterrupt>
 80051d2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80051d8:	e0cd      	b.n	8005376 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80051da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80c2 	beq.w	800536a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	4611      	mov	r1, r2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f003 f98a 	bl	800850a <USB_ReadDevInEPInterrupt>
 80051f6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d057      	beq.n	80052b2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	2201      	movs	r2, #1
 800520a:	fa02 f303 	lsl.w	r3, r2, r3
 800520e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005216:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	43db      	mvns	r3, r3
 800521c:	69f9      	ldr	r1, [r7, #28]
 800521e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005222:	4013      	ands	r3, r2
 8005224:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	015a      	lsls	r2, r3, #5
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	4413      	add	r3, r2
 800522e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005232:	461a      	mov	r2, r3
 8005234:	2301      	movs	r3, #1
 8005236:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d132      	bne.n	80052a6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	334c      	adds	r3, #76	; 0x4c
 8005250:	6819      	ldr	r1, [r3, #0]
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005256:	4613      	mov	r3, r2
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	4413      	add	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4403      	add	r3, r0
 8005260:	3348      	adds	r3, #72	; 0x48
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4419      	add	r1, r3
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800526a:	4613      	mov	r3, r2
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	4413      	add	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4403      	add	r3, r0
 8005274:	334c      	adds	r3, #76	; 0x4c
 8005276:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	2b00      	cmp	r3, #0
 800527c:	d113      	bne.n	80052a6 <HAL_PCD_IRQHandler+0x3a2>
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005282:	4613      	mov	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4413      	add	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	3354      	adds	r3, #84	; 0x54
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d108      	bne.n	80052a6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800529e:	461a      	mov	r2, r3
 80052a0:	2101      	movs	r1, #1
 80052a2:	f003 f991 	bl	80085c8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	4619      	mov	r1, r3
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f005 fc38 	bl	800ab22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d008      	beq.n	80052ce <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	015a      	lsls	r2, r3, #5
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	4413      	add	r3, r2
 80052c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052c8:	461a      	mov	r2, r3
 80052ca:	2308      	movs	r3, #8
 80052cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f003 0310 	and.w	r3, r3, #16
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d008      	beq.n	80052ea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	015a      	lsls	r2, r3, #5
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	4413      	add	r3, r2
 80052e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052e4:	461a      	mov	r2, r3
 80052e6:	2310      	movs	r3, #16
 80052e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d008      	beq.n	8005306 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80052f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f6:	015a      	lsls	r2, r3, #5
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	4413      	add	r3, r2
 80052fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005300:	461a      	mov	r2, r3
 8005302:	2340      	movs	r3, #64	; 0x40
 8005304:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d023      	beq.n	8005358 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005310:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005312:	6a38      	ldr	r0, [r7, #32]
 8005314:	f002 f872 	bl	80073fc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800531a:	4613      	mov	r3, r2
 800531c:	00db      	lsls	r3, r3, #3
 800531e:	4413      	add	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	3338      	adds	r3, #56	; 0x38
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	4413      	add	r3, r2
 8005328:	3304      	adds	r3, #4
 800532a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	78db      	ldrb	r3, [r3, #3]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d108      	bne.n	8005346 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2200      	movs	r2, #0
 8005338:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	b2db      	uxtb	r3, r3
 800533e:	4619      	mov	r1, r3
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f005 fc85 	bl	800ac50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	015a      	lsls	r2, r3, #5
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	4413      	add	r3, r2
 800534e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005352:	461a      	mov	r2, r3
 8005354:	2302      	movs	r3, #2
 8005356:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005362:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fcdb 	bl	8005d20 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	3301      	adds	r3, #1
 800536e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005372:	085b      	lsrs	r3, r3, #1
 8005374:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005378:	2b00      	cmp	r3, #0
 800537a:	f47f af2e 	bne.w	80051da <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f003 f85c 	bl	8008440 <USB_ReadInterrupts>
 8005388:	4603      	mov	r3, r0
 800538a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800538e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005392:	d122      	bne.n	80053da <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053a2:	f023 0301 	bic.w	r3, r3, #1
 80053a6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d108      	bne.n	80053c4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80053ba:	2100      	movs	r1, #0
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fec3 	bl	8006148 <HAL_PCDEx_LPM_Callback>
 80053c2:	e002      	b.n	80053ca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f005 fc23 	bl	800ac10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	695a      	ldr	r2, [r3, #20]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80053d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	f003 f82e 	bl	8008440 <USB_ReadInterrupts>
 80053e4:	4603      	mov	r3, r0
 80053e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053ee:	d112      	bne.n	8005416 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d102      	bne.n	8005406 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f005 fbdf 	bl	800abc4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695a      	ldr	r2, [r3, #20]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005414:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4618      	mov	r0, r3
 800541c:	f003 f810 	bl	8008440 <USB_ReadInterrupts>
 8005420:	4603      	mov	r3, r0
 8005422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542a:	f040 80b7 	bne.w	800559c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	69fa      	ldr	r2, [r7, #28]
 8005438:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800543c:	f023 0301 	bic.w	r3, r3, #1
 8005440:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2110      	movs	r1, #16
 8005448:	4618      	mov	r0, r3
 800544a:	f001 ffd7 	bl	80073fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800544e:	2300      	movs	r3, #0
 8005450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005452:	e046      	b.n	80054e2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005456:	015a      	lsls	r2, r3, #5
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	4413      	add	r3, r2
 800545c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005460:	461a      	mov	r2, r3
 8005462:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005466:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	4413      	add	r3, r2
 8005470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005478:	0151      	lsls	r1, r2, #5
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	440a      	add	r2, r1
 800547e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005482:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005486:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800548a:	015a      	lsls	r2, r3, #5
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	4413      	add	r3, r2
 8005490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005494:	461a      	mov	r2, r3
 8005496:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800549a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800549c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054ac:	0151      	lsls	r1, r2, #5
 80054ae:	69fa      	ldr	r2, [r7, #28]
 80054b0:	440a      	add	r2, r1
 80054b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054be:	015a      	lsls	r2, r3, #5
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	4413      	add	r3, r2
 80054c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054cc:	0151      	lsls	r1, r2, #5
 80054ce:	69fa      	ldr	r2, [r7, #28]
 80054d0:	440a      	add	r2, r1
 80054d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80054da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054de:	3301      	adds	r3, #1
 80054e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d3b3      	bcc.n	8005454 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054f2:	69db      	ldr	r3, [r3, #28]
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054fa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80054fe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005504:	2b00      	cmp	r3, #0
 8005506:	d016      	beq.n	8005536 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800550e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005512:	69fa      	ldr	r2, [r7, #28]
 8005514:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005518:	f043 030b 	orr.w	r3, r3, #11
 800551c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005528:	69fa      	ldr	r2, [r7, #28]
 800552a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800552e:	f043 030b 	orr.w	r3, r3, #11
 8005532:	6453      	str	r3, [r2, #68]	; 0x44
 8005534:	e015      	b.n	8005562 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005544:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005548:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800554c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	69fa      	ldr	r2, [r7, #28]
 8005558:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800555c:	f043 030b 	orr.w	r3, r3, #11
 8005560:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69fa      	ldr	r2, [r7, #28]
 800556c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005570:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005574:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6818      	ldr	r0, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005586:	461a      	mov	r2, r3
 8005588:	f003 f81e 	bl	80085c8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	695a      	ldr	r2, [r3, #20]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800559a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f002 ff4d 	bl	8008440 <USB_ReadInterrupts>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055b0:	d124      	bne.n	80055fc <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f002 ffe3 	bl	8008582 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f001 ff98 	bl	80074f6 <USB_GetDevSpeed>
 80055c6:	4603      	mov	r3, r0
 80055c8:	461a      	mov	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681c      	ldr	r4, [r3, #0]
 80055d2:	f001 fa29 	bl	8006a28 <HAL_RCC_GetHCLKFreq>
 80055d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	461a      	mov	r2, r3
 80055e0:	4620      	mov	r0, r4
 80055e2:	f001 fc97 	bl	8006f14 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f005 fac3 	bl	800ab72 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80055fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f002 ff1d 	bl	8008440 <USB_ReadInterrupts>
 8005606:	4603      	mov	r3, r0
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b08      	cmp	r3, #8
 800560e:	d10a      	bne.n	8005626 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f005 faa0 	bl	800ab56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	695a      	ldr	r2, [r3, #20]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f002 0208 	and.w	r2, r2, #8
 8005624:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f002 ff08 	bl	8008440 <USB_ReadInterrupts>
 8005630:	4603      	mov	r3, r0
 8005632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005636:	2b80      	cmp	r3, #128	; 0x80
 8005638:	d122      	bne.n	8005680 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005646:	2301      	movs	r3, #1
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
 800564a:	e014      	b.n	8005676 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005650:	4613      	mov	r3, r2
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	4413      	add	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	440b      	add	r3, r1
 800565a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d105      	bne.n	8005670 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005666:	b2db      	uxtb	r3, r3
 8005668:	4619      	mov	r1, r3
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 fb27 	bl	8005cbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005672:	3301      	adds	r3, #1
 8005674:	627b      	str	r3, [r7, #36]	; 0x24
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800567c:	429a      	cmp	r2, r3
 800567e:	d3e5      	bcc.n	800564c <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4618      	mov	r0, r3
 8005686:	f002 fedb 	bl	8008440 <USB_ReadInterrupts>
 800568a:	4603      	mov	r3, r0
 800568c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005690:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005694:	d13b      	bne.n	800570e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005696:	2301      	movs	r3, #1
 8005698:	627b      	str	r3, [r7, #36]	; 0x24
 800569a:	e02b      	b.n	80056f4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056ac:	6879      	ldr	r1, [r7, #4]
 80056ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056b0:	4613      	mov	r3, r2
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	4413      	add	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	440b      	add	r3, r1
 80056ba:	3340      	adds	r3, #64	; 0x40
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d115      	bne.n	80056ee <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80056c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	da12      	bge.n	80056ee <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056cc:	4613      	mov	r3, r2
 80056ce:	00db      	lsls	r3, r3, #3
 80056d0:	4413      	add	r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	440b      	add	r3, r1
 80056d6:	333f      	adds	r3, #63	; 0x3f
 80056d8:	2201      	movs	r2, #1
 80056da:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80056dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	4619      	mov	r1, r3
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 fae8 	bl	8005cbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f0:	3301      	adds	r3, #1
 80056f2:	627b      	str	r3, [r7, #36]	; 0x24
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d3ce      	bcc.n	800569c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800570c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f002 fe94 	bl	8008440 <USB_ReadInterrupts>
 8005718:	4603      	mov	r3, r0
 800571a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800571e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005722:	d155      	bne.n	80057d0 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005724:	2301      	movs	r3, #1
 8005726:	627b      	str	r3, [r7, #36]	; 0x24
 8005728:	e045      	b.n	80057b6 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800572a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800573e:	4613      	mov	r3, r2
 8005740:	00db      	lsls	r3, r3, #3
 8005742:	4413      	add	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	440b      	add	r3, r1
 8005748:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d12e      	bne.n	80057b0 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005752:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005754:	2b00      	cmp	r3, #0
 8005756:	da2b      	bge.n	80057b0 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005764:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005768:	429a      	cmp	r2, r3
 800576a:	d121      	bne.n	80057b0 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005770:	4613      	mov	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800577e:	2201      	movs	r2, #1
 8005780:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10a      	bne.n	80057b0 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	69fa      	ldr	r2, [r7, #28]
 80057a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057ac:	6053      	str	r3, [r2, #4]
            break;
 80057ae:	e007      	b.n	80057c0 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	3301      	adds	r3, #1
 80057b4:	627b      	str	r3, [r7, #36]	; 0x24
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057bc:	429a      	cmp	r2, r3
 80057be:	d3b4      	bcc.n	800572a <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695a      	ldr	r2, [r3, #20]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80057ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f002 fe33 	bl	8008440 <USB_ReadInterrupts>
 80057da:	4603      	mov	r3, r0
 80057dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80057e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e4:	d10a      	bne.n	80057fc <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f005 fa44 	bl	800ac74 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695a      	ldr	r2, [r3, #20]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80057fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4618      	mov	r0, r3
 8005802:	f002 fe1d 	bl	8008440 <USB_ReadInterrupts>
 8005806:	4603      	mov	r3, r0
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b04      	cmp	r3, #4
 800580e:	d115      	bne.n	800583c <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f005 fa34 	bl	800ac90 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6859      	ldr	r1, [r3, #4]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	430a      	orrs	r2, r1
 8005836:	605a      	str	r2, [r3, #4]
 8005838:	e000      	b.n	800583c <HAL_PCD_IRQHandler+0x938>
      return;
 800583a:	bf00      	nop
    }
  }
}
 800583c:	3734      	adds	r7, #52	; 0x34
 800583e:	46bd      	mov	sp, r7
 8005840:	bd90      	pop	{r4, r7, pc}

08005842 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b082      	sub	sp, #8
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	460b      	mov	r3, r1
 800584c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005854:	2b01      	cmp	r3, #1
 8005856:	d101      	bne.n	800585c <HAL_PCD_SetAddress+0x1a>
 8005858:	2302      	movs	r3, #2
 800585a:	e013      	b.n	8005884 <HAL_PCD_SetAddress+0x42>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	78fa      	ldrb	r2, [r7, #3]
 8005868:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	78fa      	ldrb	r2, [r7, #3]
 8005872:	4611      	mov	r1, r2
 8005874:	4618      	mov	r0, r3
 8005876:	f002 fd7b 	bl	8008370 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3708      	adds	r7, #8
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	4608      	mov	r0, r1
 8005896:	4611      	mov	r1, r2
 8005898:	461a      	mov	r2, r3
 800589a:	4603      	mov	r3, r0
 800589c:	70fb      	strb	r3, [r7, #3]
 800589e:	460b      	mov	r3, r1
 80058a0:	803b      	strh	r3, [r7, #0]
 80058a2:	4613      	mov	r3, r2
 80058a4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	da0f      	bge.n	80058d2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058b2:	78fb      	ldrb	r3, [r7, #3]
 80058b4:	f003 020f 	and.w	r2, r3, #15
 80058b8:	4613      	mov	r3, r2
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	3338      	adds	r3, #56	; 0x38
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	4413      	add	r3, r2
 80058c6:	3304      	adds	r3, #4
 80058c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	705a      	strb	r2, [r3, #1]
 80058d0:	e00f      	b.n	80058f2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058d2:	78fb      	ldrb	r3, [r7, #3]
 80058d4:	f003 020f 	and.w	r2, r3, #15
 80058d8:	4613      	mov	r3, r2
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	4413      	add	r3, r2
 80058e8:	3304      	adds	r3, #4
 80058ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80058f2:	78fb      	ldrb	r3, [r7, #3]
 80058f4:	f003 030f 	and.w	r3, r3, #15
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80058fe:	883a      	ldrh	r2, [r7, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	78ba      	ldrb	r2, [r7, #2]
 8005908:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	785b      	ldrb	r3, [r3, #1]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d004      	beq.n	800591c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800591c:	78bb      	ldrb	r3, [r7, #2]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d102      	bne.n	8005928 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800592e:	2b01      	cmp	r3, #1
 8005930:	d101      	bne.n	8005936 <HAL_PCD_EP_Open+0xaa>
 8005932:	2302      	movs	r3, #2
 8005934:	e00e      	b.n	8005954 <HAL_PCD_EP_Open+0xc8>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68f9      	ldr	r1, [r7, #12]
 8005944:	4618      	mov	r0, r3
 8005946:	f001 fdfb 	bl	8007540 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005952:	7afb      	ldrb	r3, [r7, #11]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	460b      	mov	r3, r1
 8005966:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800596c:	2b00      	cmp	r3, #0
 800596e:	da0f      	bge.n	8005990 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005970:	78fb      	ldrb	r3, [r7, #3]
 8005972:	f003 020f 	and.w	r2, r3, #15
 8005976:	4613      	mov	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	4413      	add	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	3338      	adds	r3, #56	; 0x38
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	4413      	add	r3, r2
 8005984:	3304      	adds	r3, #4
 8005986:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2201      	movs	r2, #1
 800598c:	705a      	strb	r2, [r3, #1]
 800598e:	e00f      	b.n	80059b0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005990:	78fb      	ldrb	r3, [r7, #3]
 8005992:	f003 020f 	and.w	r2, r3, #15
 8005996:	4613      	mov	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	4413      	add	r3, r2
 80059a6:	3304      	adds	r3, #4
 80059a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80059b0:	78fb      	ldrb	r3, [r7, #3]
 80059b2:	f003 030f 	and.w	r3, r3, #15
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d101      	bne.n	80059ca <HAL_PCD_EP_Close+0x6e>
 80059c6:	2302      	movs	r3, #2
 80059c8:	e00e      	b.n	80059e8 <HAL_PCD_EP_Close+0x8c>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68f9      	ldr	r1, [r7, #12]
 80059d8:	4618      	mov	r0, r3
 80059da:	f001 fe39 	bl	8007650 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	607a      	str	r2, [r7, #4]
 80059fa:	603b      	str	r3, [r7, #0]
 80059fc:	460b      	mov	r3, r1
 80059fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a00:	7afb      	ldrb	r3, [r7, #11]
 8005a02:	f003 020f 	and.w	r2, r3, #15
 8005a06:	4613      	mov	r3, r2
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4413      	add	r3, r2
 8005a16:	3304      	adds	r3, #4
 8005a18:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a32:	7afb      	ldrb	r3, [r7, #11]
 8005a34:	f003 030f 	and.w	r3, r3, #15
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d102      	bne.n	8005a4c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005a4c:	7afb      	ldrb	r3, [r7, #11]
 8005a4e:	f003 030f 	and.w	r3, r3, #15
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d109      	bne.n	8005a6a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	461a      	mov	r2, r3
 8005a62:	6979      	ldr	r1, [r7, #20]
 8005a64:	f002 f918 	bl	8007c98 <USB_EP0StartXfer>
 8005a68:	e008      	b.n	8005a7c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6818      	ldr	r0, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	461a      	mov	r2, r3
 8005a76:	6979      	ldr	r1, [r7, #20]
 8005a78:	f001 fec6 	bl	8007808 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3718      	adds	r7, #24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	460b      	mov	r3, r1
 8005a90:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	f003 020f 	and.w	r2, r3, #15
 8005a98:	6879      	ldr	r1, [r7, #4]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	00db      	lsls	r3, r3, #3
 8005a9e:	4413      	add	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	440b      	add	r3, r1
 8005aa4:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8005aa8:	681b      	ldr	r3, [r3, #0]
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	370c      	adds	r7, #12
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b086      	sub	sp, #24
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	60f8      	str	r0, [r7, #12]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ac6:	7afb      	ldrb	r3, [r7, #11]
 8005ac8:	f003 020f 	and.w	r2, r3, #15
 8005acc:	4613      	mov	r3, r2
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	4413      	add	r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	3338      	adds	r3, #56	; 0x38
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4413      	add	r3, r2
 8005ada:	3304      	adds	r3, #4
 8005adc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	2200      	movs	r2, #0
 8005aee:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	2201      	movs	r2, #1
 8005af4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005af6:	7afb      	ldrb	r3, [r7, #11]
 8005af8:	f003 030f 	and.w	r3, r3, #15
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d102      	bne.n	8005b10 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005b10:	7afb      	ldrb	r3, [r7, #11]
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d109      	bne.n	8005b2e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6818      	ldr	r0, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	461a      	mov	r2, r3
 8005b26:	6979      	ldr	r1, [r7, #20]
 8005b28:	f002 f8b6 	bl	8007c98 <USB_EP0StartXfer>
 8005b2c:	e008      	b.n	8005b40 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	461a      	mov	r2, r3
 8005b3a:	6979      	ldr	r1, [r7, #20]
 8005b3c:	f001 fe64 	bl	8007808 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
 8005b52:	460b      	mov	r3, r1
 8005b54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005b56:	78fb      	ldrb	r3, [r7, #3]
 8005b58:	f003 020f 	and.w	r2, r3, #15
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d901      	bls.n	8005b68 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e050      	b.n	8005c0a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	da0f      	bge.n	8005b90 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b70:	78fb      	ldrb	r3, [r7, #3]
 8005b72:	f003 020f 	and.w	r2, r3, #15
 8005b76:	4613      	mov	r3, r2
 8005b78:	00db      	lsls	r3, r3, #3
 8005b7a:	4413      	add	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	3338      	adds	r3, #56	; 0x38
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	4413      	add	r3, r2
 8005b84:	3304      	adds	r3, #4
 8005b86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	705a      	strb	r2, [r3, #1]
 8005b8e:	e00d      	b.n	8005bac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b90:	78fa      	ldrb	r2, [r7, #3]
 8005b92:	4613      	mov	r3, r2
 8005b94:	00db      	lsls	r3, r3, #3
 8005b96:	4413      	add	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bb2:	78fb      	ldrb	r3, [r7, #3]
 8005bb4:	f003 030f 	and.w	r3, r3, #15
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_PCD_EP_SetStall+0x82>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	e01e      	b.n	8005c0a <HAL_PCD_EP_SetStall+0xc0>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68f9      	ldr	r1, [r7, #12]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f002 faf4 	bl	80081c8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005be0:	78fb      	ldrb	r3, [r7, #3]
 8005be2:	f003 030f 	and.w	r3, r3, #15
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6818      	ldr	r0, [r3, #0]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	b2d9      	uxtb	r1, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	f002 fce4 	bl	80085c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b084      	sub	sp, #16
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005c1e:	78fb      	ldrb	r3, [r7, #3]
 8005c20:	f003 020f 	and.w	r2, r3, #15
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d901      	bls.n	8005c30 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e042      	b.n	8005cb6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	da0f      	bge.n	8005c58 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c38:	78fb      	ldrb	r3, [r7, #3]
 8005c3a:	f003 020f 	and.w	r2, r3, #15
 8005c3e:	4613      	mov	r3, r2
 8005c40:	00db      	lsls	r3, r3, #3
 8005c42:	4413      	add	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	3338      	adds	r3, #56	; 0x38
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	3304      	adds	r3, #4
 8005c4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	705a      	strb	r2, [r3, #1]
 8005c56:	e00f      	b.n	8005c78 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	f003 020f 	and.w	r2, r3, #15
 8005c5e:	4613      	mov	r3, r2
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	4413      	add	r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	3304      	adds	r3, #4
 8005c70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c7e:	78fb      	ldrb	r3, [r7, #3]
 8005c80:	f003 030f 	and.w	r3, r3, #15
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d101      	bne.n	8005c98 <HAL_PCD_EP_ClrStall+0x86>
 8005c94:	2302      	movs	r3, #2
 8005c96:	e00e      	b.n	8005cb6 <HAL_PCD_EP_ClrStall+0xa4>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68f9      	ldr	r1, [r7, #12]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f002 fafc 	bl	80082a4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005cca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	da0c      	bge.n	8005cec <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cd2:	78fb      	ldrb	r3, [r7, #3]
 8005cd4:	f003 020f 	and.w	r2, r3, #15
 8005cd8:	4613      	mov	r3, r2
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	4413      	add	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	3338      	adds	r3, #56	; 0x38
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	60fb      	str	r3, [r7, #12]
 8005cea:	e00c      	b.n	8005d06 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cec:	78fb      	ldrb	r3, [r7, #3]
 8005cee:	f003 020f 	and.w	r2, r3, #15
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	00db      	lsls	r3, r3, #3
 8005cf6:	4413      	add	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	4413      	add	r3, r2
 8005d02:	3304      	adds	r3, #4
 8005d04:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68f9      	ldr	r1, [r7, #12]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f002 f91b 	bl	8007f48 <USB_EPStopXfer>
 8005d12:	4603      	mov	r3, r0
 8005d14:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005d16:	7afb      	ldrb	r3, [r7, #11]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	; 0x28
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	4613      	mov	r3, r2
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	3338      	adds	r3, #56	; 0x38
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	4413      	add	r3, r2
 8005d44:	3304      	adds	r3, #4
 8005d46:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d901      	bls.n	8005d58 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e06c      	b.n	8005e32 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	699a      	ldr	r2, [r3, #24]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d902      	bls.n	8005d74 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	3303      	adds	r3, #3
 8005d78:	089b      	lsrs	r3, r3, #2
 8005d7a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d7c:	e02b      	b.n	8005dd6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	699a      	ldr	r2, [r3, #24]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d902      	bls.n	8005d9a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	3303      	adds	r3, #3
 8005d9e:	089b      	lsrs	r3, r3, #2
 8005da0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6919      	ldr	r1, [r3, #16]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	4603      	mov	r3, r0
 8005db8:	6978      	ldr	r0, [r7, #20]
 8005dba:	f002 f96f 	bl	800809c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	691a      	ldr	r2, [r3, #16]
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	441a      	add	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6a1a      	ldr	r2, [r3, #32]
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	441a      	add	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005de6:	69ba      	ldr	r2, [r7, #24]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d809      	bhi.n	8005e00 <PCD_WriteEmptyTxFifo+0xe0>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6a1a      	ldr	r2, [r3, #32]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d203      	bcs.n	8005e00 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1be      	bne.n	8005d7e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	699a      	ldr	r2, [r3, #24]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d811      	bhi.n	8005e30 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	f003 030f 	and.w	r3, r3, #15
 8005e12:	2201      	movs	r2, #1
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	43db      	mvns	r3, r3
 8005e26:	6939      	ldr	r1, [r7, #16]
 8005e28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
	...

08005e3c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b088      	sub	sp, #32
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	333c      	adds	r3, #60	; 0x3c
 8005e54:	3304      	adds	r3, #4
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d17b      	bne.n	8005f6a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f003 0308 	and.w	r3, r3, #8
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d015      	beq.n	8005ea8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	4a61      	ldr	r2, [pc, #388]	; (8006004 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	f240 80b9 	bls.w	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f000 80b3 	beq.w	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	015a      	lsls	r2, r3, #5
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	4413      	add	r3, r2
 8005e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ea4:	6093      	str	r3, [r2, #8]
 8005ea6:	e0a7      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d009      	beq.n	8005ec6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	2320      	movs	r3, #32
 8005ec2:	6093      	str	r3, [r2, #8]
 8005ec4:	e098      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f040 8093 	bne.w	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	4a4b      	ldr	r2, [pc, #300]	; (8006004 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d90f      	bls.n	8005efa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00a      	beq.n	8005efa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ef6:	6093      	str	r3, [r2, #8]
 8005ef8:	e07e      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	4613      	mov	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	4413      	add	r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	69da      	ldr	r2, [r3, #28]
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	0159      	lsls	r1, r3, #5
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	440b      	add	r3, r1
 8005f1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f26:	1ad2      	subs	r2, r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d114      	bne.n	8005f5c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d109      	bne.n	8005f4e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6818      	ldr	r0, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005f44:	461a      	mov	r2, r3
 8005f46:	2101      	movs	r1, #1
 8005f48:	f002 fb3e 	bl	80085c8 <USB_EP0_OutStart>
 8005f4c:	e006      	b.n	8005f5c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	691a      	ldr	r2, [r3, #16]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	441a      	add	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f004 fdc2 	bl	800aaec <HAL_PCD_DataOutStageCallback>
 8005f68:	e046      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	4a26      	ldr	r2, [pc, #152]	; (8006008 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d124      	bne.n	8005fbc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00a      	beq.n	8005f92 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f88:	461a      	mov	r2, r3
 8005f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f8e:	6093      	str	r3, [r2, #8]
 8005f90:	e032      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f003 0320 	and.w	r3, r3, #32
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d008      	beq.n	8005fae <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa8:	461a      	mov	r2, r3
 8005faa:	2320      	movs	r3, #32
 8005fac:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f004 fd99 	bl	800aaec <HAL_PCD_DataOutStageCallback>
 8005fba:	e01d      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d114      	bne.n	8005fec <PCD_EP_OutXfrComplete_int+0x1b0>
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	00db      	lsls	r3, r3, #3
 8005fca:	4413      	add	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	440b      	add	r3, r1
 8005fd0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d108      	bne.n	8005fec <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	f002 faee 	bl	80085c8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f004 fd7a 	bl	800aaec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3720      	adds	r7, #32
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	4f54300a 	.word	0x4f54300a
 8006008:	4f54310a 	.word	0x4f54310a

0800600c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	333c      	adds	r3, #60	; 0x3c
 8006024:	3304      	adds	r3, #4
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	4413      	add	r3, r2
 8006032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <PCD_EP_OutSetupPacket_int+0x88>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d90e      	bls.n	8006060 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006048:	2b00      	cmp	r3, #0
 800604a:	d009      	beq.n	8006060 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	4413      	add	r3, r2
 8006054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006058:	461a      	mov	r2, r3
 800605a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800605e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f004 fd31 	bl	800aac8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4a0a      	ldr	r2, [pc, #40]	; (8006094 <PCD_EP_OutSetupPacket_int+0x88>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d90c      	bls.n	8006088 <PCD_EP_OutSetupPacket_int+0x7c>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d108      	bne.n	8006088 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6818      	ldr	r0, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006080:	461a      	mov	r2, r3
 8006082:	2101      	movs	r1, #1
 8006084:	f002 faa0 	bl	80085c8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	4f54300a 	.word	0x4f54300a

08006098 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	70fb      	strb	r3, [r7, #3]
 80060a4:	4613      	mov	r3, r2
 80060a6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d107      	bne.n	80060c6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80060b6:	883b      	ldrh	r3, [r7, #0]
 80060b8:	0419      	lsls	r1, r3, #16
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	629a      	str	r2, [r3, #40]	; 0x28
 80060c4:	e028      	b.n	8006118 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060cc:	0c1b      	lsrs	r3, r3, #16
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	4413      	add	r3, r2
 80060d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80060d4:	2300      	movs	r3, #0
 80060d6:	73fb      	strb	r3, [r7, #15]
 80060d8:	e00d      	b.n	80060f6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	7bfb      	ldrb	r3, [r7, #15]
 80060e0:	3340      	adds	r3, #64	; 0x40
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	0c1b      	lsrs	r3, r3, #16
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	4413      	add	r3, r2
 80060ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80060f0:	7bfb      	ldrb	r3, [r7, #15]
 80060f2:	3301      	adds	r3, #1
 80060f4:	73fb      	strb	r3, [r7, #15]
 80060f6:	7bfa      	ldrb	r2, [r7, #15]
 80060f8:	78fb      	ldrb	r3, [r7, #3]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d3ec      	bcc.n	80060da <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006100:	883b      	ldrh	r3, [r7, #0]
 8006102:	0418      	lsls	r0, r3, #16
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6819      	ldr	r1, [r3, #0]
 8006108:	78fb      	ldrb	r3, [r7, #3]
 800610a:	3b01      	subs	r3, #1
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	4302      	orrs	r2, r0
 8006110:	3340      	adds	r3, #64	; 0x40
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	440b      	add	r3, r1
 8006116:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006126:	b480      	push	{r7}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	460b      	mov	r3, r1
 8006130:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	887a      	ldrh	r2, [r7, #2]
 8006138:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	460b      	mov	r3, r1
 8006152:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e267      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d075      	beq.n	800626a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800617e:	4b88      	ldr	r3, [pc, #544]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 030c 	and.w	r3, r3, #12
 8006186:	2b04      	cmp	r3, #4
 8006188:	d00c      	beq.n	80061a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800618a:	4b85      	ldr	r3, [pc, #532]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006192:	2b08      	cmp	r3, #8
 8006194:	d112      	bne.n	80061bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006196:	4b82      	ldr	r3, [pc, #520]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800619e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061a2:	d10b      	bne.n	80061bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061a4:	4b7e      	ldr	r3, [pc, #504]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d05b      	beq.n	8006268 <HAL_RCC_OscConfig+0x108>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d157      	bne.n	8006268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e242      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c4:	d106      	bne.n	80061d4 <HAL_RCC_OscConfig+0x74>
 80061c6:	4b76      	ldr	r3, [pc, #472]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a75      	ldr	r2, [pc, #468]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	e01d      	b.n	8006210 <HAL_RCC_OscConfig+0xb0>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061dc:	d10c      	bne.n	80061f8 <HAL_RCC_OscConfig+0x98>
 80061de:	4b70      	ldr	r3, [pc, #448]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a6f      	ldr	r2, [pc, #444]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	4b6d      	ldr	r3, [pc, #436]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a6c      	ldr	r2, [pc, #432]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	e00b      	b.n	8006210 <HAL_RCC_OscConfig+0xb0>
 80061f8:	4b69      	ldr	r3, [pc, #420]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a68      	ldr	r2, [pc, #416]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80061fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	4b66      	ldr	r3, [pc, #408]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a65      	ldr	r2, [pc, #404]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 800620a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800620e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d013      	beq.n	8006240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006218:	f7fb ffa2 	bl	8002160 <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006220:	f7fb ff9e 	bl	8002160 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b64      	cmp	r3, #100	; 0x64
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e207      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006232:	4b5b      	ldr	r3, [pc, #364]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d0f0      	beq.n	8006220 <HAL_RCC_OscConfig+0xc0>
 800623e:	e014      	b.n	800626a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006240:	f7fb ff8e 	bl	8002160 <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006248:	f7fb ff8a 	bl	8002160 <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b64      	cmp	r3, #100	; 0x64
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e1f3      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800625a:	4b51      	ldr	r3, [pc, #324]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1f0      	bne.n	8006248 <HAL_RCC_OscConfig+0xe8>
 8006266:	e000      	b.n	800626a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d063      	beq.n	800633e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006276:	4b4a      	ldr	r3, [pc, #296]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f003 030c 	and.w	r3, r3, #12
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00b      	beq.n	800629a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006282:	4b47      	ldr	r3, [pc, #284]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800628a:	2b08      	cmp	r3, #8
 800628c:	d11c      	bne.n	80062c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800628e:	4b44      	ldr	r3, [pc, #272]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d116      	bne.n	80062c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800629a:	4b41      	ldr	r3, [pc, #260]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d005      	beq.n	80062b2 <HAL_RCC_OscConfig+0x152>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d001      	beq.n	80062b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e1c7      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062b2:	4b3b      	ldr	r3, [pc, #236]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	4937      	ldr	r1, [pc, #220]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062c6:	e03a      	b.n	800633e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d020      	beq.n	8006312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062d0:	4b34      	ldr	r3, [pc, #208]	; (80063a4 <HAL_RCC_OscConfig+0x244>)
 80062d2:	2201      	movs	r2, #1
 80062d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d6:	f7fb ff43 	bl	8002160 <HAL_GetTick>
 80062da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062dc:	e008      	b.n	80062f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062de:	f7fb ff3f 	bl	8002160 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e1a8      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f0:	4b2b      	ldr	r3, [pc, #172]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0302 	and.w	r3, r3, #2
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0f0      	beq.n	80062de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062fc:	4b28      	ldr	r3, [pc, #160]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	00db      	lsls	r3, r3, #3
 800630a:	4925      	ldr	r1, [pc, #148]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 800630c:	4313      	orrs	r3, r2
 800630e:	600b      	str	r3, [r1, #0]
 8006310:	e015      	b.n	800633e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006312:	4b24      	ldr	r3, [pc, #144]	; (80063a4 <HAL_RCC_OscConfig+0x244>)
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006318:	f7fb ff22 	bl	8002160 <HAL_GetTick>
 800631c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800631e:	e008      	b.n	8006332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006320:	f7fb ff1e 	bl	8002160 <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	2b02      	cmp	r3, #2
 800632c:	d901      	bls.n	8006332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e187      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006332:	4b1b      	ldr	r3, [pc, #108]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1f0      	bne.n	8006320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0308 	and.w	r3, r3, #8
 8006346:	2b00      	cmp	r3, #0
 8006348:	d036      	beq.n	80063b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d016      	beq.n	8006380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006352:	4b15      	ldr	r3, [pc, #84]	; (80063a8 <HAL_RCC_OscConfig+0x248>)
 8006354:	2201      	movs	r2, #1
 8006356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006358:	f7fb ff02 	bl	8002160 <HAL_GetTick>
 800635c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006360:	f7fb fefe 	bl	8002160 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e167      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006372:	4b0b      	ldr	r3, [pc, #44]	; (80063a0 <HAL_RCC_OscConfig+0x240>)
 8006374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b00      	cmp	r3, #0
 800637c:	d0f0      	beq.n	8006360 <HAL_RCC_OscConfig+0x200>
 800637e:	e01b      	b.n	80063b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006380:	4b09      	ldr	r3, [pc, #36]	; (80063a8 <HAL_RCC_OscConfig+0x248>)
 8006382:	2200      	movs	r2, #0
 8006384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006386:	f7fb feeb 	bl	8002160 <HAL_GetTick>
 800638a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800638c:	e00e      	b.n	80063ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800638e:	f7fb fee7 	bl	8002160 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	2b02      	cmp	r3, #2
 800639a:	d907      	bls.n	80063ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e150      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
 80063a0:	40023800 	.word	0x40023800
 80063a4:	42470000 	.word	0x42470000
 80063a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063ac:	4b88      	ldr	r3, [pc, #544]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80063ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063b0:	f003 0302 	and.w	r3, r3, #2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d1ea      	bne.n	800638e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 8097 	beq.w	80064f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063c6:	2300      	movs	r3, #0
 80063c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ca:	4b81      	ldr	r3, [pc, #516]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10f      	bne.n	80063f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063d6:	2300      	movs	r3, #0
 80063d8:	60bb      	str	r3, [r7, #8]
 80063da:	4b7d      	ldr	r3, [pc, #500]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	4a7c      	ldr	r2, [pc, #496]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80063e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063e4:	6413      	str	r3, [r2, #64]	; 0x40
 80063e6:	4b7a      	ldr	r3, [pc, #488]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80063e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ee:	60bb      	str	r3, [r7, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063f2:	2301      	movs	r3, #1
 80063f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f6:	4b77      	ldr	r3, [pc, #476]	; (80065d4 <HAL_RCC_OscConfig+0x474>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d118      	bne.n	8006434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006402:	4b74      	ldr	r3, [pc, #464]	; (80065d4 <HAL_RCC_OscConfig+0x474>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a73      	ldr	r2, [pc, #460]	; (80065d4 <HAL_RCC_OscConfig+0x474>)
 8006408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800640c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800640e:	f7fb fea7 	bl	8002160 <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006416:	f7fb fea3 	bl	8002160 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e10c      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006428:	4b6a      	ldr	r3, [pc, #424]	; (80065d4 <HAL_RCC_OscConfig+0x474>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0f0      	beq.n	8006416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d106      	bne.n	800644a <HAL_RCC_OscConfig+0x2ea>
 800643c:	4b64      	ldr	r3, [pc, #400]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 800643e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006440:	4a63      	ldr	r2, [pc, #396]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006442:	f043 0301 	orr.w	r3, r3, #1
 8006446:	6713      	str	r3, [r2, #112]	; 0x70
 8006448:	e01c      	b.n	8006484 <HAL_RCC_OscConfig+0x324>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	2b05      	cmp	r3, #5
 8006450:	d10c      	bne.n	800646c <HAL_RCC_OscConfig+0x30c>
 8006452:	4b5f      	ldr	r3, [pc, #380]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006456:	4a5e      	ldr	r2, [pc, #376]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006458:	f043 0304 	orr.w	r3, r3, #4
 800645c:	6713      	str	r3, [r2, #112]	; 0x70
 800645e:	4b5c      	ldr	r3, [pc, #368]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006462:	4a5b      	ldr	r2, [pc, #364]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006464:	f043 0301 	orr.w	r3, r3, #1
 8006468:	6713      	str	r3, [r2, #112]	; 0x70
 800646a:	e00b      	b.n	8006484 <HAL_RCC_OscConfig+0x324>
 800646c:	4b58      	ldr	r3, [pc, #352]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 800646e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006470:	4a57      	ldr	r2, [pc, #348]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006472:	f023 0301 	bic.w	r3, r3, #1
 8006476:	6713      	str	r3, [r2, #112]	; 0x70
 8006478:	4b55      	ldr	r3, [pc, #340]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 800647a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647c:	4a54      	ldr	r2, [pc, #336]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 800647e:	f023 0304 	bic.w	r3, r3, #4
 8006482:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d015      	beq.n	80064b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800648c:	f7fb fe68 	bl	8002160 <HAL_GetTick>
 8006490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006492:	e00a      	b.n	80064aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006494:	f7fb fe64 	bl	8002160 <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	f241 3288 	movw	r2, #5000	; 0x1388
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e0cb      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064aa:	4b49      	ldr	r3, [pc, #292]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80064ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d0ee      	beq.n	8006494 <HAL_RCC_OscConfig+0x334>
 80064b6:	e014      	b.n	80064e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064b8:	f7fb fe52 	bl	8002160 <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064be:	e00a      	b.n	80064d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064c0:	f7fb fe4e 	bl	8002160 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e0b5      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064d6:	4b3e      	ldr	r3, [pc, #248]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80064d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1ee      	bne.n	80064c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064e2:	7dfb      	ldrb	r3, [r7, #23]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d105      	bne.n	80064f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064e8:	4b39      	ldr	r3, [pc, #228]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80064ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ec:	4a38      	ldr	r2, [pc, #224]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80064ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 80a1 	beq.w	8006640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064fe:	4b34      	ldr	r3, [pc, #208]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 030c 	and.w	r3, r3, #12
 8006506:	2b08      	cmp	r3, #8
 8006508:	d05c      	beq.n	80065c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	2b02      	cmp	r3, #2
 8006510:	d141      	bne.n	8006596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006512:	4b31      	ldr	r3, [pc, #196]	; (80065d8 <HAL_RCC_OscConfig+0x478>)
 8006514:	2200      	movs	r2, #0
 8006516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006518:	f7fb fe22 	bl	8002160 <HAL_GetTick>
 800651c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800651e:	e008      	b.n	8006532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006520:	f7fb fe1e 	bl	8002160 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	2b02      	cmp	r3, #2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e087      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006532:	4b27      	ldr	r3, [pc, #156]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1f0      	bne.n	8006520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69da      	ldr	r2, [r3, #28]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	431a      	orrs	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	019b      	lsls	r3, r3, #6
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006554:	085b      	lsrs	r3, r3, #1
 8006556:	3b01      	subs	r3, #1
 8006558:	041b      	lsls	r3, r3, #16
 800655a:	431a      	orrs	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006560:	061b      	lsls	r3, r3, #24
 8006562:	491b      	ldr	r1, [pc, #108]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 8006564:	4313      	orrs	r3, r2
 8006566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006568:	4b1b      	ldr	r3, [pc, #108]	; (80065d8 <HAL_RCC_OscConfig+0x478>)
 800656a:	2201      	movs	r2, #1
 800656c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800656e:	f7fb fdf7 	bl	8002160 <HAL_GetTick>
 8006572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006574:	e008      	b.n	8006588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006576:	f7fb fdf3 	bl	8002160 <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	2b02      	cmp	r3, #2
 8006582:	d901      	bls.n	8006588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	e05c      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006588:	4b11      	ldr	r3, [pc, #68]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d0f0      	beq.n	8006576 <HAL_RCC_OscConfig+0x416>
 8006594:	e054      	b.n	8006640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006596:	4b10      	ldr	r3, [pc, #64]	; (80065d8 <HAL_RCC_OscConfig+0x478>)
 8006598:	2200      	movs	r2, #0
 800659a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800659c:	f7fb fde0 	bl	8002160 <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065a2:	e008      	b.n	80065b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065a4:	f7fb fddc 	bl	8002160 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e045      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065b6:	4b06      	ldr	r3, [pc, #24]	; (80065d0 <HAL_RCC_OscConfig+0x470>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1f0      	bne.n	80065a4 <HAL_RCC_OscConfig+0x444>
 80065c2:	e03d      	b.n	8006640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d107      	bne.n	80065dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e038      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
 80065d0:	40023800 	.word	0x40023800
 80065d4:	40007000 	.word	0x40007000
 80065d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065dc:	4b1b      	ldr	r3, [pc, #108]	; (800664c <HAL_RCC_OscConfig+0x4ec>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d028      	beq.n	800663c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d121      	bne.n	800663c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006602:	429a      	cmp	r2, r3
 8006604:	d11a      	bne.n	800663c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800660c:	4013      	ands	r3, r2
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006614:	4293      	cmp	r3, r2
 8006616:	d111      	bne.n	800663c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006622:	085b      	lsrs	r3, r3, #1
 8006624:	3b01      	subs	r3, #1
 8006626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006628:	429a      	cmp	r2, r3
 800662a:	d107      	bne.n	800663c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006638:	429a      	cmp	r2, r3
 800663a:	d001      	beq.n	8006640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e000      	b.n	8006642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3718      	adds	r7, #24
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	40023800 	.word	0x40023800

08006650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d101      	bne.n	8006664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e0cc      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006664:	4b68      	ldr	r3, [pc, #416]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0307 	and.w	r3, r3, #7
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	d90c      	bls.n	800668c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006672:	4b65      	ldr	r3, [pc, #404]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 8006674:	683a      	ldr	r2, [r7, #0]
 8006676:	b2d2      	uxtb	r2, r2
 8006678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800667a:	4b63      	ldr	r3, [pc, #396]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0307 	and.w	r3, r3, #7
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d001      	beq.n	800668c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e0b8      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d020      	beq.n	80066da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0304 	and.w	r3, r3, #4
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066a4:	4b59      	ldr	r3, [pc, #356]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	4a58      	ldr	r2, [pc, #352]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80066ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d005      	beq.n	80066c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066bc:	4b53      	ldr	r3, [pc, #332]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	4a52      	ldr	r2, [pc, #328]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80066c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066c8:	4b50      	ldr	r3, [pc, #320]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	494d      	ldr	r1, [pc, #308]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d044      	beq.n	8006770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d107      	bne.n	80066fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ee:	4b47      	ldr	r3, [pc, #284]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d119      	bne.n	800672e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e07f      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d003      	beq.n	800670e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800670a:	2b03      	cmp	r3, #3
 800670c:	d107      	bne.n	800671e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800670e:	4b3f      	ldr	r3, [pc, #252]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d109      	bne.n	800672e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e06f      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800671e:	4b3b      	ldr	r3, [pc, #236]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e067      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800672e:	4b37      	ldr	r3, [pc, #220]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f023 0203 	bic.w	r2, r3, #3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	4934      	ldr	r1, [pc, #208]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 800673c:	4313      	orrs	r3, r2
 800673e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006740:	f7fb fd0e 	bl	8002160 <HAL_GetTick>
 8006744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006746:	e00a      	b.n	800675e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006748:	f7fb fd0a 	bl	8002160 <HAL_GetTick>
 800674c:	4602      	mov	r2, r0
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	f241 3288 	movw	r2, #5000	; 0x1388
 8006756:	4293      	cmp	r3, r2
 8006758:	d901      	bls.n	800675e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e04f      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800675e:	4b2b      	ldr	r3, [pc, #172]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 020c 	and.w	r2, r3, #12
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	429a      	cmp	r2, r3
 800676e:	d1eb      	bne.n	8006748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006770:	4b25      	ldr	r3, [pc, #148]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	429a      	cmp	r2, r3
 800677c:	d20c      	bcs.n	8006798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800677e:	4b22      	ldr	r3, [pc, #136]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	b2d2      	uxtb	r2, r2
 8006784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006786:	4b20      	ldr	r3, [pc, #128]	; (8006808 <HAL_RCC_ClockConfig+0x1b8>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0307 	and.w	r3, r3, #7
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d001      	beq.n	8006798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e032      	b.n	80067fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0304 	and.w	r3, r3, #4
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d008      	beq.n	80067b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067a4:	4b19      	ldr	r3, [pc, #100]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	4916      	ldr	r1, [pc, #88]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d009      	beq.n	80067d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067c2:	4b12      	ldr	r3, [pc, #72]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	00db      	lsls	r3, r3, #3
 80067d0:	490e      	ldr	r1, [pc, #56]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80067d6:	f000 f821 	bl	800681c <HAL_RCC_GetSysClockFreq>
 80067da:	4602      	mov	r2, r0
 80067dc:	4b0b      	ldr	r3, [pc, #44]	; (800680c <HAL_RCC_ClockConfig+0x1bc>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	091b      	lsrs	r3, r3, #4
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	490a      	ldr	r1, [pc, #40]	; (8006810 <HAL_RCC_ClockConfig+0x1c0>)
 80067e8:	5ccb      	ldrb	r3, [r1, r3]
 80067ea:	fa22 f303 	lsr.w	r3, r2, r3
 80067ee:	4a09      	ldr	r2, [pc, #36]	; (8006814 <HAL_RCC_ClockConfig+0x1c4>)
 80067f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067f2:	4b09      	ldr	r3, [pc, #36]	; (8006818 <HAL_RCC_ClockConfig+0x1c8>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7fb fc6e 	bl	80020d8 <HAL_InitTick>

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	40023c00 	.word	0x40023c00
 800680c:	40023800 	.word	0x40023800
 8006810:	0800d724 	.word	0x0800d724
 8006814:	20000468 	.word	0x20000468
 8006818:	200004a4 	.word	0x200004a4

0800681c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800681c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006820:	b094      	sub	sp, #80	; 0x50
 8006822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006824:	2300      	movs	r3, #0
 8006826:	647b      	str	r3, [r7, #68]	; 0x44
 8006828:	2300      	movs	r3, #0
 800682a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800682c:	2300      	movs	r3, #0
 800682e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006830:	2300      	movs	r3, #0
 8006832:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006834:	4b79      	ldr	r3, [pc, #484]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f003 030c 	and.w	r3, r3, #12
 800683c:	2b08      	cmp	r3, #8
 800683e:	d00d      	beq.n	800685c <HAL_RCC_GetSysClockFreq+0x40>
 8006840:	2b08      	cmp	r3, #8
 8006842:	f200 80e1 	bhi.w	8006a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <HAL_RCC_GetSysClockFreq+0x34>
 800684a:	2b04      	cmp	r3, #4
 800684c:	d003      	beq.n	8006856 <HAL_RCC_GetSysClockFreq+0x3a>
 800684e:	e0db      	b.n	8006a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006850:	4b73      	ldr	r3, [pc, #460]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8006852:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006854:	e0db      	b.n	8006a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006856:	4b73      	ldr	r3, [pc, #460]	; (8006a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8006858:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800685a:	e0d8      	b.n	8006a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800685c:	4b6f      	ldr	r3, [pc, #444]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006864:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006866:	4b6d      	ldr	r3, [pc, #436]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d063      	beq.n	800693a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006872:	4b6a      	ldr	r3, [pc, #424]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	099b      	lsrs	r3, r3, #6
 8006878:	2200      	movs	r2, #0
 800687a:	63bb      	str	r3, [r7, #56]	; 0x38
 800687c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006884:	633b      	str	r3, [r7, #48]	; 0x30
 8006886:	2300      	movs	r3, #0
 8006888:	637b      	str	r3, [r7, #52]	; 0x34
 800688a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800688e:	4622      	mov	r2, r4
 8006890:	462b      	mov	r3, r5
 8006892:	f04f 0000 	mov.w	r0, #0
 8006896:	f04f 0100 	mov.w	r1, #0
 800689a:	0159      	lsls	r1, r3, #5
 800689c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068a0:	0150      	lsls	r0, r2, #5
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	4621      	mov	r1, r4
 80068a8:	1a51      	subs	r1, r2, r1
 80068aa:	6139      	str	r1, [r7, #16]
 80068ac:	4629      	mov	r1, r5
 80068ae:	eb63 0301 	sbc.w	r3, r3, r1
 80068b2:	617b      	str	r3, [r7, #20]
 80068b4:	f04f 0200 	mov.w	r2, #0
 80068b8:	f04f 0300 	mov.w	r3, #0
 80068bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068c0:	4659      	mov	r1, fp
 80068c2:	018b      	lsls	r3, r1, #6
 80068c4:	4651      	mov	r1, sl
 80068c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80068ca:	4651      	mov	r1, sl
 80068cc:	018a      	lsls	r2, r1, #6
 80068ce:	4651      	mov	r1, sl
 80068d0:	ebb2 0801 	subs.w	r8, r2, r1
 80068d4:	4659      	mov	r1, fp
 80068d6:	eb63 0901 	sbc.w	r9, r3, r1
 80068da:	f04f 0200 	mov.w	r2, #0
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068ee:	4690      	mov	r8, r2
 80068f0:	4699      	mov	r9, r3
 80068f2:	4623      	mov	r3, r4
 80068f4:	eb18 0303 	adds.w	r3, r8, r3
 80068f8:	60bb      	str	r3, [r7, #8]
 80068fa:	462b      	mov	r3, r5
 80068fc:	eb49 0303 	adc.w	r3, r9, r3
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	f04f 0200 	mov.w	r2, #0
 8006906:	f04f 0300 	mov.w	r3, #0
 800690a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800690e:	4629      	mov	r1, r5
 8006910:	024b      	lsls	r3, r1, #9
 8006912:	4621      	mov	r1, r4
 8006914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006918:	4621      	mov	r1, r4
 800691a:	024a      	lsls	r2, r1, #9
 800691c:	4610      	mov	r0, r2
 800691e:	4619      	mov	r1, r3
 8006920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006922:	2200      	movs	r2, #0
 8006924:	62bb      	str	r3, [r7, #40]	; 0x28
 8006926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800692c:	f7f9 fc4c 	bl	80001c8 <__aeabi_uldivmod>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4613      	mov	r3, r2
 8006936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006938:	e058      	b.n	80069ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800693a:	4b38      	ldr	r3, [pc, #224]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	099b      	lsrs	r3, r3, #6
 8006940:	2200      	movs	r2, #0
 8006942:	4618      	mov	r0, r3
 8006944:	4611      	mov	r1, r2
 8006946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800694a:	623b      	str	r3, [r7, #32]
 800694c:	2300      	movs	r3, #0
 800694e:	627b      	str	r3, [r7, #36]	; 0x24
 8006950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006954:	4642      	mov	r2, r8
 8006956:	464b      	mov	r3, r9
 8006958:	f04f 0000 	mov.w	r0, #0
 800695c:	f04f 0100 	mov.w	r1, #0
 8006960:	0159      	lsls	r1, r3, #5
 8006962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006966:	0150      	lsls	r0, r2, #5
 8006968:	4602      	mov	r2, r0
 800696a:	460b      	mov	r3, r1
 800696c:	4641      	mov	r1, r8
 800696e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006972:	4649      	mov	r1, r9
 8006974:	eb63 0b01 	sbc.w	fp, r3, r1
 8006978:	f04f 0200 	mov.w	r2, #0
 800697c:	f04f 0300 	mov.w	r3, #0
 8006980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800698c:	ebb2 040a 	subs.w	r4, r2, sl
 8006990:	eb63 050b 	sbc.w	r5, r3, fp
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	f04f 0300 	mov.w	r3, #0
 800699c:	00eb      	lsls	r3, r5, #3
 800699e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069a2:	00e2      	lsls	r2, r4, #3
 80069a4:	4614      	mov	r4, r2
 80069a6:	461d      	mov	r5, r3
 80069a8:	4643      	mov	r3, r8
 80069aa:	18e3      	adds	r3, r4, r3
 80069ac:	603b      	str	r3, [r7, #0]
 80069ae:	464b      	mov	r3, r9
 80069b0:	eb45 0303 	adc.w	r3, r5, r3
 80069b4:	607b      	str	r3, [r7, #4]
 80069b6:	f04f 0200 	mov.w	r2, #0
 80069ba:	f04f 0300 	mov.w	r3, #0
 80069be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069c2:	4629      	mov	r1, r5
 80069c4:	028b      	lsls	r3, r1, #10
 80069c6:	4621      	mov	r1, r4
 80069c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069cc:	4621      	mov	r1, r4
 80069ce:	028a      	lsls	r2, r1, #10
 80069d0:	4610      	mov	r0, r2
 80069d2:	4619      	mov	r1, r3
 80069d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069d6:	2200      	movs	r2, #0
 80069d8:	61bb      	str	r3, [r7, #24]
 80069da:	61fa      	str	r2, [r7, #28]
 80069dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069e0:	f7f9 fbf2 	bl	80001c8 <__aeabi_uldivmod>
 80069e4:	4602      	mov	r2, r0
 80069e6:	460b      	mov	r3, r1
 80069e8:	4613      	mov	r3, r2
 80069ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80069ec:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	0c1b      	lsrs	r3, r3, #16
 80069f2:	f003 0303 	and.w	r3, r3, #3
 80069f6:	3301      	adds	r3, #1
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80069fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a06:	e002      	b.n	8006a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a08:	4b05      	ldr	r3, [pc, #20]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a0a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3750      	adds	r7, #80	; 0x50
 8006a14:	46bd      	mov	sp, r7
 8006a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40023800 	.word	0x40023800
 8006a20:	00f42400 	.word	0x00f42400
 8006a24:	007a1200 	.word	0x007a1200

08006a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a2c:	4b03      	ldr	r3, [pc, #12]	; (8006a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	20000468 	.word	0x20000468

08006a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a44:	f7ff fff0 	bl	8006a28 <HAL_RCC_GetHCLKFreq>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	4b05      	ldr	r3, [pc, #20]	; (8006a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	0a9b      	lsrs	r3, r3, #10
 8006a50:	f003 0307 	and.w	r3, r3, #7
 8006a54:	4903      	ldr	r1, [pc, #12]	; (8006a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a56:	5ccb      	ldrb	r3, [r1, r3]
 8006a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40023800 	.word	0x40023800
 8006a64:	0800d734 	.word	0x0800d734

08006a68 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b086      	sub	sp, #24
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d105      	bne.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d035      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006a90:	4b62      	ldr	r3, [pc, #392]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a96:	f7fb fb63 	bl	8002160 <HAL_GetTick>
 8006a9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a9c:	e008      	b.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006a9e:	f7fb fb5f 	bl	8002160 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d901      	bls.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e0b0      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ab0:	4b5b      	ldr	r3, [pc, #364]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d1f0      	bne.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	019a      	lsls	r2, r3, #6
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	071b      	lsls	r3, r3, #28
 8006ac8:	4955      	ldr	r1, [pc, #340]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006ad0:	4b52      	ldr	r3, [pc, #328]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ad6:	f7fb fb43 	bl	8002160 <HAL_GetTick>
 8006ada:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006adc:	e008      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006ade:	f7fb fb3f 	bl	8002160 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d901      	bls.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e090      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006af0:	4b4b      	ldr	r3, [pc, #300]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d0f0      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 8083 	beq.w	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60fb      	str	r3, [r7, #12]
 8006b0e:	4b44      	ldr	r3, [pc, #272]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b12:	4a43      	ldr	r2, [pc, #268]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b18:	6413      	str	r3, [r2, #64]	; 0x40
 8006b1a:	4b41      	ldr	r3, [pc, #260]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b22:	60fb      	str	r3, [r7, #12]
 8006b24:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b26:	4b3f      	ldr	r3, [pc, #252]	; (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a3e      	ldr	r2, [pc, #248]	; (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b32:	f7fb fb15 	bl	8002160 <HAL_GetTick>
 8006b36:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b38:	e008      	b.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b3a:	f7fb fb11 	bl	8002160 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e062      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b4c:	4b35      	ldr	r3, [pc, #212]	; (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0f0      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b58:	4b31      	ldr	r3, [pc, #196]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b60:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d02f      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d028      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b76:	4b2a      	ldr	r3, [pc, #168]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b7e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b80:	4b29      	ldr	r3, [pc, #164]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b82:	2201      	movs	r2, #1
 8006b84:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b86:	4b28      	ldr	r3, [pc, #160]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006b8c:	4a24      	ldr	r2, [pc, #144]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b92:	4b23      	ldr	r3, [pc, #140]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d114      	bne.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006b9e:	f7fb fadf 	bl	8002160 <HAL_GetTick>
 8006ba2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba4:	e00a      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ba6:	f7fb fadb 	bl	8002160 <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e02a      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bbc:	4b18      	ldr	r3, [pc, #96]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d0ee      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bd4:	d10d      	bne.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006bd6:	4b12      	ldr	r3, [pc, #72]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bea:	490d      	ldr	r1, [pc, #52]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	608b      	str	r3, [r1, #8]
 8006bf0:	e005      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006bf2:	4b0b      	ldr	r3, [pc, #44]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	4a0a      	ldr	r2, [pc, #40]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bf8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006bfc:	6093      	str	r3, [r2, #8]
 8006bfe:	4b08      	ldr	r3, [pc, #32]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c0a:	4905      	ldr	r1, [pc, #20]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	42470068 	.word	0x42470068
 8006c20:	40023800 	.word	0x40023800
 8006c24:	40007000 	.word	0x40007000
 8006c28:	42470e40 	.word	0x42470e40

08006c2c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2203      	movs	r2, #3
 8006c38:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006c3a:	4b11      	ldr	r3, [pc, #68]	; (8006c80 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c40:	099b      	lsrs	r3, r3, #6
 8006c42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c4a:	4b0d      	ldr	r3, [pc, #52]	; (8006c80 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c50:	0f1b      	lsrs	r3, r3, #28
 8006c52:	f003 0207 	and.w	r2, r3, #7
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8006c5a:	4b09      	ldr	r3, [pc, #36]	; (8006c80 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006c62:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006c64:	4b06      	ldr	r3, [pc, #24]	; (8006c80 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c68:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006c74:	bf00      	nop
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	40023800 	.word	0x40023800

08006c84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006c90:	2300      	movs	r3, #0
 8006c92:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d13e      	bne.n	8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006ca2:	4b23      	ldr	r3, [pc, #140]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d005      	beq.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d12f      	bne.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006cb8:	4b1e      	ldr	r3, [pc, #120]	; (8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006cba:	617b      	str	r3, [r7, #20]
          break;
 8006cbc:	e02f      	b.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006cbe:	4b1c      	ldr	r3, [pc, #112]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cca:	d108      	bne.n	8006cde <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006ccc:	4b18      	ldr	r3, [pc, #96]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cd4:	4a18      	ldr	r2, [pc, #96]	; (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cda:	613b      	str	r3, [r7, #16]
 8006cdc:	e007      	b.n	8006cee <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006cde:	4b14      	ldr	r3, [pc, #80]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ce6:	4a15      	ldr	r2, [pc, #84]	; (8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cec:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006cee:	4b10      	ldr	r3, [pc, #64]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006cf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cf4:	099b      	lsrs	r3, r3, #6
 8006cf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	fb02 f303 	mul.w	r3, r2, r3
 8006d00:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006d02:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006d04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d08:	0f1b      	lsrs	r3, r3, #28
 8006d0a:	f003 0307 	and.w	r3, r3, #7
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d14:	617b      	str	r3, [r7, #20]
          break;
 8006d16:	e002      	b.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]
          break;
 8006d1c:	bf00      	nop
        }
      }
      break;
 8006d1e:	bf00      	nop
    }
  }
  return frequency;
 8006d20:	697b      	ldr	r3, [r7, #20]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	371c      	adds	r7, #28
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	40023800 	.word	0x40023800
 8006d34:	00bb8000 	.word	0x00bb8000
 8006d38:	007a1200 	.word	0x007a1200
 8006d3c:	00f42400 	.word	0x00f42400

08006d40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d101      	bne.n	8006d52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e07b      	b.n	8006e4a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d108      	bne.n	8006d6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d62:	d009      	beq.n	8006d78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	61da      	str	r2, [r3, #28]
 8006d6a:	e005      	b.n	8006d78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d106      	bne.n	8006d98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7fa f86c 	bl	8000e70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dca:	431a      	orrs	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	f003 0302 	and.w	r3, r3, #2
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	431a      	orrs	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006de8:	431a      	orrs	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006df2:	431a      	orrs	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a1b      	ldr	r3, [r3, #32]
 8006df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dfc:	ea42 0103 	orr.w	r1, r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e04:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	0c1b      	lsrs	r3, r3, #16
 8006e16:	f003 0104 	and.w	r1, r3, #4
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1e:	f003 0210 	and.w	r2, r3, #16
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e52:	b084      	sub	sp, #16
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	f107 001c 	add.w	r0, r7, #28
 8006e60:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d122      	bne.n	8006eb0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d105      	bne.n	8006ea4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f001 fbed 	bl	8008684 <USB_CoreReset>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	73fb      	strb	r3, [r7, #15]
 8006eae:	e01a      	b.n	8006ee6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f001 fbe1 	bl	8008684 <USB_CoreReset>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ec6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d106      	bne.n	8006eda <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	639a      	str	r2, [r3, #56]	; 0x38
 8006ed8:	e005      	b.n	8006ee6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ede:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d10b      	bne.n	8006f04 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f043 0206 	orr.w	r2, r3, #6
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f043 0220 	orr.w	r2, r3, #32
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f10:	b004      	add	sp, #16
 8006f12:	4770      	bx	lr

08006f14 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	4613      	mov	r3, r2
 8006f20:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f22:	79fb      	ldrb	r3, [r7, #7]
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d165      	bne.n	8006ff4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	4a41      	ldr	r2, [pc, #260]	; (8007030 <USB_SetTurnaroundTime+0x11c>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d906      	bls.n	8006f3e <USB_SetTurnaroundTime+0x2a>
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	4a40      	ldr	r2, [pc, #256]	; (8007034 <USB_SetTurnaroundTime+0x120>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d202      	bcs.n	8006f3e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f38:	230f      	movs	r3, #15
 8006f3a:	617b      	str	r3, [r7, #20]
 8006f3c:	e062      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	4a3c      	ldr	r2, [pc, #240]	; (8007034 <USB_SetTurnaroundTime+0x120>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d306      	bcc.n	8006f54 <USB_SetTurnaroundTime+0x40>
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	4a3b      	ldr	r2, [pc, #236]	; (8007038 <USB_SetTurnaroundTime+0x124>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d202      	bcs.n	8006f54 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f4e:	230e      	movs	r3, #14
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	e057      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	4a38      	ldr	r2, [pc, #224]	; (8007038 <USB_SetTurnaroundTime+0x124>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d306      	bcc.n	8006f6a <USB_SetTurnaroundTime+0x56>
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	4a37      	ldr	r2, [pc, #220]	; (800703c <USB_SetTurnaroundTime+0x128>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d202      	bcs.n	8006f6a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f64:	230d      	movs	r3, #13
 8006f66:	617b      	str	r3, [r7, #20]
 8006f68:	e04c      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	4a33      	ldr	r2, [pc, #204]	; (800703c <USB_SetTurnaroundTime+0x128>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d306      	bcc.n	8006f80 <USB_SetTurnaroundTime+0x6c>
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	4a32      	ldr	r2, [pc, #200]	; (8007040 <USB_SetTurnaroundTime+0x12c>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d802      	bhi.n	8006f80 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f7a:	230c      	movs	r3, #12
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e041      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	4a2f      	ldr	r2, [pc, #188]	; (8007040 <USB_SetTurnaroundTime+0x12c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d906      	bls.n	8006f96 <USB_SetTurnaroundTime+0x82>
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4a2e      	ldr	r2, [pc, #184]	; (8007044 <USB_SetTurnaroundTime+0x130>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d802      	bhi.n	8006f96 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f90:	230b      	movs	r3, #11
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	e036      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	4a2a      	ldr	r2, [pc, #168]	; (8007044 <USB_SetTurnaroundTime+0x130>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d906      	bls.n	8006fac <USB_SetTurnaroundTime+0x98>
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4a29      	ldr	r2, [pc, #164]	; (8007048 <USB_SetTurnaroundTime+0x134>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d802      	bhi.n	8006fac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006fa6:	230a      	movs	r3, #10
 8006fa8:	617b      	str	r3, [r7, #20]
 8006faa:	e02b      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	4a26      	ldr	r2, [pc, #152]	; (8007048 <USB_SetTurnaroundTime+0x134>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d906      	bls.n	8006fc2 <USB_SetTurnaroundTime+0xae>
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4a25      	ldr	r2, [pc, #148]	; (800704c <USB_SetTurnaroundTime+0x138>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d202      	bcs.n	8006fc2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fbc:	2309      	movs	r3, #9
 8006fbe:	617b      	str	r3, [r7, #20]
 8006fc0:	e020      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	4a21      	ldr	r2, [pc, #132]	; (800704c <USB_SetTurnaroundTime+0x138>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d306      	bcc.n	8006fd8 <USB_SetTurnaroundTime+0xc4>
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	4a20      	ldr	r2, [pc, #128]	; (8007050 <USB_SetTurnaroundTime+0x13c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d802      	bhi.n	8006fd8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fd2:	2308      	movs	r3, #8
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	e015      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4a1d      	ldr	r2, [pc, #116]	; (8007050 <USB_SetTurnaroundTime+0x13c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d906      	bls.n	8006fee <USB_SetTurnaroundTime+0xda>
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4a1c      	ldr	r2, [pc, #112]	; (8007054 <USB_SetTurnaroundTime+0x140>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d202      	bcs.n	8006fee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006fe8:	2307      	movs	r3, #7
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	e00a      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006fee:	2306      	movs	r3, #6
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	e007      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ff4:	79fb      	ldrb	r3, [r7, #7]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d102      	bne.n	8007000 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ffa:	2309      	movs	r3, #9
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e001      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007000:	2309      	movs	r3, #9
 8007002:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	029b      	lsls	r3, r3, #10
 8007018:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800701c:	431a      	orrs	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	371c      	adds	r7, #28
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	00d8acbf 	.word	0x00d8acbf
 8007034:	00e4e1c0 	.word	0x00e4e1c0
 8007038:	00f42400 	.word	0x00f42400
 800703c:	01067380 	.word	0x01067380
 8007040:	011a499f 	.word	0x011a499f
 8007044:	01312cff 	.word	0x01312cff
 8007048:	014ca43f 	.word	0x014ca43f
 800704c:	016e3600 	.word	0x016e3600
 8007050:	01a6ab1f 	.word	0x01a6ab1f
 8007054:	01e84800 	.word	0x01e84800

08007058 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f043 0201 	orr.w	r2, r3, #1
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f023 0201 	bic.w	r2, r3, #1
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	460b      	mov	r3, r1
 80070a6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070a8:	2300      	movs	r3, #0
 80070aa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070b8:	78fb      	ldrb	r3, [r7, #3]
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d115      	bne.n	80070ea <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070ca:	2001      	movs	r0, #1
 80070cc:	f7fb f854 	bl	8002178 <HAL_Delay>
      ms++;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3301      	adds	r3, #1
 80070d4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f001 fa45 	bl	8008566 <USB_GetMode>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d01e      	beq.n	8007120 <USB_SetCurrentMode+0x84>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2b31      	cmp	r3, #49	; 0x31
 80070e6:	d9f0      	bls.n	80070ca <USB_SetCurrentMode+0x2e>
 80070e8:	e01a      	b.n	8007120 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070ea:	78fb      	ldrb	r3, [r7, #3]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d115      	bne.n	800711c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070fc:	2001      	movs	r0, #1
 80070fe:	f7fb f83b 	bl	8002178 <HAL_Delay>
      ms++;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	3301      	adds	r3, #1
 8007106:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f001 fa2c 	bl	8008566 <USB_GetMode>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d005      	beq.n	8007120 <USB_SetCurrentMode+0x84>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b31      	cmp	r3, #49	; 0x31
 8007118:	d9f0      	bls.n	80070fc <USB_SetCurrentMode+0x60>
 800711a:	e001      	b.n	8007120 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	e005      	b.n	800712c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2b32      	cmp	r3, #50	; 0x32
 8007124:	d101      	bne.n	800712a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e000      	b.n	800712c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800712a:	2300      	movs	r3, #0
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007134:	b084      	sub	sp, #16
 8007136:	b580      	push	{r7, lr}
 8007138:	b086      	sub	sp, #24
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007142:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007146:	2300      	movs	r3, #0
 8007148:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800714e:	2300      	movs	r3, #0
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	e009      	b.n	8007168 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	3340      	adds	r3, #64	; 0x40
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	2200      	movs	r2, #0
 8007160:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	3301      	adds	r3, #1
 8007166:	613b      	str	r3, [r7, #16]
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	2b0e      	cmp	r3, #14
 800716c:	d9f2      	bls.n	8007154 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800716e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007170:	2b00      	cmp	r3, #0
 8007172:	d11c      	bne.n	80071ae <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007182:	f043 0302 	orr.w	r3, r3, #2
 8007186:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007198:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071a4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	639a      	str	r2, [r3, #56]	; 0x38
 80071ac:	e00b      	b.n	80071c6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071cc:	461a      	mov	r2, r3
 80071ce:	2300      	movs	r3, #0
 80071d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071d8:	4619      	mov	r1, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071e0:	461a      	mov	r2, r3
 80071e2:	680b      	ldr	r3, [r1, #0]
 80071e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d10c      	bne.n	8007206 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d104      	bne.n	80071fc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071f2:	2100      	movs	r1, #0
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f965 	bl	80074c4 <USB_SetDevSpeed>
 80071fa:	e008      	b.n	800720e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071fc:	2101      	movs	r1, #1
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f960 	bl	80074c4 <USB_SetDevSpeed>
 8007204:	e003      	b.n	800720e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007206:	2103      	movs	r1, #3
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f95b 	bl	80074c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800720e:	2110      	movs	r1, #16
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f8f3 	bl	80073fc <USB_FlushTxFifo>
 8007216:	4603      	mov	r3, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f91f 	bl	8007464 <USB_FlushRxFifo>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007236:	461a      	mov	r2, r3
 8007238:	2300      	movs	r3, #0
 800723a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007242:	461a      	mov	r2, r3
 8007244:	2300      	movs	r3, #0
 8007246:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800724e:	461a      	mov	r2, r3
 8007250:	2300      	movs	r3, #0
 8007252:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007254:	2300      	movs	r3, #0
 8007256:	613b      	str	r3, [r7, #16]
 8007258:	e043      	b.n	80072e2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800726c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007270:	d118      	bne.n	80072a4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	015a      	lsls	r2, r3, #5
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	4413      	add	r3, r2
 8007280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007284:	461a      	mov	r2, r3
 8007286:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800728a:	6013      	str	r3, [r2, #0]
 800728c:	e013      	b.n	80072b6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	015a      	lsls	r2, r3, #5
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	4413      	add	r3, r2
 8007296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800729a:	461a      	mov	r2, r3
 800729c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072a0:	6013      	str	r3, [r2, #0]
 80072a2:	e008      	b.n	80072b6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b0:	461a      	mov	r2, r3
 80072b2:	2300      	movs	r3, #0
 80072b4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	015a      	lsls	r2, r3, #5
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	4413      	add	r3, r2
 80072be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c2:	461a      	mov	r2, r3
 80072c4:	2300      	movs	r3, #0
 80072c6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	015a      	lsls	r2, r3, #5
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4413      	add	r3, r2
 80072d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d4:	461a      	mov	r2, r3
 80072d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	3301      	adds	r3, #1
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d3b7      	bcc.n	800725a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072ea:	2300      	movs	r3, #0
 80072ec:	613b      	str	r3, [r7, #16]
 80072ee:	e043      	b.n	8007378 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007302:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007306:	d118      	bne.n	800733a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10a      	bne.n	8007324 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4413      	add	r3, r2
 8007316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731a:	461a      	mov	r2, r3
 800731c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007320:	6013      	str	r3, [r2, #0]
 8007322:	e013      	b.n	800734c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	015a      	lsls	r2, r3, #5
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	4413      	add	r3, r2
 800732c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007330:	461a      	mov	r2, r3
 8007332:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	e008      	b.n	800734c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007346:	461a      	mov	r2, r3
 8007348:	2300      	movs	r3, #0
 800734a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4413      	add	r3, r2
 8007354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007358:	461a      	mov	r2, r3
 800735a:	2300      	movs	r3, #0
 800735c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4413      	add	r3, r2
 8007366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800736a:	461a      	mov	r2, r3
 800736c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007370:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	3301      	adds	r3, #1
 8007376:	613b      	str	r3, [r7, #16]
 8007378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	429a      	cmp	r2, r3
 800737e:	d3b7      	bcc.n	80072f0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800738e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007392:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80073a0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d105      	bne.n	80073b4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	f043 0210 	orr.w	r2, r3, #16
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699a      	ldr	r2, [r3, #24]
 80073b8:	4b0f      	ldr	r3, [pc, #60]	; (80073f8 <USB_DevInit+0x2c4>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80073c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d005      	beq.n	80073d2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	f043 0208 	orr.w	r2, r3, #8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d107      	bne.n	80073e8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073e0:	f043 0304 	orr.w	r3, r3, #4
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3718      	adds	r7, #24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073f4:	b004      	add	sp, #16
 80073f6:	4770      	bx	lr
 80073f8:	803c3800 	.word	0x803c3800

080073fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007406:	2300      	movs	r3, #0
 8007408:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	3301      	adds	r3, #1
 800740e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	4a13      	ldr	r2, [pc, #76]	; (8007460 <USB_FlushTxFifo+0x64>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d901      	bls.n	800741c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e01b      	b.n	8007454 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	daf2      	bge.n	800740a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	019b      	lsls	r3, r3, #6
 800742c:	f043 0220 	orr.w	r2, r3, #32
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3301      	adds	r3, #1
 8007438:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	4a08      	ldr	r2, [pc, #32]	; (8007460 <USB_FlushTxFifo+0x64>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d901      	bls.n	8007446 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e006      	b.n	8007454 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	f003 0320 	and.w	r3, r3, #32
 800744e:	2b20      	cmp	r3, #32
 8007450:	d0f0      	beq.n	8007434 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr
 8007460:	00030d40 	.word	0x00030d40

08007464 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	3301      	adds	r3, #1
 8007474:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4a11      	ldr	r2, [pc, #68]	; (80074c0 <USB_FlushRxFifo+0x5c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e018      	b.n	80074b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	daf2      	bge.n	8007470 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800748a:	2300      	movs	r3, #0
 800748c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2210      	movs	r2, #16
 8007492:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	3301      	adds	r3, #1
 8007498:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	4a08      	ldr	r2, [pc, #32]	; (80074c0 <USB_FlushRxFifo+0x5c>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d901      	bls.n	80074a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e006      	b.n	80074b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	f003 0310 	and.w	r3, r3, #16
 80074ae:	2b10      	cmp	r3, #16
 80074b0:	d0f0      	beq.n	8007494 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	00030d40 	.word	0x00030d40

080074c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	78fb      	ldrb	r3, [r7, #3]
 80074de:	68f9      	ldr	r1, [r7, #12]
 80074e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074e4:	4313      	orrs	r3, r2
 80074e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b087      	sub	sp, #28
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f003 0306 	and.w	r3, r3, #6
 800750e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d102      	bne.n	800751c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007516:	2300      	movs	r3, #0
 8007518:	75fb      	strb	r3, [r7, #23]
 800751a:	e00a      	b.n	8007532 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2b02      	cmp	r3, #2
 8007520:	d002      	beq.n	8007528 <USB_GetDevSpeed+0x32>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2b06      	cmp	r3, #6
 8007526:	d102      	bne.n	800752e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007528:	2302      	movs	r3, #2
 800752a:	75fb      	strb	r3, [r7, #23]
 800752c:	e001      	b.n	8007532 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800752e:	230f      	movs	r3, #15
 8007530:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007532:	7dfb      	ldrb	r3, [r7, #23]
}
 8007534:	4618      	mov	r0, r3
 8007536:	371c      	adds	r7, #28
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	785b      	ldrb	r3, [r3, #1]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d13a      	bne.n	80075d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007562:	69da      	ldr	r2, [r3, #28]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	f003 030f 	and.w	r3, r3, #15
 800756c:	2101      	movs	r1, #1
 800756e:	fa01 f303 	lsl.w	r3, r1, r3
 8007572:	b29b      	uxth	r3, r3
 8007574:	68f9      	ldr	r1, [r7, #12]
 8007576:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800757a:	4313      	orrs	r3, r2
 800757c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	015a      	lsls	r2, r3, #5
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	4413      	add	r3, r2
 8007586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d155      	bne.n	8007640 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	015a      	lsls	r2, r3, #5
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	4413      	add	r3, r2
 800759c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	791b      	ldrb	r3, [r3, #4]
 80075ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	059b      	lsls	r3, r3, #22
 80075b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075b8:	4313      	orrs	r3, r2
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	0151      	lsls	r1, r2, #5
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	440a      	add	r2, r1
 80075c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075ce:	6013      	str	r3, [r2, #0]
 80075d0:	e036      	b.n	8007640 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075d8:	69da      	ldr	r2, [r3, #28]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	f003 030f 	and.w	r3, r3, #15
 80075e2:	2101      	movs	r1, #1
 80075e4:	fa01 f303 	lsl.w	r3, r1, r3
 80075e8:	041b      	lsls	r3, r3, #16
 80075ea:	68f9      	ldr	r1, [r7, #12]
 80075ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075f0:	4313      	orrs	r3, r2
 80075f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	015a      	lsls	r2, r3, #5
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d11a      	bne.n	8007640 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	015a      	lsls	r2, r3, #5
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	4413      	add	r3, r2
 8007612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	791b      	ldrb	r3, [r3, #4]
 8007624:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007626:	430b      	orrs	r3, r1
 8007628:	4313      	orrs	r3, r2
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	0151      	lsls	r1, r2, #5
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	440a      	add	r2, r1
 8007632:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007636:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800763a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800763e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
	...

08007650 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	785b      	ldrb	r3, [r3, #1]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d161      	bne.n	8007730 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	015a      	lsls	r2, r3, #5
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4413      	add	r3, r2
 8007674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800767e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007682:	d11f      	bne.n	80076c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	0151      	lsls	r1, r2, #5
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	440a      	add	r2, r1
 800769a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800769e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	015a      	lsls	r2, r3, #5
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	4413      	add	r3, r2
 80076ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	0151      	lsls	r1, r2, #5
 80076b6:	68fa      	ldr	r2, [r7, #12]
 80076b8:	440a      	add	r2, r1
 80076ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	f003 030f 	and.w	r3, r3, #15
 80076d4:	2101      	movs	r1, #1
 80076d6:	fa01 f303 	lsl.w	r3, r1, r3
 80076da:	b29b      	uxth	r3, r3
 80076dc:	43db      	mvns	r3, r3
 80076de:	68f9      	ldr	r1, [r7, #12]
 80076e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076e4:	4013      	ands	r3, r2
 80076e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ee:	69da      	ldr	r2, [r3, #28]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	f003 030f 	and.w	r3, r3, #15
 80076f8:	2101      	movs	r1, #1
 80076fa:	fa01 f303 	lsl.w	r3, r1, r3
 80076fe:	b29b      	uxth	r3, r3
 8007700:	43db      	mvns	r3, r3
 8007702:	68f9      	ldr	r1, [r7, #12]
 8007704:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007708:	4013      	ands	r3, r2
 800770a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	0159      	lsls	r1, r3, #5
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	440b      	add	r3, r1
 8007722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007726:	4619      	mov	r1, r3
 8007728:	4b35      	ldr	r3, [pc, #212]	; (8007800 <USB_DeactivateEndpoint+0x1b0>)
 800772a:	4013      	ands	r3, r2
 800772c:	600b      	str	r3, [r1, #0]
 800772e:	e060      	b.n	80077f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	015a      	lsls	r2, r3, #5
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4413      	add	r3, r2
 8007738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007742:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007746:	d11f      	bne.n	8007788 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	0151      	lsls	r1, r2, #5
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	440a      	add	r2, r1
 800775e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007762:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007766:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	015a      	lsls	r2, r3, #5
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4413      	add	r3, r2
 8007770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	0151      	lsls	r1, r2, #5
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	440a      	add	r2, r1
 800777e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007782:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007786:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800778e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	f003 030f 	and.w	r3, r3, #15
 8007798:	2101      	movs	r1, #1
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	43db      	mvns	r3, r3
 80077a2:	68f9      	ldr	r1, [r7, #12]
 80077a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077a8:	4013      	ands	r3, r2
 80077aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077b2:	69da      	ldr	r2, [r3, #28]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	2101      	movs	r1, #1
 80077be:	fa01 f303 	lsl.w	r3, r1, r3
 80077c2:	041b      	lsls	r3, r3, #16
 80077c4:	43db      	mvns	r3, r3
 80077c6:	68f9      	ldr	r1, [r7, #12]
 80077c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077cc:	4013      	ands	r3, r2
 80077ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	0159      	lsls	r1, r3, #5
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	440b      	add	r3, r1
 80077e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ea:	4619      	mov	r1, r3
 80077ec:	4b05      	ldr	r3, [pc, #20]	; (8007804 <USB_DeactivateEndpoint+0x1b4>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3714      	adds	r7, #20
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr
 8007800:	ec337800 	.word	0xec337800
 8007804:	eff37800 	.word	0xeff37800

08007808 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b08a      	sub	sp, #40	; 0x28
 800780c:	af02      	add	r7, sp, #8
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	4613      	mov	r3, r2
 8007814:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	785b      	ldrb	r3, [r3, #1]
 8007824:	2b01      	cmp	r3, #1
 8007826:	f040 815c 	bne.w	8007ae2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d132      	bne.n	8007898 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	015a      	lsls	r2, r3, #5
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	4413      	add	r3, r2
 800783a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	0151      	lsls	r1, r2, #5
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	440a      	add	r2, r1
 8007848:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800784c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007850:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007854:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	015a      	lsls	r2, r3, #5
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	4413      	add	r3, r2
 800785e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	69ba      	ldr	r2, [r7, #24]
 8007866:	0151      	lsls	r1, r2, #5
 8007868:	69fa      	ldr	r2, [r7, #28]
 800786a:	440a      	add	r2, r1
 800786c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007870:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007874:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	015a      	lsls	r2, r3, #5
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	4413      	add	r3, r2
 800787e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	0151      	lsls	r1, r2, #5
 8007888:	69fa      	ldr	r2, [r7, #28]
 800788a:	440a      	add	r2, r1
 800788c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007890:	0cdb      	lsrs	r3, r3, #19
 8007892:	04db      	lsls	r3, r3, #19
 8007894:	6113      	str	r3, [r2, #16]
 8007896:	e074      	b.n	8007982 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	0151      	lsls	r1, r2, #5
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	440a      	add	r2, r1
 80078ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078b2:	0cdb      	lsrs	r3, r3, #19
 80078b4:	04db      	lsls	r3, r3, #19
 80078b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	69ba      	ldr	r2, [r7, #24]
 80078c8:	0151      	lsls	r1, r2, #5
 80078ca:	69fa      	ldr	r2, [r7, #28]
 80078cc:	440a      	add	r2, r1
 80078ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	6999      	ldr	r1, [r3, #24]
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	440b      	add	r3, r1
 80078f4:	1e59      	subs	r1, r3, #1
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80078fe:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007900:	4b9d      	ldr	r3, [pc, #628]	; (8007b78 <USB_EPStartXfer+0x370>)
 8007902:	400b      	ands	r3, r1
 8007904:	69b9      	ldr	r1, [r7, #24]
 8007906:	0148      	lsls	r0, r1, #5
 8007908:	69f9      	ldr	r1, [r7, #28]
 800790a:	4401      	add	r1, r0
 800790c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007910:	4313      	orrs	r3, r2
 8007912:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	4413      	add	r3, r2
 800791c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007920:	691a      	ldr	r2, [r3, #16]
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	699b      	ldr	r3, [r3, #24]
 8007926:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800792a:	69b9      	ldr	r1, [r7, #24]
 800792c:	0148      	lsls	r0, r1, #5
 800792e:	69f9      	ldr	r1, [r7, #28]
 8007930:	4401      	add	r1, r0
 8007932:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007936:	4313      	orrs	r3, r2
 8007938:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	791b      	ldrb	r3, [r3, #4]
 800793e:	2b01      	cmp	r3, #1
 8007940:	d11f      	bne.n	8007982 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	015a      	lsls	r2, r3, #5
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	4413      	add	r3, r2
 800794a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	69ba      	ldr	r2, [r7, #24]
 8007952:	0151      	lsls	r1, r2, #5
 8007954:	69fa      	ldr	r2, [r7, #28]
 8007956:	440a      	add	r2, r1
 8007958:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800795c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007960:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	0151      	lsls	r1, r2, #5
 8007974:	69fa      	ldr	r2, [r7, #28]
 8007976:	440a      	add	r2, r1
 8007978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800797c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007980:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007982:	79fb      	ldrb	r3, [r7, #7]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d14b      	bne.n	8007a20 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d009      	beq.n	80079a4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	4413      	add	r3, r2
 8007998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800799c:	461a      	mov	r2, r3
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	791b      	ldrb	r3, [r3, #4]
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d128      	bne.n	80079fe <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d110      	bne.n	80079de <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	015a      	lsls	r2, r3, #5
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	4413      	add	r3, r2
 80079c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	0151      	lsls	r1, r2, #5
 80079ce:	69fa      	ldr	r2, [r7, #28]
 80079d0:	440a      	add	r2, r1
 80079d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079da:	6013      	str	r3, [r2, #0]
 80079dc:	e00f      	b.n	80079fe <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	69ba      	ldr	r2, [r7, #24]
 80079ee:	0151      	lsls	r1, r2, #5
 80079f0:	69fa      	ldr	r2, [r7, #28]
 80079f2:	440a      	add	r2, r1
 80079f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079fc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69ba      	ldr	r2, [r7, #24]
 8007a0e:	0151      	lsls	r1, r2, #5
 8007a10:	69fa      	ldr	r2, [r7, #28]
 8007a12:	440a      	add	r2, r1
 8007a14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a1c:	6013      	str	r3, [r2, #0]
 8007a1e:	e133      	b.n	8007c88 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	015a      	lsls	r2, r3, #5
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	4413      	add	r3, r2
 8007a28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	69ba      	ldr	r2, [r7, #24]
 8007a30:	0151      	lsls	r1, r2, #5
 8007a32:	69fa      	ldr	r2, [r7, #28]
 8007a34:	440a      	add	r2, r1
 8007a36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a3a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a3e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	791b      	ldrb	r3, [r3, #4]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d015      	beq.n	8007a74 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f000 811b 	beq.w	8007c88 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	f003 030f 	and.w	r3, r3, #15
 8007a62:	2101      	movs	r1, #1
 8007a64:	fa01 f303 	lsl.w	r3, r1, r3
 8007a68:	69f9      	ldr	r1, [r7, #28]
 8007a6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	634b      	str	r3, [r1, #52]	; 0x34
 8007a72:	e109      	b.n	8007c88 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d110      	bne.n	8007aa6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	015a      	lsls	r2, r3, #5
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69ba      	ldr	r2, [r7, #24]
 8007a94:	0151      	lsls	r1, r2, #5
 8007a96:	69fa      	ldr	r2, [r7, #28]
 8007a98:	440a      	add	r2, r1
 8007a9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007aa2:	6013      	str	r3, [r2, #0]
 8007aa4:	e00f      	b.n	8007ac6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	69ba      	ldr	r2, [r7, #24]
 8007ab6:	0151      	lsls	r1, r2, #5
 8007ab8:	69fa      	ldr	r2, [r7, #28]
 8007aba:	440a      	add	r2, r1
 8007abc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ac4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	6919      	ldr	r1, [r3, #16]
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	781a      	ldrb	r2, [r3, #0]
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	699b      	ldr	r3, [r3, #24]
 8007ad2:	b298      	uxth	r0, r3
 8007ad4:	79fb      	ldrb	r3, [r7, #7]
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	4603      	mov	r3, r0
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 fade 	bl	800809c <USB_WritePacket>
 8007ae0:	e0d2      	b.n	8007c88 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	69ba      	ldr	r2, [r7, #24]
 8007af2:	0151      	lsls	r1, r2, #5
 8007af4:	69fa      	ldr	r2, [r7, #28]
 8007af6:	440a      	add	r2, r1
 8007af8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007afc:	0cdb      	lsrs	r3, r3, #19
 8007afe:	04db      	lsls	r3, r3, #19
 8007b00:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	69ba      	ldr	r2, [r7, #24]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	69fa      	ldr	r2, [r7, #28]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b1c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007b20:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007b24:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d126      	bne.n	8007b7c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	015a      	lsls	r2, r3, #5
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	4413      	add	r3, r2
 8007b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b3a:	691a      	ldr	r2, [r3, #16]
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b44:	69b9      	ldr	r1, [r7, #24]
 8007b46:	0148      	lsls	r0, r1, #5
 8007b48:	69f9      	ldr	r1, [r7, #28]
 8007b4a:	4401      	add	r1, r0
 8007b4c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b50:	4313      	orrs	r3, r2
 8007b52:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	69ba      	ldr	r2, [r7, #24]
 8007b64:	0151      	lsls	r1, r2, #5
 8007b66:	69fa      	ldr	r2, [r7, #28]
 8007b68:	440a      	add	r2, r1
 8007b6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b72:	6113      	str	r3, [r2, #16]
 8007b74:	e03a      	b.n	8007bec <USB_EPStartXfer+0x3e4>
 8007b76:	bf00      	nop
 8007b78:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	699a      	ldr	r2, [r3, #24]
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	4413      	add	r3, r2
 8007b86:	1e5a      	subs	r2, r3, #1
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b90:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	8afa      	ldrh	r2, [r7, #22]
 8007b98:	fb03 f202 	mul.w	r2, r3, r2
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	015a      	lsls	r2, r3, #5
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bac:	691a      	ldr	r2, [r3, #16]
 8007bae:	8afb      	ldrh	r3, [r7, #22]
 8007bb0:	04d9      	lsls	r1, r3, #19
 8007bb2:	4b38      	ldr	r3, [pc, #224]	; (8007c94 <USB_EPStartXfer+0x48c>)
 8007bb4:	400b      	ands	r3, r1
 8007bb6:	69b9      	ldr	r1, [r7, #24]
 8007bb8:	0148      	lsls	r0, r1, #5
 8007bba:	69f9      	ldr	r1, [r7, #28]
 8007bbc:	4401      	add	r1, r0
 8007bbe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	015a      	lsls	r2, r3, #5
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	4413      	add	r3, r2
 8007bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	69db      	ldr	r3, [r3, #28]
 8007bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bdc:	69b9      	ldr	r1, [r7, #24]
 8007bde:	0148      	lsls	r0, r1, #5
 8007be0:	69f9      	ldr	r1, [r7, #28]
 8007be2:	4401      	add	r1, r0
 8007be4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007be8:	4313      	orrs	r3, r2
 8007bea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007bec:	79fb      	ldrb	r3, [r7, #7]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d10d      	bne.n	8007c0e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	691b      	ldr	r3, [r3, #16]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d009      	beq.n	8007c0e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	6919      	ldr	r1, [r3, #16]
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	015a      	lsls	r2, r3, #5
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	4413      	add	r3, r2
 8007c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c0a:	460a      	mov	r2, r1
 8007c0c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	791b      	ldrb	r3, [r3, #4]
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d128      	bne.n	8007c68 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d110      	bne.n	8007c48 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	015a      	lsls	r2, r3, #5
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	4413      	add	r3, r2
 8007c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	0151      	lsls	r1, r2, #5
 8007c38:	69fa      	ldr	r2, [r7, #28]
 8007c3a:	440a      	add	r2, r1
 8007c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	e00f      	b.n	8007c68 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c48:	69bb      	ldr	r3, [r7, #24]
 8007c4a:	015a      	lsls	r2, r3, #5
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	4413      	add	r3, r2
 8007c50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	69ba      	ldr	r2, [r7, #24]
 8007c58:	0151      	lsls	r1, r2, #5
 8007c5a:	69fa      	ldr	r2, [r7, #28]
 8007c5c:	440a      	add	r2, r1
 8007c5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c66:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	0151      	lsls	r1, r2, #5
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3720      	adds	r7, #32
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	1ff80000 	.word	0x1ff80000

08007c98 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b087      	sub	sp, #28
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	785b      	ldrb	r3, [r3, #1]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	f040 80ce 	bne.w	8007e56 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d132      	bne.n	8007d28 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	0151      	lsls	r1, r2, #5
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	440a      	add	r2, r1
 8007cd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ce0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ce4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	693a      	ldr	r2, [r7, #16]
 8007cf6:	0151      	lsls	r1, r2, #5
 8007cf8:	697a      	ldr	r2, [r7, #20]
 8007cfa:	440a      	add	r2, r1
 8007cfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	0151      	lsls	r1, r2, #5
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	440a      	add	r2, r1
 8007d1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d20:	0cdb      	lsrs	r3, r3, #19
 8007d22:	04db      	lsls	r3, r3, #19
 8007d24:	6113      	str	r3, [r2, #16]
 8007d26:	e04e      	b.n	8007dc6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	015a      	lsls	r2, r3, #5
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	0151      	lsls	r1, r2, #5
 8007d3a:	697a      	ldr	r2, [r7, #20]
 8007d3c:	440a      	add	r2, r1
 8007d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d42:	0cdb      	lsrs	r3, r3, #19
 8007d44:	04db      	lsls	r3, r3, #19
 8007d46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d54:	691b      	ldr	r3, [r3, #16]
 8007d56:	693a      	ldr	r2, [r7, #16]
 8007d58:	0151      	lsls	r1, r2, #5
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	440a      	add	r2, r1
 8007d5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d62:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d66:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d6a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	699a      	ldr	r2, [r3, #24]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d903      	bls.n	8007d80 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	0151      	lsls	r1, r2, #5
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	440a      	add	r2, r1
 8007d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	015a      	lsls	r2, r3, #5
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	4413      	add	r3, r2
 8007da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dac:	691a      	ldr	r2, [r3, #16]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007db6:	6939      	ldr	r1, [r7, #16]
 8007db8:	0148      	lsls	r0, r1, #5
 8007dba:	6979      	ldr	r1, [r7, #20]
 8007dbc:	4401      	add	r1, r0
 8007dbe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007dc6:	79fb      	ldrb	r3, [r7, #7]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d11e      	bne.n	8007e0a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	695b      	ldr	r3, [r3, #20]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d009      	beq.n	8007de8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	015a      	lsls	r2, r3, #5
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	4413      	add	r3, r2
 8007ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007de0:	461a      	mov	r2, r3
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	695b      	ldr	r3, [r3, #20]
 8007de6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	015a      	lsls	r2, r3, #5
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	4413      	add	r3, r2
 8007df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	0151      	lsls	r1, r2, #5
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	440a      	add	r2, r1
 8007dfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e06:	6013      	str	r3, [r2, #0]
 8007e08:	e097      	b.n	8007f3a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	015a      	lsls	r2, r3, #5
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	4413      	add	r3, r2
 8007e12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	0151      	lsls	r1, r2, #5
 8007e1c:	697a      	ldr	r2, [r7, #20]
 8007e1e:	440a      	add	r2, r1
 8007e20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e28:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f000 8083 	beq.w	8007f3a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	f003 030f 	and.w	r3, r3, #15
 8007e44:	2101      	movs	r1, #1
 8007e46:	fa01 f303 	lsl.w	r3, r1, r3
 8007e4a:	6979      	ldr	r1, [r7, #20]
 8007e4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e50:	4313      	orrs	r3, r2
 8007e52:	634b      	str	r3, [r1, #52]	; 0x34
 8007e54:	e071      	b.n	8007f3a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	015a      	lsls	r2, r3, #5
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	4413      	add	r3, r2
 8007e5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	0151      	lsls	r1, r2, #5
 8007e68:	697a      	ldr	r2, [r7, #20]
 8007e6a:	440a      	add	r2, r1
 8007e6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e70:	0cdb      	lsrs	r3, r3, #19
 8007e72:	04db      	lsls	r3, r3, #19
 8007e74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	015a      	lsls	r2, r3, #5
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e82:	691b      	ldr	r3, [r3, #16]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	0151      	lsls	r1, r2, #5
 8007e88:	697a      	ldr	r2, [r7, #20]
 8007e8a:	440a      	add	r2, r1
 8007e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e98:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	699b      	ldr	r3, [r3, #24]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	68da      	ldr	r2, [r3, #12]
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	68da      	ldr	r2, [r3, #12]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	0151      	lsls	r1, r2, #5
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	440a      	add	r2, r1
 8007ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ecc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ed0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	015a      	lsls	r2, r3, #5
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	4413      	add	r3, r2
 8007eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ede:	691a      	ldr	r2, [r3, #16]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ee8:	6939      	ldr	r1, [r7, #16]
 8007eea:	0148      	lsls	r0, r1, #5
 8007eec:	6979      	ldr	r1, [r7, #20]
 8007eee:	4401      	add	r1, r0
 8007ef0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d10d      	bne.n	8007f1a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d009      	beq.n	8007f1a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	6919      	ldr	r1, [r3, #16]
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	015a      	lsls	r2, r3, #5
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	4413      	add	r3, r2
 8007f12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f16:	460a      	mov	r2, r1
 8007f18:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	015a      	lsls	r2, r3, #5
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	4413      	add	r3, r2
 8007f22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	0151      	lsls	r1, r2, #5
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	440a      	add	r2, r1
 8007f30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f34:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f38:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	371c      	adds	r7, #28
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b087      	sub	sp, #28
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f52:	2300      	movs	r3, #0
 8007f54:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	785b      	ldrb	r3, [r3, #1]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d14a      	bne.n	8007ffc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f7e:	f040 8086 	bne.w	800808e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	7812      	ldrb	r2, [r2, #0]
 8007f96:	0151      	lsls	r1, r2, #5
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	440a      	add	r2, r1
 8007f9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fa0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fa4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	015a      	lsls	r2, r3, #5
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	4413      	add	r3, r2
 8007fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	7812      	ldrb	r2, [r2, #0]
 8007fba:	0151      	lsls	r1, r2, #5
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	440a      	add	r2, r1
 8007fc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fc8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f242 7210 	movw	r2, #10000	; 0x2710
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d902      	bls.n	8007fe0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	75fb      	strb	r3, [r7, #23]
          break;
 8007fde:	e056      	b.n	800808e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	015a      	lsls	r2, r3, #5
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	4413      	add	r3, r2
 8007fea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ff8:	d0e7      	beq.n	8007fca <USB_EPStopXfer+0x82>
 8007ffa:	e048      	b.n	800808e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	4413      	add	r3, r2
 8008006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008010:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008014:	d13b      	bne.n	800808e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	683a      	ldr	r2, [r7, #0]
 8008028:	7812      	ldrb	r2, [r2, #0]
 800802a:	0151      	lsls	r1, r2, #5
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	440a      	add	r2, r1
 8008030:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008034:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008038:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	4413      	add	r3, r2
 8008044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	7812      	ldrb	r2, [r2, #0]
 800804e:	0151      	lsls	r1, r2, #5
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	440a      	add	r2, r1
 8008054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008058:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800805c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	3301      	adds	r3, #1
 8008062:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f242 7210 	movw	r2, #10000	; 0x2710
 800806a:	4293      	cmp	r3, r2
 800806c:	d902      	bls.n	8008074 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	75fb      	strb	r3, [r7, #23]
          break;
 8008072:	e00c      	b.n	800808e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	015a      	lsls	r2, r3, #5
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	4413      	add	r3, r2
 800807e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008088:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800808c:	d0e7      	beq.n	800805e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800808e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008090:	4618      	mov	r0, r3
 8008092:	371c      	adds	r7, #28
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800809c:	b480      	push	{r7}
 800809e:	b089      	sub	sp, #36	; 0x24
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	4611      	mov	r1, r2
 80080a8:	461a      	mov	r2, r3
 80080aa:	460b      	mov	r3, r1
 80080ac:	71fb      	strb	r3, [r7, #7]
 80080ae:	4613      	mov	r3, r2
 80080b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d123      	bne.n	800810a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80080c2:	88bb      	ldrh	r3, [r7, #4]
 80080c4:	3303      	adds	r3, #3
 80080c6:	089b      	lsrs	r3, r3, #2
 80080c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080ca:	2300      	movs	r3, #0
 80080cc:	61bb      	str	r3, [r7, #24]
 80080ce:	e018      	b.n	8008102 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80080d0:	79fb      	ldrb	r3, [r7, #7]
 80080d2:	031a      	lsls	r2, r3, #12
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	4413      	add	r3, r2
 80080d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080dc:	461a      	mov	r2, r3
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	3301      	adds	r3, #1
 80080e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	3301      	adds	r3, #1
 80080ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	3301      	adds	r3, #1
 80080f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	3301      	adds	r3, #1
 80080fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	3301      	adds	r3, #1
 8008100:	61bb      	str	r3, [r7, #24]
 8008102:	69ba      	ldr	r2, [r7, #24]
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	429a      	cmp	r2, r3
 8008108:	d3e2      	bcc.n	80080d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3724      	adds	r7, #36	; 0x24
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008118:	b480      	push	{r7}
 800811a:	b08b      	sub	sp, #44	; 0x2c
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	4613      	mov	r3, r2
 8008124:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800812e:	88fb      	ldrh	r3, [r7, #6]
 8008130:	089b      	lsrs	r3, r3, #2
 8008132:	b29b      	uxth	r3, r3
 8008134:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008136:	88fb      	ldrh	r3, [r7, #6]
 8008138:	f003 0303 	and.w	r3, r3, #3
 800813c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800813e:	2300      	movs	r3, #0
 8008140:	623b      	str	r3, [r7, #32]
 8008142:	e014      	b.n	800816e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008152:	3301      	adds	r3, #1
 8008154:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	3301      	adds	r3, #1
 800815a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	3301      	adds	r3, #1
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	3301      	adds	r3, #1
 8008166:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008168:	6a3b      	ldr	r3, [r7, #32]
 800816a:	3301      	adds	r3, #1
 800816c:	623b      	str	r3, [r7, #32]
 800816e:	6a3a      	ldr	r2, [r7, #32]
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	429a      	cmp	r2, r3
 8008174:	d3e6      	bcc.n	8008144 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008176:	8bfb      	ldrh	r3, [r7, #30]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d01e      	beq.n	80081ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800817c:	2300      	movs	r3, #0
 800817e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008186:	461a      	mov	r2, r3
 8008188:	f107 0310 	add.w	r3, r7, #16
 800818c:	6812      	ldr	r2, [r2, #0]
 800818e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	b2db      	uxtb	r3, r3
 8008196:	00db      	lsls	r3, r3, #3
 8008198:	fa22 f303 	lsr.w	r3, r2, r3
 800819c:	b2da      	uxtb	r2, r3
 800819e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a0:	701a      	strb	r2, [r3, #0]
      i++;
 80081a2:	6a3b      	ldr	r3, [r7, #32]
 80081a4:	3301      	adds	r3, #1
 80081a6:	623b      	str	r3, [r7, #32]
      pDest++;
 80081a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081aa:	3301      	adds	r3, #1
 80081ac:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80081ae:	8bfb      	ldrh	r3, [r7, #30]
 80081b0:	3b01      	subs	r3, #1
 80081b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081b4:	8bfb      	ldrh	r3, [r7, #30]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1ea      	bne.n	8008190 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081bc:	4618      	mov	r0, r3
 80081be:	372c      	adds	r7, #44	; 0x2c
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	785b      	ldrb	r3, [r3, #1]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d12c      	bne.n	800823e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	db12      	blt.n	800821c <USB_EPSetStall+0x54>
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00f      	beq.n	800821c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	015a      	lsls	r2, r3, #5
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	4413      	add	r3, r2
 8008204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	0151      	lsls	r1, r2, #5
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	440a      	add	r2, r1
 8008212:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008216:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800821a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4413      	add	r3, r2
 8008224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	0151      	lsls	r1, r2, #5
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	440a      	add	r2, r1
 8008232:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008236:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	e02b      	b.n	8008296 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	015a      	lsls	r2, r3, #5
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	4413      	add	r3, r2
 8008246:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2b00      	cmp	r3, #0
 800824e:	db12      	blt.n	8008276 <USB_EPSetStall+0xae>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00f      	beq.n	8008276 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	015a      	lsls	r2, r3, #5
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4413      	add	r3, r2
 800825e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68ba      	ldr	r2, [r7, #8]
 8008266:	0151      	lsls	r1, r2, #5
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	440a      	add	r2, r1
 800826c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008270:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008274:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	015a      	lsls	r2, r3, #5
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	4413      	add	r3, r2
 800827e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68ba      	ldr	r2, [r7, #8]
 8008286:	0151      	lsls	r1, r2, #5
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	440a      	add	r2, r1
 800828c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008290:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008294:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	785b      	ldrb	r3, [r3, #1]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d128      	bne.n	8008312 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	015a      	lsls	r2, r3, #5
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4413      	add	r3, r2
 80082c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	0151      	lsls	r1, r2, #5
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	440a      	add	r2, r1
 80082d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082de:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	791b      	ldrb	r3, [r3, #4]
 80082e4:	2b03      	cmp	r3, #3
 80082e6:	d003      	beq.n	80082f0 <USB_EPClearStall+0x4c>
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	791b      	ldrb	r3, [r3, #4]
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d138      	bne.n	8008362 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	440a      	add	r2, r1
 8008306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800830a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800830e:	6013      	str	r3, [r2, #0]
 8008310:	e027      	b.n	8008362 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68ba      	ldr	r2, [r7, #8]
 8008322:	0151      	lsls	r1, r2, #5
 8008324:	68fa      	ldr	r2, [r7, #12]
 8008326:	440a      	add	r2, r1
 8008328:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800832c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008330:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	791b      	ldrb	r3, [r3, #4]
 8008336:	2b03      	cmp	r3, #3
 8008338:	d003      	beq.n	8008342 <USB_EPClearStall+0x9e>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	791b      	ldrb	r3, [r3, #4]
 800833e:	2b02      	cmp	r3, #2
 8008340:	d10f      	bne.n	8008362 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68ba      	ldr	r2, [r7, #8]
 8008352:	0151      	lsls	r1, r2, #5
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	440a      	add	r2, r1
 8008358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800835c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008360:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008370:	b480      	push	{r7}
 8008372:	b085      	sub	sp, #20
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	460b      	mov	r3, r1
 800837a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800838e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008392:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	78fb      	ldrb	r3, [r7, #3]
 800839e:	011b      	lsls	r3, r3, #4
 80083a0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80083a4:	68f9      	ldr	r1, [r7, #12]
 80083a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083aa:	4313      	orrs	r3, r2
 80083ac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80083d6:	f023 0303 	bic.w	r3, r3, #3
 80083da:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083ea:	f023 0302 	bic.w	r3, r3, #2
 80083ee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3714      	adds	r7, #20
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr

080083fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083fe:	b480      	push	{r7}
 8008400:	b085      	sub	sp, #20
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008418:	f023 0303 	bic.w	r3, r3, #3
 800841c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800842c:	f043 0302 	orr.w	r3, r3, #2
 8008430:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	699b      	ldr	r3, [r3, #24]
 8008452:	68fa      	ldr	r2, [r7, #12]
 8008454:	4013      	ands	r3, r2
 8008456:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008458:	68fb      	ldr	r3, [r7, #12]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008466:	b480      	push	{r7}
 8008468:	b085      	sub	sp, #20
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008478:	699b      	ldr	r3, [r3, #24]
 800847a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008482:	69db      	ldr	r3, [r3, #28]
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	4013      	ands	r3, r2
 8008488:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	0c1b      	lsrs	r3, r3, #16
}
 800848e:	4618      	mov	r0, r3
 8008490:	3714      	adds	r7, #20
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr

0800849a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800849a:	b480      	push	{r7}
 800849c:	b085      	sub	sp, #20
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b6:	69db      	ldr	r3, [r3, #28]
 80084b8:	68ba      	ldr	r2, [r7, #8]
 80084ba:	4013      	ands	r3, r2
 80084bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	b29b      	uxth	r3, r3
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	460b      	mov	r3, r1
 80084d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80084de:	78fb      	ldrb	r3, [r7, #3]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	68ba      	ldr	r2, [r7, #8]
 80084f8:	4013      	ands	r3, r2
 80084fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084fc:	68bb      	ldr	r3, [r7, #8]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3714      	adds	r7, #20
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr

0800850a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800850a:	b480      	push	{r7}
 800850c:	b087      	sub	sp, #28
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	460b      	mov	r3, r1
 8008514:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800852c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800852e:	78fb      	ldrb	r3, [r7, #3]
 8008530:	f003 030f 	and.w	r3, r3, #15
 8008534:	68fa      	ldr	r2, [r7, #12]
 8008536:	fa22 f303 	lsr.w	r3, r2, r3
 800853a:	01db      	lsls	r3, r3, #7
 800853c:	b2db      	uxtb	r3, r3
 800853e:	693a      	ldr	r2, [r7, #16]
 8008540:	4313      	orrs	r3, r2
 8008542:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008544:	78fb      	ldrb	r3, [r7, #3]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	4413      	add	r3, r2
 800854c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	693a      	ldr	r2, [r7, #16]
 8008554:	4013      	ands	r3, r2
 8008556:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008558:	68bb      	ldr	r3, [r7, #8]
}
 800855a:	4618      	mov	r0, r3
 800855c:	371c      	adds	r7, #28
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr

08008566 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008566:	b480      	push	{r7}
 8008568:	b083      	sub	sp, #12
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	695b      	ldr	r3, [r3, #20]
 8008572:	f003 0301 	and.w	r3, r3, #1
}
 8008576:	4618      	mov	r0, r3
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008582:	b480      	push	{r7}
 8008584:	b085      	sub	sp, #20
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800859c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80085a0:	f023 0307 	bic.w	r3, r3, #7
 80085a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b087      	sub	sp, #28
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	460b      	mov	r3, r1
 80085d2:	607a      	str	r2, [r7, #4]
 80085d4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	333c      	adds	r3, #60	; 0x3c
 80085de:	3304      	adds	r3, #4
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	4a26      	ldr	r2, [pc, #152]	; (8008680 <USB_EP0_OutStart+0xb8>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d90a      	bls.n	8008602 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085fc:	d101      	bne.n	8008602 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80085fe:	2300      	movs	r3, #0
 8008600:	e037      	b.n	8008672 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008608:	461a      	mov	r2, r3
 800860a:	2300      	movs	r3, #0
 800860c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	697a      	ldr	r2, [r7, #20]
 8008618:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800861c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008620:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008630:	f043 0318 	orr.w	r3, r3, #24
 8008634:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008644:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008648:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800864a:	7afb      	ldrb	r3, [r7, #11]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d10f      	bne.n	8008670 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008656:	461a      	mov	r2, r3
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800866a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800866e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	371c      	adds	r7, #28
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	4f54300a 	.word	0x4f54300a

08008684 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008684:	b480      	push	{r7}
 8008686:	b085      	sub	sp, #20
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800868c:	2300      	movs	r3, #0
 800868e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	3301      	adds	r3, #1
 8008694:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	4a13      	ldr	r2, [pc, #76]	; (80086e8 <USB_CoreReset+0x64>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d901      	bls.n	80086a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800869e:	2303      	movs	r3, #3
 80086a0:	e01b      	b.n	80086da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	daf2      	bge.n	8008690 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f043 0201 	orr.w	r2, r3, #1
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	3301      	adds	r3, #1
 80086be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	4a09      	ldr	r2, [pc, #36]	; (80086e8 <USB_CoreReset+0x64>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d901      	bls.n	80086cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e006      	b.n	80086da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d0f0      	beq.n	80086ba <USB_CoreReset+0x36>

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3714      	adds	r7, #20
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr
 80086e6:	bf00      	nop
 80086e8:	00030d40 	.word	0x00030d40

080086ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	460b      	mov	r3, r1
 80086f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086f8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80086fc:	f002 fc60 	bl	800afc0 <USBD_static_malloc>
 8008700:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d109      	bne.n	800871c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	32b0      	adds	r2, #176	; 0xb0
 8008712:	2100      	movs	r1, #0
 8008714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008718:	2302      	movs	r3, #2
 800871a:	e0d4      	b.n	80088c6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800871c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008720:	2100      	movs	r1, #0
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f004 fb9a 	bl	800ce5c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	32b0      	adds	r2, #176	; 0xb0
 8008732:	68f9      	ldr	r1, [r7, #12]
 8008734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	32b0      	adds	r2, #176	; 0xb0
 8008742:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	7c1b      	ldrb	r3, [r3, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d138      	bne.n	80087c6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008754:	4b5e      	ldr	r3, [pc, #376]	; (80088d0 <USBD_CDC_Init+0x1e4>)
 8008756:	7819      	ldrb	r1, [r3, #0]
 8008758:	f44f 7300 	mov.w	r3, #512	; 0x200
 800875c:	2202      	movs	r2, #2
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f002 fb0b 	bl	800ad7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008764:	4b5a      	ldr	r3, [pc, #360]	; (80088d0 <USBD_CDC_Init+0x1e4>)
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	f003 020f 	and.w	r2, r3, #15
 800876c:	6879      	ldr	r1, [r7, #4]
 800876e:	4613      	mov	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	440b      	add	r3, r1
 8008778:	3324      	adds	r3, #36	; 0x24
 800877a:	2201      	movs	r2, #1
 800877c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800877e:	4b55      	ldr	r3, [pc, #340]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 8008780:	7819      	ldrb	r1, [r3, #0]
 8008782:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008786:	2202      	movs	r2, #2
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f002 faf6 	bl	800ad7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800878e:	4b51      	ldr	r3, [pc, #324]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	f003 020f 	and.w	r2, r3, #15
 8008796:	6879      	ldr	r1, [r7, #4]
 8008798:	4613      	mov	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4413      	add	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	440b      	add	r3, r1
 80087a2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80087a6:	2201      	movs	r2, #1
 80087a8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80087aa:	4b4b      	ldr	r3, [pc, #300]	; (80088d8 <USBD_CDC_Init+0x1ec>)
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	f003 020f 	and.w	r2, r3, #15
 80087b2:	6879      	ldr	r1, [r7, #4]
 80087b4:	4613      	mov	r3, r2
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	4413      	add	r3, r2
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	440b      	add	r3, r1
 80087be:	3326      	adds	r3, #38	; 0x26
 80087c0:	2210      	movs	r2, #16
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	e035      	b.n	8008832 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087c6:	4b42      	ldr	r3, [pc, #264]	; (80088d0 <USBD_CDC_Init+0x1e4>)
 80087c8:	7819      	ldrb	r1, [r3, #0]
 80087ca:	2340      	movs	r3, #64	; 0x40
 80087cc:	2202      	movs	r2, #2
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f002 fad3 	bl	800ad7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087d4:	4b3e      	ldr	r3, [pc, #248]	; (80088d0 <USBD_CDC_Init+0x1e4>)
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	f003 020f 	and.w	r2, r3, #15
 80087dc:	6879      	ldr	r1, [r7, #4]
 80087de:	4613      	mov	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4413      	add	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	440b      	add	r3, r1
 80087e8:	3324      	adds	r3, #36	; 0x24
 80087ea:	2201      	movs	r2, #1
 80087ec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087ee:	4b39      	ldr	r3, [pc, #228]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 80087f0:	7819      	ldrb	r1, [r3, #0]
 80087f2:	2340      	movs	r3, #64	; 0x40
 80087f4:	2202      	movs	r2, #2
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f002 fabf 	bl	800ad7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087fc:	4b35      	ldr	r3, [pc, #212]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	f003 020f 	and.w	r2, r3, #15
 8008804:	6879      	ldr	r1, [r7, #4]
 8008806:	4613      	mov	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4413      	add	r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	440b      	add	r3, r1
 8008810:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008814:	2201      	movs	r2, #1
 8008816:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008818:	4b2f      	ldr	r3, [pc, #188]	; (80088d8 <USBD_CDC_Init+0x1ec>)
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	f003 020f 	and.w	r2, r3, #15
 8008820:	6879      	ldr	r1, [r7, #4]
 8008822:	4613      	mov	r3, r2
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	4413      	add	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	440b      	add	r3, r1
 800882c:	3326      	adds	r3, #38	; 0x26
 800882e:	2210      	movs	r2, #16
 8008830:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008832:	4b29      	ldr	r3, [pc, #164]	; (80088d8 <USBD_CDC_Init+0x1ec>)
 8008834:	7819      	ldrb	r1, [r3, #0]
 8008836:	2308      	movs	r3, #8
 8008838:	2203      	movs	r2, #3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f002 fa9d 	bl	800ad7a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008840:	4b25      	ldr	r3, [pc, #148]	; (80088d8 <USBD_CDC_Init+0x1ec>)
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	f003 020f 	and.w	r2, r3, #15
 8008848:	6879      	ldr	r1, [r7, #4]
 800884a:	4613      	mov	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4413      	add	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	440b      	add	r3, r1
 8008854:	3324      	adds	r3, #36	; 0x24
 8008856:	2201      	movs	r2, #1
 8008858:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2200      	movs	r2, #0
 800885e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	33b0      	adds	r3, #176	; 0xb0
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008890:	2302      	movs	r3, #2
 8008892:	e018      	b.n	80088c6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	7c1b      	ldrb	r3, [r3, #16]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10a      	bne.n	80088b2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800889c:	4b0d      	ldr	r3, [pc, #52]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 800889e:	7819      	ldrb	r1, [r3, #0]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f002 fb54 	bl	800af58 <USBD_LL_PrepareReceive>
 80088b0:	e008      	b.n	80088c4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088b2:	4b08      	ldr	r3, [pc, #32]	; (80088d4 <USBD_CDC_Init+0x1e8>)
 80088b4:	7819      	ldrb	r1, [r3, #0]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088bc:	2340      	movs	r3, #64	; 0x40
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f002 fb4a 	bl	800af58 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3710      	adds	r7, #16
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	bf00      	nop
 80088d0:	20000533 	.word	0x20000533
 80088d4:	20000534 	.word	0x20000534
 80088d8:	20000535 	.word	0x20000535

080088dc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	460b      	mov	r3, r1
 80088e6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80088e8:	4b3a      	ldr	r3, [pc, #232]	; (80089d4 <USBD_CDC_DeInit+0xf8>)
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f002 fa69 	bl	800adc6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80088f4:	4b37      	ldr	r3, [pc, #220]	; (80089d4 <USBD_CDC_DeInit+0xf8>)
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	f003 020f 	and.w	r2, r3, #15
 80088fc:	6879      	ldr	r1, [r7, #4]
 80088fe:	4613      	mov	r3, r2
 8008900:	009b      	lsls	r3, r3, #2
 8008902:	4413      	add	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	440b      	add	r3, r1
 8008908:	3324      	adds	r3, #36	; 0x24
 800890a:	2200      	movs	r2, #0
 800890c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800890e:	4b32      	ldr	r3, [pc, #200]	; (80089d8 <USBD_CDC_DeInit+0xfc>)
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	4619      	mov	r1, r3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f002 fa56 	bl	800adc6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800891a:	4b2f      	ldr	r3, [pc, #188]	; (80089d8 <USBD_CDC_DeInit+0xfc>)
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	f003 020f 	and.w	r2, r3, #15
 8008922:	6879      	ldr	r1, [r7, #4]
 8008924:	4613      	mov	r3, r2
 8008926:	009b      	lsls	r3, r3, #2
 8008928:	4413      	add	r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	440b      	add	r3, r1
 800892e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008932:	2200      	movs	r2, #0
 8008934:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008936:	4b29      	ldr	r3, [pc, #164]	; (80089dc <USBD_CDC_DeInit+0x100>)
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f002 fa42 	bl	800adc6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008942:	4b26      	ldr	r3, [pc, #152]	; (80089dc <USBD_CDC_DeInit+0x100>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	f003 020f 	and.w	r2, r3, #15
 800894a:	6879      	ldr	r1, [r7, #4]
 800894c:	4613      	mov	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	4413      	add	r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	440b      	add	r3, r1
 8008956:	3324      	adds	r3, #36	; 0x24
 8008958:	2200      	movs	r2, #0
 800895a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800895c:	4b1f      	ldr	r3, [pc, #124]	; (80089dc <USBD_CDC_DeInit+0x100>)
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	f003 020f 	and.w	r2, r3, #15
 8008964:	6879      	ldr	r1, [r7, #4]
 8008966:	4613      	mov	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	440b      	add	r3, r1
 8008970:	3326      	adds	r3, #38	; 0x26
 8008972:	2200      	movs	r2, #0
 8008974:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	32b0      	adds	r2, #176	; 0xb0
 8008980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01f      	beq.n	80089c8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	33b0      	adds	r3, #176	; 0xb0
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	4413      	add	r3, r2
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	32b0      	adds	r2, #176	; 0xb0
 80089a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089aa:	4618      	mov	r0, r3
 80089ac:	f002 fb16 	bl	800afdc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	32b0      	adds	r2, #176	; 0xb0
 80089ba:	2100      	movs	r1, #0
 80089bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089c8:	2300      	movs	r3, #0
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3708      	adds	r7, #8
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20000533 	.word	0x20000533
 80089d8:	20000534 	.word	0x20000534
 80089dc:	20000535 	.word	0x20000535

080089e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	32b0      	adds	r2, #176	; 0xb0
 80089f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80089fa:	2300      	movs	r3, #0
 80089fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80089fe:	2300      	movs	r3, #0
 8008a00:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a02:	2300      	movs	r3, #0
 8008a04:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d101      	bne.n	8008a10 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a0c:	2303      	movs	r3, #3
 8008a0e:	e0bf      	b.n	8008b90 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d050      	beq.n	8008abe <USBD_CDC_Setup+0xde>
 8008a1c:	2b20      	cmp	r3, #32
 8008a1e:	f040 80af 	bne.w	8008b80 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	88db      	ldrh	r3, [r3, #6]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d03a      	beq.n	8008aa0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	b25b      	sxtb	r3, r3
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	da1b      	bge.n	8008a6c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	33b0      	adds	r3, #176	; 0xb0
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	4413      	add	r3, r2
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a4a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a4c:	683a      	ldr	r2, [r7, #0]
 8008a4e:	88d2      	ldrh	r2, [r2, #6]
 8008a50:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	88db      	ldrh	r3, [r3, #6]
 8008a56:	2b07      	cmp	r3, #7
 8008a58:	bf28      	it	cs
 8008a5a:	2307      	movcs	r3, #7
 8008a5c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	89fa      	ldrh	r2, [r7, #14]
 8008a62:	4619      	mov	r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f001 fd43 	bl	800a4f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a6a:	e090      	b.n	8008b8e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	785a      	ldrb	r2, [r3, #1]
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	88db      	ldrh	r3, [r3, #6]
 8008a7a:	2b3f      	cmp	r3, #63	; 0x3f
 8008a7c:	d803      	bhi.n	8008a86 <USBD_CDC_Setup+0xa6>
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	88db      	ldrh	r3, [r3, #6]
 8008a82:	b2da      	uxtb	r2, r3
 8008a84:	e000      	b.n	8008a88 <USBD_CDC_Setup+0xa8>
 8008a86:	2240      	movs	r2, #64	; 0x40
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a8e:	6939      	ldr	r1, [r7, #16]
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008a96:	461a      	mov	r2, r3
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f001 fd55 	bl	800a548 <USBD_CtlPrepareRx>
      break;
 8008a9e:	e076      	b.n	8008b8e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	33b0      	adds	r3, #176	; 0xb0
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	4413      	add	r3, r2
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	683a      	ldr	r2, [r7, #0]
 8008ab4:	7850      	ldrb	r0, [r2, #1]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	6839      	ldr	r1, [r7, #0]
 8008aba:	4798      	blx	r3
      break;
 8008abc:	e067      	b.n	8008b8e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	785b      	ldrb	r3, [r3, #1]
 8008ac2:	2b0b      	cmp	r3, #11
 8008ac4:	d851      	bhi.n	8008b6a <USBD_CDC_Setup+0x18a>
 8008ac6:	a201      	add	r2, pc, #4	; (adr r2, 8008acc <USBD_CDC_Setup+0xec>)
 8008ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008acc:	08008afd 	.word	0x08008afd
 8008ad0:	08008b79 	.word	0x08008b79
 8008ad4:	08008b6b 	.word	0x08008b6b
 8008ad8:	08008b6b 	.word	0x08008b6b
 8008adc:	08008b6b 	.word	0x08008b6b
 8008ae0:	08008b6b 	.word	0x08008b6b
 8008ae4:	08008b6b 	.word	0x08008b6b
 8008ae8:	08008b6b 	.word	0x08008b6b
 8008aec:	08008b6b 	.word	0x08008b6b
 8008af0:	08008b6b 	.word	0x08008b6b
 8008af4:	08008b27 	.word	0x08008b27
 8008af8:	08008b51 	.word	0x08008b51
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b03      	cmp	r3, #3
 8008b06:	d107      	bne.n	8008b18 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b08:	f107 030a 	add.w	r3, r7, #10
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	4619      	mov	r1, r3
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f001 fced 	bl	800a4f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b16:	e032      	b.n	8008b7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b18:	6839      	ldr	r1, [r7, #0]
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f001 fc77 	bl	800a40e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b20:	2303      	movs	r3, #3
 8008b22:	75fb      	strb	r3, [r7, #23]
          break;
 8008b24:	e02b      	b.n	8008b7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	2b03      	cmp	r3, #3
 8008b30:	d107      	bne.n	8008b42 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b32:	f107 030d 	add.w	r3, r7, #13
 8008b36:	2201      	movs	r2, #1
 8008b38:	4619      	mov	r1, r3
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 fcd8 	bl	800a4f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b40:	e01d      	b.n	8008b7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b42:	6839      	ldr	r1, [r7, #0]
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f001 fc62 	bl	800a40e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	75fb      	strb	r3, [r7, #23]
          break;
 8008b4e:	e016      	b.n	8008b7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b03      	cmp	r3, #3
 8008b5a:	d00f      	beq.n	8008b7c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b5c:	6839      	ldr	r1, [r7, #0]
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f001 fc55 	bl	800a40e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b64:	2303      	movs	r3, #3
 8008b66:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b68:	e008      	b.n	8008b7c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b6a:	6839      	ldr	r1, [r7, #0]
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f001 fc4e 	bl	800a40e <USBD_CtlError>
          ret = USBD_FAIL;
 8008b72:	2303      	movs	r3, #3
 8008b74:	75fb      	strb	r3, [r7, #23]
          break;
 8008b76:	e002      	b.n	8008b7e <USBD_CDC_Setup+0x19e>
          break;
 8008b78:	bf00      	nop
 8008b7a:	e008      	b.n	8008b8e <USBD_CDC_Setup+0x1ae>
          break;
 8008b7c:	bf00      	nop
      }
      break;
 8008b7e:	e006      	b.n	8008b8e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b80:	6839      	ldr	r1, [r7, #0]
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f001 fc43 	bl	800a40e <USBD_CtlError>
      ret = USBD_FAIL;
 8008b88:	2303      	movs	r3, #3
 8008b8a:	75fb      	strb	r3, [r7, #23]
      break;
 8008b8c:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3718      	adds	r7, #24
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008baa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	32b0      	adds	r2, #176	; 0xb0
 8008bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e065      	b.n	8008c8e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	32b0      	adds	r2, #176	; 0xb0
 8008bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bd0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bd2:	78fb      	ldrb	r3, [r7, #3]
 8008bd4:	f003 020f 	and.w	r2, r3, #15
 8008bd8:	6879      	ldr	r1, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	3318      	adds	r3, #24
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d02f      	beq.n	8008c4c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008bec:	78fb      	ldrb	r3, [r7, #3]
 8008bee:	f003 020f 	and.w	r2, r3, #15
 8008bf2:	6879      	ldr	r1, [r7, #4]
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	4413      	add	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	440b      	add	r3, r1
 8008bfe:	3318      	adds	r3, #24
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	78fb      	ldrb	r3, [r7, #3]
 8008c04:	f003 010f 	and.w	r1, r3, #15
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	00db      	lsls	r3, r3, #3
 8008c0e:	440b      	add	r3, r1
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4403      	add	r3, r0
 8008c14:	3348      	adds	r3, #72	; 0x48
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c1c:	fb01 f303 	mul.w	r3, r1, r3
 8008c20:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d112      	bne.n	8008c4c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c26:	78fb      	ldrb	r3, [r7, #3]
 8008c28:	f003 020f 	and.w	r2, r3, #15
 8008c2c:	6879      	ldr	r1, [r7, #4]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	4413      	add	r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	440b      	add	r3, r1
 8008c38:	3318      	adds	r3, #24
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c3e:	78f9      	ldrb	r1, [r7, #3]
 8008c40:	2300      	movs	r3, #0
 8008c42:	2200      	movs	r2, #0
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f002 f966 	bl	800af16 <USBD_LL_Transmit>
 8008c4a:	e01f      	b.n	8008c8c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	33b0      	adds	r3, #176	; 0xb0
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4413      	add	r3, r2
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d010      	beq.n	8008c8c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	33b0      	adds	r3, #176	; 0xb0
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	691b      	ldr	r3, [r3, #16]
 8008c7c:	68ba      	ldr	r2, [r7, #8]
 8008c7e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008c82:	68ba      	ldr	r2, [r7, #8]
 8008c84:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008c88:	78fa      	ldrb	r2, [r7, #3]
 8008c8a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}

08008c96 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c96:	b580      	push	{r7, lr}
 8008c98:	b084      	sub	sp, #16
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	6078      	str	r0, [r7, #4]
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	32b0      	adds	r2, #176	; 0xb0
 8008cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	32b0      	adds	r2, #176	; 0xb0
 8008cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d101      	bne.n	8008cc8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008cc4:	2303      	movs	r3, #3
 8008cc6:	e01a      	b.n	8008cfe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008cc8:	78fb      	ldrb	r3, [r7, #3]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f002 f964 	bl	800af9a <USBD_LL_GetRxDataSize>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	33b0      	adds	r3, #176	; 0xb0
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	68fa      	ldr	r2, [r7, #12]
 8008cee:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	32b0      	adds	r2, #176	; 0xb0
 8008d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d101      	bne.n	8008d28 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d24:	2303      	movs	r3, #3
 8008d26:	e025      	b.n	8008d74 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	33b0      	adds	r3, #176	; 0xb0
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4413      	add	r3, r2
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d01a      	beq.n	8008d72 <USBD_CDC_EP0_RxReady+0x6c>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d42:	2bff      	cmp	r3, #255	; 0xff
 8008d44:	d015      	beq.n	8008d72 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	33b0      	adds	r3, #176	; 0xb0
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d5e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d66:	b292      	uxth	r2, r2
 8008d68:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	22ff      	movs	r2, #255	; 0xff
 8008d6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3710      	adds	r7, #16
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d84:	2182      	movs	r1, #130	; 0x82
 8008d86:	4818      	ldr	r0, [pc, #96]	; (8008de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d88:	f000 fd09 	bl	800979e <USBD_GetEpDesc>
 8008d8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d8e:	2101      	movs	r1, #1
 8008d90:	4815      	ldr	r0, [pc, #84]	; (8008de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d92:	f000 fd04 	bl	800979e <USBD_GetEpDesc>
 8008d96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d98:	2181      	movs	r1, #129	; 0x81
 8008d9a:	4813      	ldr	r0, [pc, #76]	; (8008de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d9c:	f000 fcff 	bl	800979e <USBD_GetEpDesc>
 8008da0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d002      	beq.n	8008dae <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	2210      	movs	r2, #16
 8008dac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d006      	beq.n	8008dc2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dbc:	711a      	strb	r2, [r3, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d006      	beq.n	8008dd6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dd0:	711a      	strb	r2, [r3, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2243      	movs	r2, #67	; 0x43
 8008dda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ddc:	4b02      	ldr	r3, [pc, #8]	; (8008de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	200004f0 	.word	0x200004f0

08008dec <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b086      	sub	sp, #24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008df4:	2182      	movs	r1, #130	; 0x82
 8008df6:	4818      	ldr	r0, [pc, #96]	; (8008e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008df8:	f000 fcd1 	bl	800979e <USBD_GetEpDesc>
 8008dfc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dfe:	2101      	movs	r1, #1
 8008e00:	4815      	ldr	r0, [pc, #84]	; (8008e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e02:	f000 fccc 	bl	800979e <USBD_GetEpDesc>
 8008e06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e08:	2181      	movs	r1, #129	; 0x81
 8008e0a:	4813      	ldr	r0, [pc, #76]	; (8008e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e0c:	f000 fcc7 	bl	800979e <USBD_GetEpDesc>
 8008e10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	2210      	movs	r2, #16
 8008e1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d006      	beq.n	8008e32 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	2200      	movs	r2, #0
 8008e28:	711a      	strb	r2, [r3, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f042 0202 	orr.w	r2, r2, #2
 8008e30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d006      	beq.n	8008e46 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	711a      	strb	r2, [r3, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f042 0202 	orr.w	r2, r2, #2
 8008e44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2243      	movs	r2, #67	; 0x43
 8008e4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e4c:	4b02      	ldr	r3, [pc, #8]	; (8008e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3718      	adds	r7, #24
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	200004f0 	.word	0x200004f0

08008e5c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b086      	sub	sp, #24
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e64:	2182      	movs	r1, #130	; 0x82
 8008e66:	4818      	ldr	r0, [pc, #96]	; (8008ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e68:	f000 fc99 	bl	800979e <USBD_GetEpDesc>
 8008e6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e6e:	2101      	movs	r1, #1
 8008e70:	4815      	ldr	r0, [pc, #84]	; (8008ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e72:	f000 fc94 	bl	800979e <USBD_GetEpDesc>
 8008e76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e78:	2181      	movs	r1, #129	; 0x81
 8008e7a:	4813      	ldr	r0, [pc, #76]	; (8008ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e7c:	f000 fc8f 	bl	800979e <USBD_GetEpDesc>
 8008e80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d002      	beq.n	8008e8e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	2210      	movs	r2, #16
 8008e8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d006      	beq.n	8008ea2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	2200      	movs	r2, #0
 8008e98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e9c:	711a      	strb	r2, [r3, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d006      	beq.n	8008eb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008eb0:	711a      	strb	r2, [r3, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2243      	movs	r2, #67	; 0x43
 8008eba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ebc:	4b02      	ldr	r3, [pc, #8]	; (8008ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3718      	adds	r7, #24
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	200004f0 	.word	0x200004f0

08008ecc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	220a      	movs	r2, #10
 8008ed8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008eda:	4b03      	ldr	r3, [pc, #12]	; (8008ee8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	200004ac 	.word	0x200004ac

08008eec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e009      	b.n	8008f14 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	33b0      	adds	r3, #176	; 0xb0
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	4413      	add	r3, r2
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	32b0      	adds	r2, #176	; 0xb0
 8008f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f3a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f42:	2303      	movs	r3, #3
 8008f44:	e008      	b.n	8008f58 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	371c      	adds	r7, #28
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b085      	sub	sp, #20
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	32b0      	adds	r2, #176	; 0xb0
 8008f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f7c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d101      	bne.n	8008f88 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e004      	b.n	8008f92 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	683a      	ldr	r2, [r7, #0]
 8008f8c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3714      	adds	r7, #20
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr
	...

08008fa0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	32b0      	adds	r2, #176	; 0xb0
 8008fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	32b0      	adds	r2, #176	; 0xb0
 8008fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e018      	b.n	8009000 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	7c1b      	ldrb	r3, [r3, #16]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10a      	bne.n	8008fec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fd6:	4b0c      	ldr	r3, [pc, #48]	; (8009008 <USBD_CDC_ReceivePacket+0x68>)
 8008fd8:	7819      	ldrb	r1, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008fe0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f001 ffb7 	bl	800af58 <USBD_LL_PrepareReceive>
 8008fea:	e008      	b.n	8008ffe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fec:	4b06      	ldr	r3, [pc, #24]	; (8009008 <USBD_CDC_ReceivePacket+0x68>)
 8008fee:	7819      	ldrb	r1, [r3, #0]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ff6:	2340      	movs	r3, #64	; 0x40
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f001 ffad 	bl	800af58 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20000534 	.word	0x20000534

0800900c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009020:	2303      	movs	r3, #3
 8009022:	e01f      	b.n	8009064 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d003      	beq.n	800904a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	68ba      	ldr	r2, [r7, #8]
 8009046:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	79fa      	ldrb	r2, [r7, #7]
 8009056:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	f001 fe27 	bl	800acac <USBD_LL_Init>
 800905e:	4603      	mov	r3, r0
 8009060:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009062:	7dfb      	ldrb	r3, [r7, #23]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3718      	adds	r7, #24
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d101      	bne.n	8009084 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009080:	2303      	movs	r3, #3
 8009082:	e025      	b.n	80090d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	32ae      	adds	r2, #174	; 0xae
 8009096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00f      	beq.n	80090c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	32ae      	adds	r2, #174	; 0xae
 80090aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b0:	f107 020e 	add.w	r2, r7, #14
 80090b4:	4610      	mov	r0, r2
 80090b6:	4798      	blx	r3
 80090b8:	4602      	mov	r2, r0
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80090c6:	1c5a      	adds	r2, r3, #1
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f001 fe2f 	bl	800ad44 <USBD_LL_Start>
 80090e6:	4603      	mov	r3, r0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3708      	adds	r7, #8
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	370c      	adds	r7, #12
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr

08009106 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009106:	b580      	push	{r7, lr}
 8009108:	b084      	sub	sp, #16
 800910a:	af00      	add	r7, sp, #0
 800910c:	6078      	str	r0, [r7, #4]
 800910e:	460b      	mov	r3, r1
 8009110:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800911c:	2b00      	cmp	r3, #0
 800911e:	d009      	beq.n	8009134 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	78fa      	ldrb	r2, [r7, #3]
 800912a:	4611      	mov	r1, r2
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	4798      	blx	r3
 8009130:	4603      	mov	r3, r0
 8009132:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800914a:	2300      	movs	r3, #0
 800914c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	78fa      	ldrb	r2, [r7, #3]
 8009158:	4611      	mov	r1, r2
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	4798      	blx	r3
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009164:	2303      	movs	r3, #3
 8009166:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009168:	7bfb      	ldrb	r3, [r7, #15]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b084      	sub	sp, #16
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009182:	6839      	ldr	r1, [r7, #0]
 8009184:	4618      	mov	r0, r3
 8009186:	f001 f908 	bl	800a39a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009198:	461a      	mov	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80091a6:	f003 031f 	and.w	r3, r3, #31
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d01a      	beq.n	80091e4 <USBD_LL_SetupStage+0x72>
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d822      	bhi.n	80091f8 <USBD_LL_SetupStage+0x86>
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d002      	beq.n	80091bc <USBD_LL_SetupStage+0x4a>
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d00a      	beq.n	80091d0 <USBD_LL_SetupStage+0x5e>
 80091ba:	e01d      	b.n	80091f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fb5f 	bl	8009888 <USBD_StdDevReq>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]
      break;
 80091ce:	e020      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fbc7 	bl	800996c <USBD_StdItfReq>
 80091de:	4603      	mov	r3, r0
 80091e0:	73fb      	strb	r3, [r7, #15]
      break;
 80091e2:	e016      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fc29 	bl	8009a44 <USBD_StdEPReq>
 80091f2:	4603      	mov	r3, r0
 80091f4:	73fb      	strb	r3, [r7, #15]
      break;
 80091f6:	e00c      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80091fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009202:	b2db      	uxtb	r3, r3
 8009204:	4619      	mov	r1, r3
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f001 fdfc 	bl	800ae04 <USBD_LL_StallEP>
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]
      break;
 8009210:	bf00      	nop
  }

  return ret;
 8009212:	7bfb      	ldrb	r3, [r7, #15]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3710      	adds	r7, #16
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	60f8      	str	r0, [r7, #12]
 8009224:	460b      	mov	r3, r1
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800922a:	2300      	movs	r3, #0
 800922c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800922e:	7afb      	ldrb	r3, [r7, #11]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d16e      	bne.n	8009312 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800923a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009242:	2b03      	cmp	r3, #3
 8009244:	f040 8098 	bne.w	8009378 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	689a      	ldr	r2, [r3, #8]
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	429a      	cmp	r2, r3
 8009252:	d913      	bls.n	800927c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	689a      	ldr	r2, [r3, #8]
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	1ad2      	subs	r2, r2, r3
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	68da      	ldr	r2, [r3, #12]
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	4293      	cmp	r3, r2
 800926c:	bf28      	it	cs
 800926e:	4613      	movcs	r3, r2
 8009270:	461a      	mov	r2, r3
 8009272:	6879      	ldr	r1, [r7, #4]
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f001 f984 	bl	800a582 <USBD_CtlContinueRx>
 800927a:	e07d      	b.n	8009378 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009282:	f003 031f 	and.w	r3, r3, #31
 8009286:	2b02      	cmp	r3, #2
 8009288:	d014      	beq.n	80092b4 <USBD_LL_DataOutStage+0x98>
 800928a:	2b02      	cmp	r3, #2
 800928c:	d81d      	bhi.n	80092ca <USBD_LL_DataOutStage+0xae>
 800928e:	2b00      	cmp	r3, #0
 8009290:	d002      	beq.n	8009298 <USBD_LL_DataOutStage+0x7c>
 8009292:	2b01      	cmp	r3, #1
 8009294:	d003      	beq.n	800929e <USBD_LL_DataOutStage+0x82>
 8009296:	e018      	b.n	80092ca <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009298:	2300      	movs	r3, #0
 800929a:	75bb      	strb	r3, [r7, #22]
            break;
 800929c:	e018      	b.n	80092d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	4619      	mov	r1, r3
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f000 fa5e 	bl	800976a <USBD_CoreFindIF>
 80092ae:	4603      	mov	r3, r0
 80092b0:	75bb      	strb	r3, [r7, #22]
            break;
 80092b2:	e00d      	b.n	80092d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	4619      	mov	r1, r3
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f000 fa60 	bl	8009784 <USBD_CoreFindEP>
 80092c4:	4603      	mov	r3, r0
 80092c6:	75bb      	strb	r3, [r7, #22]
            break;
 80092c8:	e002      	b.n	80092d0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	75bb      	strb	r3, [r7, #22]
            break;
 80092ce:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80092d0:	7dbb      	ldrb	r3, [r7, #22]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d119      	bne.n	800930a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b03      	cmp	r3, #3
 80092e0:	d113      	bne.n	800930a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80092e2:	7dba      	ldrb	r2, [r7, #22]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	32ae      	adds	r2, #174	; 0xae
 80092e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00b      	beq.n	800930a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80092f2:	7dba      	ldrb	r2, [r7, #22]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80092fa:	7dba      	ldrb	r2, [r7, #22]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	32ae      	adds	r2, #174	; 0xae
 8009300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f001 f94a 	bl	800a5a4 <USBD_CtlSendStatus>
 8009310:	e032      	b.n	8009378 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009312:	7afb      	ldrb	r3, [r7, #11]
 8009314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009318:	b2db      	uxtb	r3, r3
 800931a:	4619      	mov	r1, r3
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f000 fa31 	bl	8009784 <USBD_CoreFindEP>
 8009322:	4603      	mov	r3, r0
 8009324:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009326:	7dbb      	ldrb	r3, [r7, #22]
 8009328:	2bff      	cmp	r3, #255	; 0xff
 800932a:	d025      	beq.n	8009378 <USBD_LL_DataOutStage+0x15c>
 800932c:	7dbb      	ldrb	r3, [r7, #22]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d122      	bne.n	8009378 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009338:	b2db      	uxtb	r3, r3
 800933a:	2b03      	cmp	r3, #3
 800933c:	d117      	bne.n	800936e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800933e:	7dba      	ldrb	r2, [r7, #22]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	32ae      	adds	r2, #174	; 0xae
 8009344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009348:	699b      	ldr	r3, [r3, #24]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00f      	beq.n	800936e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800934e:	7dba      	ldrb	r2, [r7, #22]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009356:	7dba      	ldrb	r2, [r7, #22]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	32ae      	adds	r2, #174	; 0xae
 800935c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009360:	699b      	ldr	r3, [r3, #24]
 8009362:	7afa      	ldrb	r2, [r7, #11]
 8009364:	4611      	mov	r1, r2
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	4798      	blx	r3
 800936a:	4603      	mov	r3, r0
 800936c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800936e:	7dfb      	ldrb	r3, [r7, #23]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009374:	7dfb      	ldrb	r3, [r7, #23]
 8009376:	e000      	b.n	800937a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	3718      	adds	r7, #24
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009382:	b580      	push	{r7, lr}
 8009384:	b086      	sub	sp, #24
 8009386:	af00      	add	r7, sp, #0
 8009388:	60f8      	str	r0, [r7, #12]
 800938a:	460b      	mov	r3, r1
 800938c:	607a      	str	r2, [r7, #4]
 800938e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009390:	7afb      	ldrb	r3, [r7, #11]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d16f      	bne.n	8009476 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	3314      	adds	r3, #20
 800939a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d15a      	bne.n	800945c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	689a      	ldr	r2, [r3, #8]
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d914      	bls.n	80093dc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	689a      	ldr	r2, [r3, #8]
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	1ad2      	subs	r2, r2, r3
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	461a      	mov	r2, r3
 80093c6:	6879      	ldr	r1, [r7, #4]
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f001 f8ac 	bl	800a526 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093ce:	2300      	movs	r3, #0
 80093d0:	2200      	movs	r2, #0
 80093d2:	2100      	movs	r1, #0
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f001 fdbf 	bl	800af58 <USBD_LL_PrepareReceive>
 80093da:	e03f      	b.n	800945c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	68da      	ldr	r2, [r3, #12]
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d11c      	bne.n	8009422 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	685a      	ldr	r2, [r3, #4]
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d316      	bcc.n	8009422 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	685a      	ldr	r2, [r3, #4]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80093fe:	429a      	cmp	r2, r3
 8009400:	d20f      	bcs.n	8009422 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009402:	2200      	movs	r2, #0
 8009404:	2100      	movs	r1, #0
 8009406:	68f8      	ldr	r0, [r7, #12]
 8009408:	f001 f88d 	bl	800a526 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2200      	movs	r2, #0
 8009410:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009414:	2300      	movs	r3, #0
 8009416:	2200      	movs	r2, #0
 8009418:	2100      	movs	r1, #0
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f001 fd9c 	bl	800af58 <USBD_LL_PrepareReceive>
 8009420:	e01c      	b.n	800945c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009428:	b2db      	uxtb	r3, r3
 800942a:	2b03      	cmp	r3, #3
 800942c:	d10f      	bne.n	800944e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d009      	beq.n	800944e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800944e:	2180      	movs	r1, #128	; 0x80
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f001 fcd7 	bl	800ae04 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f001 f8b7 	bl	800a5ca <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d03a      	beq.n	80094dc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f7ff fe42 	bl	80090f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009474:	e032      	b.n	80094dc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009476:	7afb      	ldrb	r3, [r7, #11]
 8009478:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800947c:	b2db      	uxtb	r3, r3
 800947e:	4619      	mov	r1, r3
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f000 f97f 	bl	8009784 <USBD_CoreFindEP>
 8009486:	4603      	mov	r3, r0
 8009488:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800948a:	7dfb      	ldrb	r3, [r7, #23]
 800948c:	2bff      	cmp	r3, #255	; 0xff
 800948e:	d025      	beq.n	80094dc <USBD_LL_DataInStage+0x15a>
 8009490:	7dfb      	ldrb	r3, [r7, #23]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d122      	bne.n	80094dc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800949c:	b2db      	uxtb	r3, r3
 800949e:	2b03      	cmp	r3, #3
 80094a0:	d11c      	bne.n	80094dc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094a2:	7dfa      	ldrb	r2, [r7, #23]
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	32ae      	adds	r2, #174	; 0xae
 80094a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ac:	695b      	ldr	r3, [r3, #20]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d014      	beq.n	80094dc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80094b2:	7dfa      	ldrb	r2, [r7, #23]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80094ba:	7dfa      	ldrb	r2, [r7, #23]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	32ae      	adds	r2, #174	; 0xae
 80094c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094c4:	695b      	ldr	r3, [r3, #20]
 80094c6:	7afa      	ldrb	r2, [r7, #11]
 80094c8:	4611      	mov	r1, r2
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	4798      	blx	r3
 80094ce:	4603      	mov	r3, r0
 80094d0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80094d2:	7dbb      	ldrb	r3, [r7, #22]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d001      	beq.n	80094dc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80094d8:	7dbb      	ldrb	r3, [r7, #22]
 80094da:	e000      	b.n	80094de <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3718      	adds	r7, #24
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b084      	sub	sp, #16
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80094ee:	2300      	movs	r3, #0
 80094f0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2200      	movs	r2, #0
 8009514:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800951e:	2b00      	cmp	r3, #0
 8009520:	d014      	beq.n	800954c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d00e      	beq.n	800954c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	6852      	ldr	r2, [r2, #4]
 800953a:	b2d2      	uxtb	r2, r2
 800953c:	4611      	mov	r1, r2
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	4798      	blx	r3
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d001      	beq.n	800954c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009548:	2303      	movs	r3, #3
 800954a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800954c:	2340      	movs	r3, #64	; 0x40
 800954e:	2200      	movs	r2, #0
 8009550:	2100      	movs	r1, #0
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 fc11 	bl	800ad7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2240      	movs	r2, #64	; 0x40
 8009564:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009568:	2340      	movs	r3, #64	; 0x40
 800956a:	2200      	movs	r2, #0
 800956c:	2180      	movs	r1, #128	; 0x80
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f001 fc03 	bl	800ad7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2240      	movs	r2, #64	; 0x40
 800957e:	621a      	str	r2, [r3, #32]

  return ret;
 8009580:	7bfb      	ldrb	r3, [r7, #15]
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}

0800958a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800958a:	b480      	push	{r7}
 800958c:	b083      	sub	sp, #12
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
 8009592:	460b      	mov	r3, r1
 8009594:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	78fa      	ldrb	r2, [r7, #3]
 800959a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	370c      	adds	r7, #12
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr

080095aa <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095aa:	b480      	push	{r7}
 80095ac:	b083      	sub	sp, #12
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095b8:	b2da      	uxtb	r2, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2204      	movs	r2, #4
 80095c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80095d6:	b480      	push	{r7}
 80095d8:	b083      	sub	sp, #12
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b04      	cmp	r3, #4
 80095e8:	d106      	bne.n	80095f8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80095f0:	b2da      	uxtb	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	370c      	adds	r7, #12
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b03      	cmp	r3, #3
 8009618:	d110      	bne.n	800963c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009620:	2b00      	cmp	r3, #0
 8009622:	d00b      	beq.n	800963c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800962a:	69db      	ldr	r3, [r3, #28]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d005      	beq.n	800963c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009636:	69db      	ldr	r3, [r3, #28]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}

08009646 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b082      	sub	sp, #8
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	460b      	mov	r3, r1
 8009650:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	32ae      	adds	r2, #174	; 0xae
 800965c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009664:	2303      	movs	r3, #3
 8009666:	e01c      	b.n	80096a2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800966e:	b2db      	uxtb	r3, r3
 8009670:	2b03      	cmp	r3, #3
 8009672:	d115      	bne.n	80096a0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	32ae      	adds	r2, #174	; 0xae
 800967e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009682:	6a1b      	ldr	r3, [r3, #32]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d00b      	beq.n	80096a0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	32ae      	adds	r2, #174	; 0xae
 8009692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009696:	6a1b      	ldr	r3, [r3, #32]
 8009698:	78fa      	ldrb	r2, [r7, #3]
 800969a:	4611      	mov	r1, r2
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3708      	adds	r7, #8
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b082      	sub	sp, #8
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	460b      	mov	r3, r1
 80096b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	32ae      	adds	r2, #174	; 0xae
 80096c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80096c8:	2303      	movs	r3, #3
 80096ca:	e01c      	b.n	8009706 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	2b03      	cmp	r3, #3
 80096d6:	d115      	bne.n	8009704 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	32ae      	adds	r2, #174	; 0xae
 80096e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00b      	beq.n	8009704 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	32ae      	adds	r2, #174	; 0xae
 80096f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096fc:	78fa      	ldrb	r2, [r7, #3]
 80096fe:	4611      	mov	r1, r2
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3708      	adds	r7, #8
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800970e:	b480      	push	{r7}
 8009710:	b083      	sub	sp, #12
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800972c:	2300      	movs	r3, #0
 800972e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00e      	beq.n	8009760 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	6852      	ldr	r2, [r2, #4]
 800974e:	b2d2      	uxtb	r2, r2
 8009750:	4611      	mov	r1, r2
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	4798      	blx	r3
 8009756:	4603      	mov	r3, r0
 8009758:	2b00      	cmp	r3, #0
 800975a:	d001      	beq.n	8009760 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800975c:	2303      	movs	r3, #3
 800975e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009760:	7bfb      	ldrb	r3, [r7, #15]
}
 8009762:	4618      	mov	r0, r3
 8009764:	3710      	adds	r7, #16
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800976a:	b480      	push	{r7}
 800976c:	b083      	sub	sp, #12
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
 8009772:	460b      	mov	r3, r1
 8009774:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009776:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009778:	4618      	mov	r0, r3
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009790:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009792:	4618      	mov	r0, r3
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b086      	sub	sp, #24
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	460b      	mov	r3, r1
 80097a8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80097b2:	2300      	movs	r3, #0
 80097b4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	885b      	ldrh	r3, [r3, #2]
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d920      	bls.n	8009808 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80097ce:	e013      	b.n	80097f8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80097d0:	f107 030a 	add.w	r3, r7, #10
 80097d4:	4619      	mov	r1, r3
 80097d6:	6978      	ldr	r0, [r7, #20]
 80097d8:	f000 f81b 	bl	8009812 <USBD_GetNextDesc>
 80097dc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	785b      	ldrb	r3, [r3, #1]
 80097e2:	2b05      	cmp	r3, #5
 80097e4:	d108      	bne.n	80097f8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	789b      	ldrb	r3, [r3, #2]
 80097ee:	78fa      	ldrb	r2, [r7, #3]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d008      	beq.n	8009806 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80097f4:	2300      	movs	r3, #0
 80097f6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	885b      	ldrh	r3, [r3, #2]
 80097fc:	b29a      	uxth	r2, r3
 80097fe:	897b      	ldrh	r3, [r7, #10]
 8009800:	429a      	cmp	r2, r3
 8009802:	d8e5      	bhi.n	80097d0 <USBD_GetEpDesc+0x32>
 8009804:	e000      	b.n	8009808 <USBD_GetEpDesc+0x6a>
          break;
 8009806:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009808:	693b      	ldr	r3, [r7, #16]
}
 800980a:	4618      	mov	r0, r3
 800980c:	3718      	adds	r7, #24
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009812:	b480      	push	{r7}
 8009814:	b085      	sub	sp, #20
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
 800981a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	881a      	ldrh	r2, [r3, #0]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	b29b      	uxth	r3, r3
 800982a:	4413      	add	r3, r2
 800982c:	b29a      	uxth	r2, r3
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4413      	add	r3, r2
 800983c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800983e:	68fb      	ldr	r3, [r7, #12]
}
 8009840:	4618      	mov	r0, r3
 8009842:	3714      	adds	r7, #20
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800984c:	b480      	push	{r7}
 800984e:	b087      	sub	sp, #28
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	3301      	adds	r3, #1
 8009862:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800986a:	8a3b      	ldrh	r3, [r7, #16]
 800986c:	021b      	lsls	r3, r3, #8
 800986e:	b21a      	sxth	r2, r3
 8009870:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009874:	4313      	orrs	r3, r2
 8009876:	b21b      	sxth	r3, r3
 8009878:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800987a:	89fb      	ldrh	r3, [r7, #14]
}
 800987c:	4618      	mov	r0, r3
 800987e:	371c      	adds	r7, #28
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr

08009888 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009892:	2300      	movs	r3, #0
 8009894:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800989e:	2b40      	cmp	r3, #64	; 0x40
 80098a0:	d005      	beq.n	80098ae <USBD_StdDevReq+0x26>
 80098a2:	2b40      	cmp	r3, #64	; 0x40
 80098a4:	d857      	bhi.n	8009956 <USBD_StdDevReq+0xce>
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00f      	beq.n	80098ca <USBD_StdDevReq+0x42>
 80098aa:	2b20      	cmp	r3, #32
 80098ac:	d153      	bne.n	8009956 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	32ae      	adds	r2, #174	; 0xae
 80098b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	6839      	ldr	r1, [r7, #0]
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	4798      	blx	r3
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
      break;
 80098c8:	e04a      	b.n	8009960 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	785b      	ldrb	r3, [r3, #1]
 80098ce:	2b09      	cmp	r3, #9
 80098d0:	d83b      	bhi.n	800994a <USBD_StdDevReq+0xc2>
 80098d2:	a201      	add	r2, pc, #4	; (adr r2, 80098d8 <USBD_StdDevReq+0x50>)
 80098d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d8:	0800992d 	.word	0x0800992d
 80098dc:	08009941 	.word	0x08009941
 80098e0:	0800994b 	.word	0x0800994b
 80098e4:	08009937 	.word	0x08009937
 80098e8:	0800994b 	.word	0x0800994b
 80098ec:	0800990b 	.word	0x0800990b
 80098f0:	08009901 	.word	0x08009901
 80098f4:	0800994b 	.word	0x0800994b
 80098f8:	08009923 	.word	0x08009923
 80098fc:	08009915 	.word	0x08009915
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 fa3c 	bl	8009d80 <USBD_GetDescriptor>
          break;
 8009908:	e024      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800990a:	6839      	ldr	r1, [r7, #0]
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fba1 	bl	800a054 <USBD_SetAddress>
          break;
 8009912:	e01f      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009914:	6839      	ldr	r1, [r7, #0]
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 fbe0 	bl	800a0dc <USBD_SetConfig>
 800991c:	4603      	mov	r3, r0
 800991e:	73fb      	strb	r3, [r7, #15]
          break;
 8009920:	e018      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 fc83 	bl	800a230 <USBD_GetConfig>
          break;
 800992a:	e013      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fcb4 	bl	800a29c <USBD_GetStatus>
          break;
 8009934:	e00e      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009936:	6839      	ldr	r1, [r7, #0]
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fce3 	bl	800a304 <USBD_SetFeature>
          break;
 800993e:	e009      	b.n	8009954 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fd07 	bl	800a356 <USBD_ClrFeature>
          break;
 8009948:	e004      	b.n	8009954 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800994a:	6839      	ldr	r1, [r7, #0]
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f000 fd5e 	bl	800a40e <USBD_CtlError>
          break;
 8009952:	bf00      	nop
      }
      break;
 8009954:	e004      	b.n	8009960 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009956:	6839      	ldr	r1, [r7, #0]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 fd58 	bl	800a40e <USBD_CtlError>
      break;
 800995e:	bf00      	nop
  }

  return ret;
 8009960:	7bfb      	ldrb	r3, [r7, #15]
}
 8009962:	4618      	mov	r0, r3
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop

0800996c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009976:	2300      	movs	r3, #0
 8009978:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009982:	2b40      	cmp	r3, #64	; 0x40
 8009984:	d005      	beq.n	8009992 <USBD_StdItfReq+0x26>
 8009986:	2b40      	cmp	r3, #64	; 0x40
 8009988:	d852      	bhi.n	8009a30 <USBD_StdItfReq+0xc4>
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <USBD_StdItfReq+0x26>
 800998e:	2b20      	cmp	r3, #32
 8009990:	d14e      	bne.n	8009a30 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009998:	b2db      	uxtb	r3, r3
 800999a:	3b01      	subs	r3, #1
 800999c:	2b02      	cmp	r3, #2
 800999e:	d840      	bhi.n	8009a22 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	889b      	ldrh	r3, [r3, #4]
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d836      	bhi.n	8009a18 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	889b      	ldrh	r3, [r3, #4]
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	4619      	mov	r1, r3
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7ff fed9 	bl	800976a <USBD_CoreFindIF>
 80099b8:	4603      	mov	r3, r0
 80099ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099bc:	7bbb      	ldrb	r3, [r7, #14]
 80099be:	2bff      	cmp	r3, #255	; 0xff
 80099c0:	d01d      	beq.n	80099fe <USBD_StdItfReq+0x92>
 80099c2:	7bbb      	ldrb	r3, [r7, #14]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d11a      	bne.n	80099fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80099c8:	7bba      	ldrb	r2, [r7, #14]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	32ae      	adds	r2, #174	; 0xae
 80099ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d00f      	beq.n	80099f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80099d8:	7bba      	ldrb	r2, [r7, #14]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80099e0:	7bba      	ldrb	r2, [r7, #14]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	32ae      	adds	r2, #174	; 0xae
 80099e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	6839      	ldr	r1, [r7, #0]
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	4798      	blx	r3
 80099f2:	4603      	mov	r3, r0
 80099f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80099f6:	e004      	b.n	8009a02 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80099f8:	2303      	movs	r3, #3
 80099fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80099fc:	e001      	b.n	8009a02 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80099fe:	2303      	movs	r3, #3
 8009a00:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	88db      	ldrh	r3, [r3, #6]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d110      	bne.n	8009a2c <USBD_StdItfReq+0xc0>
 8009a0a:	7bfb      	ldrb	r3, [r7, #15]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d10d      	bne.n	8009a2c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fdc7 	bl	800a5a4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a16:	e009      	b.n	8009a2c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 fcf7 	bl	800a40e <USBD_CtlError>
          break;
 8009a20:	e004      	b.n	8009a2c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a22:	6839      	ldr	r1, [r7, #0]
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 fcf2 	bl	800a40e <USBD_CtlError>
          break;
 8009a2a:	e000      	b.n	8009a2e <USBD_StdItfReq+0xc2>
          break;
 8009a2c:	bf00      	nop
      }
      break;
 8009a2e:	e004      	b.n	8009a3a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a30:	6839      	ldr	r1, [r7, #0]
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fceb 	bl	800a40e <USBD_CtlError>
      break;
 8009a38:	bf00      	nop
  }

  return ret;
 8009a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3710      	adds	r7, #16
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b084      	sub	sp, #16
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
 8009a4c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	889b      	ldrh	r3, [r3, #4]
 8009a56:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a60:	2b40      	cmp	r3, #64	; 0x40
 8009a62:	d007      	beq.n	8009a74 <USBD_StdEPReq+0x30>
 8009a64:	2b40      	cmp	r3, #64	; 0x40
 8009a66:	f200 817f 	bhi.w	8009d68 <USBD_StdEPReq+0x324>
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d02a      	beq.n	8009ac4 <USBD_StdEPReq+0x80>
 8009a6e:	2b20      	cmp	r3, #32
 8009a70:	f040 817a 	bne.w	8009d68 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009a74:	7bbb      	ldrb	r3, [r7, #14]
 8009a76:	4619      	mov	r1, r3
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f7ff fe83 	bl	8009784 <USBD_CoreFindEP>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a82:	7b7b      	ldrb	r3, [r7, #13]
 8009a84:	2bff      	cmp	r3, #255	; 0xff
 8009a86:	f000 8174 	beq.w	8009d72 <USBD_StdEPReq+0x32e>
 8009a8a:	7b7b      	ldrb	r3, [r7, #13]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f040 8170 	bne.w	8009d72 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009a92:	7b7a      	ldrb	r2, [r7, #13]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009a9a:	7b7a      	ldrb	r2, [r7, #13]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	32ae      	adds	r2, #174	; 0xae
 8009aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	f000 8163 	beq.w	8009d72 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009aac:	7b7a      	ldrb	r2, [r7, #13]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	32ae      	adds	r2, #174	; 0xae
 8009ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	6839      	ldr	r1, [r7, #0]
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	4798      	blx	r3
 8009abe:	4603      	mov	r3, r0
 8009ac0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009ac2:	e156      	b.n	8009d72 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	785b      	ldrb	r3, [r3, #1]
 8009ac8:	2b03      	cmp	r3, #3
 8009aca:	d008      	beq.n	8009ade <USBD_StdEPReq+0x9a>
 8009acc:	2b03      	cmp	r3, #3
 8009ace:	f300 8145 	bgt.w	8009d5c <USBD_StdEPReq+0x318>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f000 809b 	beq.w	8009c0e <USBD_StdEPReq+0x1ca>
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d03c      	beq.n	8009b56 <USBD_StdEPReq+0x112>
 8009adc:	e13e      	b.n	8009d5c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b02      	cmp	r3, #2
 8009ae8:	d002      	beq.n	8009af0 <USBD_StdEPReq+0xac>
 8009aea:	2b03      	cmp	r3, #3
 8009aec:	d016      	beq.n	8009b1c <USBD_StdEPReq+0xd8>
 8009aee:	e02c      	b.n	8009b4a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009af0:	7bbb      	ldrb	r3, [r7, #14]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00d      	beq.n	8009b12 <USBD_StdEPReq+0xce>
 8009af6:	7bbb      	ldrb	r3, [r7, #14]
 8009af8:	2b80      	cmp	r3, #128	; 0x80
 8009afa:	d00a      	beq.n	8009b12 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009afc:	7bbb      	ldrb	r3, [r7, #14]
 8009afe:	4619      	mov	r1, r3
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f001 f97f 	bl	800ae04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b06:	2180      	movs	r1, #128	; 0x80
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 f97b 	bl	800ae04 <USBD_LL_StallEP>
 8009b0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b10:	e020      	b.n	8009b54 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b12:	6839      	ldr	r1, [r7, #0]
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fc7a 	bl	800a40e <USBD_CtlError>
              break;
 8009b1a:	e01b      	b.n	8009b54 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	885b      	ldrh	r3, [r3, #2]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d10e      	bne.n	8009b42 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b24:	7bbb      	ldrb	r3, [r7, #14]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00b      	beq.n	8009b42 <USBD_StdEPReq+0xfe>
 8009b2a:	7bbb      	ldrb	r3, [r7, #14]
 8009b2c:	2b80      	cmp	r3, #128	; 0x80
 8009b2e:	d008      	beq.n	8009b42 <USBD_StdEPReq+0xfe>
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	88db      	ldrh	r3, [r3, #6]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d104      	bne.n	8009b42 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b38:	7bbb      	ldrb	r3, [r7, #14]
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f001 f961 	bl	800ae04 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fd2e 	bl	800a5a4 <USBD_CtlSendStatus>

              break;
 8009b48:	e004      	b.n	8009b54 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b4a:	6839      	ldr	r1, [r7, #0]
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 fc5e 	bl	800a40e <USBD_CtlError>
              break;
 8009b52:	bf00      	nop
          }
          break;
 8009b54:	e107      	b.n	8009d66 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	d002      	beq.n	8009b68 <USBD_StdEPReq+0x124>
 8009b62:	2b03      	cmp	r3, #3
 8009b64:	d016      	beq.n	8009b94 <USBD_StdEPReq+0x150>
 8009b66:	e04b      	b.n	8009c00 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b68:	7bbb      	ldrb	r3, [r7, #14]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00d      	beq.n	8009b8a <USBD_StdEPReq+0x146>
 8009b6e:	7bbb      	ldrb	r3, [r7, #14]
 8009b70:	2b80      	cmp	r3, #128	; 0x80
 8009b72:	d00a      	beq.n	8009b8a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b74:	7bbb      	ldrb	r3, [r7, #14]
 8009b76:	4619      	mov	r1, r3
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f001 f943 	bl	800ae04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b7e:	2180      	movs	r1, #128	; 0x80
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f001 f93f 	bl	800ae04 <USBD_LL_StallEP>
 8009b86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b88:	e040      	b.n	8009c0c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009b8a:	6839      	ldr	r1, [r7, #0]
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fc3e 	bl	800a40e <USBD_CtlError>
              break;
 8009b92:	e03b      	b.n	8009c0c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	885b      	ldrh	r3, [r3, #2]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d136      	bne.n	8009c0a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009b9c:	7bbb      	ldrb	r3, [r7, #14]
 8009b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d004      	beq.n	8009bb0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ba6:	7bbb      	ldrb	r3, [r7, #14]
 8009ba8:	4619      	mov	r1, r3
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f001 f949 	bl	800ae42 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 fcf7 	bl	800a5a4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009bb6:	7bbb      	ldrb	r3, [r7, #14]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f7ff fde2 	bl	8009784 <USBD_CoreFindEP>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bc4:	7b7b      	ldrb	r3, [r7, #13]
 8009bc6:	2bff      	cmp	r3, #255	; 0xff
 8009bc8:	d01f      	beq.n	8009c0a <USBD_StdEPReq+0x1c6>
 8009bca:	7b7b      	ldrb	r3, [r7, #13]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d11c      	bne.n	8009c0a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009bd0:	7b7a      	ldrb	r2, [r7, #13]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009bd8:	7b7a      	ldrb	r2, [r7, #13]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	32ae      	adds	r2, #174	; 0xae
 8009bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d010      	beq.n	8009c0a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009be8:	7b7a      	ldrb	r2, [r7, #13]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	32ae      	adds	r2, #174	; 0xae
 8009bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	6839      	ldr	r1, [r7, #0]
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	4798      	blx	r3
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009bfe:	e004      	b.n	8009c0a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 fc03 	bl	800a40e <USBD_CtlError>
              break;
 8009c08:	e000      	b.n	8009c0c <USBD_StdEPReq+0x1c8>
              break;
 8009c0a:	bf00      	nop
          }
          break;
 8009c0c:	e0ab      	b.n	8009d66 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d002      	beq.n	8009c20 <USBD_StdEPReq+0x1dc>
 8009c1a:	2b03      	cmp	r3, #3
 8009c1c:	d032      	beq.n	8009c84 <USBD_StdEPReq+0x240>
 8009c1e:	e097      	b.n	8009d50 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c20:	7bbb      	ldrb	r3, [r7, #14]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d007      	beq.n	8009c36 <USBD_StdEPReq+0x1f2>
 8009c26:	7bbb      	ldrb	r3, [r7, #14]
 8009c28:	2b80      	cmp	r3, #128	; 0x80
 8009c2a:	d004      	beq.n	8009c36 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fbed 	bl	800a40e <USBD_CtlError>
                break;
 8009c34:	e091      	b.n	8009d5a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	da0b      	bge.n	8009c56 <USBD_StdEPReq+0x212>
 8009c3e:	7bbb      	ldrb	r3, [r7, #14]
 8009c40:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c44:	4613      	mov	r3, r2
 8009c46:	009b      	lsls	r3, r3, #2
 8009c48:	4413      	add	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	3310      	adds	r3, #16
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	4413      	add	r3, r2
 8009c52:	3304      	adds	r3, #4
 8009c54:	e00b      	b.n	8009c6e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c56:	7bbb      	ldrb	r3, [r7, #14]
 8009c58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	4413      	add	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	2200      	movs	r2, #0
 8009c74:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	2202      	movs	r2, #2
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fc37 	bl	800a4f0 <USBD_CtlSendData>
              break;
 8009c82:	e06a      	b.n	8009d5a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009c84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	da11      	bge.n	8009cb0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009c8c:	7bbb      	ldrb	r3, [r7, #14]
 8009c8e:	f003 020f 	and.w	r2, r3, #15
 8009c92:	6879      	ldr	r1, [r7, #4]
 8009c94:	4613      	mov	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	4413      	add	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	440b      	add	r3, r1
 8009c9e:	3324      	adds	r3, #36	; 0x24
 8009ca0:	881b      	ldrh	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d117      	bne.n	8009cd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fbb0 	bl	800a40e <USBD_CtlError>
                  break;
 8009cae:	e054      	b.n	8009d5a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009cb0:	7bbb      	ldrb	r3, [r7, #14]
 8009cb2:	f003 020f 	and.w	r2, r3, #15
 8009cb6:	6879      	ldr	r1, [r7, #4]
 8009cb8:	4613      	mov	r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	440b      	add	r3, r1
 8009cc2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009cc6:	881b      	ldrh	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d104      	bne.n	8009cd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009ccc:	6839      	ldr	r1, [r7, #0]
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 fb9d 	bl	800a40e <USBD_CtlError>
                  break;
 8009cd4:	e041      	b.n	8009d5a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	da0b      	bge.n	8009cf6 <USBD_StdEPReq+0x2b2>
 8009cde:	7bbb      	ldrb	r3, [r7, #14]
 8009ce0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	3310      	adds	r3, #16
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	3304      	adds	r3, #4
 8009cf4:	e00b      	b.n	8009d0e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cf6:	7bbb      	ldrb	r3, [r7, #14]
 8009cf8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cfc:	4613      	mov	r3, r2
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	4413      	add	r3, r2
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d08:	687a      	ldr	r2, [r7, #4]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	3304      	adds	r3, #4
 8009d0e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d10:	7bbb      	ldrb	r3, [r7, #14]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d002      	beq.n	8009d1c <USBD_StdEPReq+0x2d8>
 8009d16:	7bbb      	ldrb	r3, [r7, #14]
 8009d18:	2b80      	cmp	r3, #128	; 0x80
 8009d1a:	d103      	bne.n	8009d24 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	601a      	str	r2, [r3, #0]
 8009d22:	e00e      	b.n	8009d42 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d24:	7bbb      	ldrb	r3, [r7, #14]
 8009d26:	4619      	mov	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f001 f8a9 	bl	800ae80 <USBD_LL_IsStallEP>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d003      	beq.n	8009d3c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	2201      	movs	r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
 8009d3a:	e002      	b.n	8009d42 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	2202      	movs	r2, #2
 8009d46:	4619      	mov	r1, r3
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fbd1 	bl	800a4f0 <USBD_CtlSendData>
              break;
 8009d4e:	e004      	b.n	8009d5a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009d50:	6839      	ldr	r1, [r7, #0]
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 fb5b 	bl	800a40e <USBD_CtlError>
              break;
 8009d58:	bf00      	nop
          }
          break;
 8009d5a:	e004      	b.n	8009d66 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009d5c:	6839      	ldr	r1, [r7, #0]
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 fb55 	bl	800a40e <USBD_CtlError>
          break;
 8009d64:	bf00      	nop
      }
      break;
 8009d66:	e005      	b.n	8009d74 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009d68:	6839      	ldr	r1, [r7, #0]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 fb4f 	bl	800a40e <USBD_CtlError>
      break;
 8009d70:	e000      	b.n	8009d74 <USBD_StdEPReq+0x330>
      break;
 8009d72:	bf00      	nop
  }

  return ret;
 8009d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
	...

08009d80 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d92:	2300      	movs	r3, #0
 8009d94:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	885b      	ldrh	r3, [r3, #2]
 8009d9a:	0a1b      	lsrs	r3, r3, #8
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	2b06      	cmp	r3, #6
 8009da2:	f200 8128 	bhi.w	8009ff6 <USBD_GetDescriptor+0x276>
 8009da6:	a201      	add	r2, pc, #4	; (adr r2, 8009dac <USBD_GetDescriptor+0x2c>)
 8009da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dac:	08009dc9 	.word	0x08009dc9
 8009db0:	08009de1 	.word	0x08009de1
 8009db4:	08009e21 	.word	0x08009e21
 8009db8:	08009ff7 	.word	0x08009ff7
 8009dbc:	08009ff7 	.word	0x08009ff7
 8009dc0:	08009f97 	.word	0x08009f97
 8009dc4:	08009fc3 	.word	0x08009fc3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	7c12      	ldrb	r2, [r2, #16]
 8009dd4:	f107 0108 	add.w	r1, r7, #8
 8009dd8:	4610      	mov	r0, r2
 8009dda:	4798      	blx	r3
 8009ddc:	60f8      	str	r0, [r7, #12]
      break;
 8009dde:	e112      	b.n	800a006 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	7c1b      	ldrb	r3, [r3, #16]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d10d      	bne.n	8009e04 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009df0:	f107 0208 	add.w	r2, r7, #8
 8009df4:	4610      	mov	r0, r2
 8009df6:	4798      	blx	r3
 8009df8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	2202      	movs	r2, #2
 8009e00:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e02:	e100      	b.n	800a006 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e0c:	f107 0208 	add.w	r2, r7, #8
 8009e10:	4610      	mov	r0, r2
 8009e12:	4798      	blx	r3
 8009e14:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	3301      	adds	r3, #1
 8009e1a:	2202      	movs	r2, #2
 8009e1c:	701a      	strb	r2, [r3, #0]
      break;
 8009e1e:	e0f2      	b.n	800a006 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	885b      	ldrh	r3, [r3, #2]
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	2b05      	cmp	r3, #5
 8009e28:	f200 80ac 	bhi.w	8009f84 <USBD_GetDescriptor+0x204>
 8009e2c:	a201      	add	r2, pc, #4	; (adr r2, 8009e34 <USBD_GetDescriptor+0xb4>)
 8009e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e32:	bf00      	nop
 8009e34:	08009e4d 	.word	0x08009e4d
 8009e38:	08009e81 	.word	0x08009e81
 8009e3c:	08009eb5 	.word	0x08009eb5
 8009e40:	08009ee9 	.word	0x08009ee9
 8009e44:	08009f1d 	.word	0x08009f1d
 8009e48:	08009f51 	.word	0x08009f51
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00b      	beq.n	8009e70 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	7c12      	ldrb	r2, [r2, #16]
 8009e64:	f107 0108 	add.w	r1, r7, #8
 8009e68:	4610      	mov	r0, r2
 8009e6a:	4798      	blx	r3
 8009e6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e6e:	e091      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e70:	6839      	ldr	r1, [r7, #0]
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 facb 	bl	800a40e <USBD_CtlError>
            err++;
 8009e78:	7afb      	ldrb	r3, [r7, #11]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e7e:	e089      	b.n	8009f94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00b      	beq.n	8009ea4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	7c12      	ldrb	r2, [r2, #16]
 8009e98:	f107 0108 	add.w	r1, r7, #8
 8009e9c:	4610      	mov	r0, r2
 8009e9e:	4798      	blx	r3
 8009ea0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ea2:	e077      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 fab1 	bl	800a40e <USBD_CtlError>
            err++;
 8009eac:	7afb      	ldrb	r3, [r7, #11]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	72fb      	strb	r3, [r7, #11]
          break;
 8009eb2:	e06f      	b.n	8009f94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00b      	beq.n	8009ed8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	7c12      	ldrb	r2, [r2, #16]
 8009ecc:	f107 0108 	add.w	r1, r7, #8
 8009ed0:	4610      	mov	r0, r2
 8009ed2:	4798      	blx	r3
 8009ed4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ed6:	e05d      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 fa97 	bl	800a40e <USBD_CtlError>
            err++;
 8009ee0:	7afb      	ldrb	r3, [r7, #11]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ee6:	e055      	b.n	8009f94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eee:	691b      	ldr	r3, [r3, #16]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00b      	beq.n	8009f0c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009efa:	691b      	ldr	r3, [r3, #16]
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	7c12      	ldrb	r2, [r2, #16]
 8009f00:	f107 0108 	add.w	r1, r7, #8
 8009f04:	4610      	mov	r0, r2
 8009f06:	4798      	blx	r3
 8009f08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f0a:	e043      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f0c:	6839      	ldr	r1, [r7, #0]
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fa7d 	bl	800a40e <USBD_CtlError>
            err++;
 8009f14:	7afb      	ldrb	r3, [r7, #11]
 8009f16:	3301      	adds	r3, #1
 8009f18:	72fb      	strb	r3, [r7, #11]
          break;
 8009f1a:	e03b      	b.n	8009f94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f22:	695b      	ldr	r3, [r3, #20]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00b      	beq.n	8009f40 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f2e:	695b      	ldr	r3, [r3, #20]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	7c12      	ldrb	r2, [r2, #16]
 8009f34:	f107 0108 	add.w	r1, r7, #8
 8009f38:	4610      	mov	r0, r2
 8009f3a:	4798      	blx	r3
 8009f3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f3e:	e029      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f40:	6839      	ldr	r1, [r7, #0]
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fa63 	bl	800a40e <USBD_CtlError>
            err++;
 8009f48:	7afb      	ldrb	r3, [r7, #11]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f4e:	e021      	b.n	8009f94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f56:	699b      	ldr	r3, [r3, #24]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00b      	beq.n	8009f74 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f62:	699b      	ldr	r3, [r3, #24]
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	7c12      	ldrb	r2, [r2, #16]
 8009f68:	f107 0108 	add.w	r1, r7, #8
 8009f6c:	4610      	mov	r0, r2
 8009f6e:	4798      	blx	r3
 8009f70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f72:	e00f      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f74:	6839      	ldr	r1, [r7, #0]
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 fa49 	bl	800a40e <USBD_CtlError>
            err++;
 8009f7c:	7afb      	ldrb	r3, [r7, #11]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	72fb      	strb	r3, [r7, #11]
          break;
 8009f82:	e007      	b.n	8009f94 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009f84:	6839      	ldr	r1, [r7, #0]
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fa41 	bl	800a40e <USBD_CtlError>
          err++;
 8009f8c:	7afb      	ldrb	r3, [r7, #11]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009f92:	bf00      	nop
      }
      break;
 8009f94:	e037      	b.n	800a006 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	7c1b      	ldrb	r3, [r3, #16]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d109      	bne.n	8009fb2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fa6:	f107 0208 	add.w	r2, r7, #8
 8009faa:	4610      	mov	r0, r2
 8009fac:	4798      	blx	r3
 8009fae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fb0:	e029      	b.n	800a006 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fb2:	6839      	ldr	r1, [r7, #0]
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 fa2a 	bl	800a40e <USBD_CtlError>
        err++;
 8009fba:	7afb      	ldrb	r3, [r7, #11]
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	72fb      	strb	r3, [r7, #11]
      break;
 8009fc0:	e021      	b.n	800a006 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	7c1b      	ldrb	r3, [r3, #16]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10d      	bne.n	8009fe6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd2:	f107 0208 	add.w	r2, r7, #8
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	4798      	blx	r3
 8009fda:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	2207      	movs	r2, #7
 8009fe2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fe4:	e00f      	b.n	800a006 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fe6:	6839      	ldr	r1, [r7, #0]
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 fa10 	bl	800a40e <USBD_CtlError>
        err++;
 8009fee:	7afb      	ldrb	r3, [r7, #11]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ff4:	e007      	b.n	800a006 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 fa08 	bl	800a40e <USBD_CtlError>
      err++;
 8009ffe:	7afb      	ldrb	r3, [r7, #11]
 800a000:	3301      	adds	r3, #1
 800a002:	72fb      	strb	r3, [r7, #11]
      break;
 800a004:	bf00      	nop
  }

  if (err != 0U)
 800a006:	7afb      	ldrb	r3, [r7, #11]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d11e      	bne.n	800a04a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	88db      	ldrh	r3, [r3, #6]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d016      	beq.n	800a042 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a014:	893b      	ldrh	r3, [r7, #8]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00e      	beq.n	800a038 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	88da      	ldrh	r2, [r3, #6]
 800a01e:	893b      	ldrh	r3, [r7, #8]
 800a020:	4293      	cmp	r3, r2
 800a022:	bf28      	it	cs
 800a024:	4613      	movcs	r3, r2
 800a026:	b29b      	uxth	r3, r3
 800a028:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a02a:	893b      	ldrh	r3, [r7, #8]
 800a02c:	461a      	mov	r2, r3
 800a02e:	68f9      	ldr	r1, [r7, #12]
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 fa5d 	bl	800a4f0 <USBD_CtlSendData>
 800a036:	e009      	b.n	800a04c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 f9e7 	bl	800a40e <USBD_CtlError>
 800a040:	e004      	b.n	800a04c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 faae 	bl	800a5a4 <USBD_CtlSendStatus>
 800a048:	e000      	b.n	800a04c <USBD_GetDescriptor+0x2cc>
    return;
 800a04a:	bf00      	nop
  }
}
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop

0800a054 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b084      	sub	sp, #16
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	889b      	ldrh	r3, [r3, #4]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d131      	bne.n	800a0ca <USBD_SetAddress+0x76>
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	88db      	ldrh	r3, [r3, #6]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d12d      	bne.n	800a0ca <USBD_SetAddress+0x76>
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	885b      	ldrh	r3, [r3, #2]
 800a072:	2b7f      	cmp	r3, #127	; 0x7f
 800a074:	d829      	bhi.n	800a0ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	885b      	ldrh	r3, [r3, #2]
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a080:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	2b03      	cmp	r3, #3
 800a08c:	d104      	bne.n	800a098 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a08e:	6839      	ldr	r1, [r7, #0]
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f9bc 	bl	800a40e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a096:	e01d      	b.n	800a0d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	7bfa      	ldrb	r2, [r7, #15]
 800a09c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a0a0:	7bfb      	ldrb	r3, [r7, #15]
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 ff17 	bl	800aed8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 fa7a 	bl	800a5a4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a0b0:	7bfb      	ldrb	r3, [r7, #15]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d004      	beq.n	800a0c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0be:	e009      	b.n	800a0d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c8:	e004      	b.n	800a0d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a0ca:	6839      	ldr	r1, [r7, #0]
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f000 f99e 	bl	800a40e <USBD_CtlError>
  }
}
 800a0d2:	bf00      	nop
 800a0d4:	bf00      	nop
 800a0d6:	3710      	adds	r7, #16
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	885b      	ldrh	r3, [r3, #2]
 800a0ee:	b2da      	uxtb	r2, r3
 800a0f0:	4b4e      	ldr	r3, [pc, #312]	; (800a22c <USBD_SetConfig+0x150>)
 800a0f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a0f4:	4b4d      	ldr	r3, [pc, #308]	; (800a22c <USBD_SetConfig+0x150>)
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d905      	bls.n	800a108 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a0fc:	6839      	ldr	r1, [r7, #0]
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f985 	bl	800a40e <USBD_CtlError>
    return USBD_FAIL;
 800a104:	2303      	movs	r3, #3
 800a106:	e08c      	b.n	800a222 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	2b02      	cmp	r3, #2
 800a112:	d002      	beq.n	800a11a <USBD_SetConfig+0x3e>
 800a114:	2b03      	cmp	r3, #3
 800a116:	d029      	beq.n	800a16c <USBD_SetConfig+0x90>
 800a118:	e075      	b.n	800a206 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a11a:	4b44      	ldr	r3, [pc, #272]	; (800a22c <USBD_SetConfig+0x150>)
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d020      	beq.n	800a164 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a122:	4b42      	ldr	r3, [pc, #264]	; (800a22c <USBD_SetConfig+0x150>)
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	461a      	mov	r2, r3
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a12c:	4b3f      	ldr	r3, [pc, #252]	; (800a22c <USBD_SetConfig+0x150>)
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	4619      	mov	r1, r3
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7fe ffe7 	bl	8009106 <USBD_SetClassConfig>
 800a138:	4603      	mov	r3, r0
 800a13a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a13c:	7bfb      	ldrb	r3, [r7, #15]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d008      	beq.n	800a154 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a142:	6839      	ldr	r1, [r7, #0]
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 f962 	bl	800a40e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2202      	movs	r2, #2
 800a14e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a152:	e065      	b.n	800a220 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 fa25 	bl	800a5a4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2203      	movs	r2, #3
 800a15e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a162:	e05d      	b.n	800a220 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fa1d 	bl	800a5a4 <USBD_CtlSendStatus>
      break;
 800a16a:	e059      	b.n	800a220 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a16c:	4b2f      	ldr	r3, [pc, #188]	; (800a22c <USBD_SetConfig+0x150>)
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d112      	bne.n	800a19a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2202      	movs	r2, #2
 800a178:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a17c:	4b2b      	ldr	r3, [pc, #172]	; (800a22c <USBD_SetConfig+0x150>)
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	461a      	mov	r2, r3
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a186:	4b29      	ldr	r3, [pc, #164]	; (800a22c <USBD_SetConfig+0x150>)
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	4619      	mov	r1, r3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f7fe ffd6 	bl	800913e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fa06 	bl	800a5a4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a198:	e042      	b.n	800a220 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a19a:	4b24      	ldr	r3, [pc, #144]	; (800a22c <USBD_SetConfig+0x150>)
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d02a      	beq.n	800a1fe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f7fe ffc4 	bl	800913e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a1b6:	4b1d      	ldr	r3, [pc, #116]	; (800a22c <USBD_SetConfig+0x150>)
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1c0:	4b1a      	ldr	r3, [pc, #104]	; (800a22c <USBD_SetConfig+0x150>)
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f7fe ff9d 	bl	8009106 <USBD_SetClassConfig>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a1d0:	7bfb      	ldrb	r3, [r7, #15]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00f      	beq.n	800a1f6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a1d6:	6839      	ldr	r1, [r7, #0]
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 f918 	bl	800a40e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f7fe ffa9 	bl	800913e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2202      	movs	r2, #2
 800a1f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1f4:	e014      	b.n	800a220 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 f9d4 	bl	800a5a4 <USBD_CtlSendStatus>
      break;
 800a1fc:	e010      	b.n	800a220 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 f9d0 	bl	800a5a4 <USBD_CtlSendStatus>
      break;
 800a204:	e00c      	b.n	800a220 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a206:	6839      	ldr	r1, [r7, #0]
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 f900 	bl	800a40e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a20e:	4b07      	ldr	r3, [pc, #28]	; (800a22c <USBD_SetConfig+0x150>)
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	4619      	mov	r1, r3
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f7fe ff92 	bl	800913e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a21a:	2303      	movs	r3, #3
 800a21c:	73fb      	strb	r3, [r7, #15]
      break;
 800a21e:	bf00      	nop
  }

  return ret;
 800a220:	7bfb      	ldrb	r3, [r7, #15]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	20001500 	.word	0x20001500

0800a230 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	88db      	ldrh	r3, [r3, #6]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d004      	beq.n	800a24c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a242:	6839      	ldr	r1, [r7, #0]
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 f8e2 	bl	800a40e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a24a:	e023      	b.n	800a294 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a252:	b2db      	uxtb	r3, r3
 800a254:	2b02      	cmp	r3, #2
 800a256:	dc02      	bgt.n	800a25e <USBD_GetConfig+0x2e>
 800a258:	2b00      	cmp	r3, #0
 800a25a:	dc03      	bgt.n	800a264 <USBD_GetConfig+0x34>
 800a25c:	e015      	b.n	800a28a <USBD_GetConfig+0x5a>
 800a25e:	2b03      	cmp	r3, #3
 800a260:	d00b      	beq.n	800a27a <USBD_GetConfig+0x4a>
 800a262:	e012      	b.n	800a28a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	3308      	adds	r3, #8
 800a26e:	2201      	movs	r2, #1
 800a270:	4619      	mov	r1, r3
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 f93c 	bl	800a4f0 <USBD_CtlSendData>
        break;
 800a278:	e00c      	b.n	800a294 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	3304      	adds	r3, #4
 800a27e:	2201      	movs	r2, #1
 800a280:	4619      	mov	r1, r3
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 f934 	bl	800a4f0 <USBD_CtlSendData>
        break;
 800a288:	e004      	b.n	800a294 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a28a:	6839      	ldr	r1, [r7, #0]
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 f8be 	bl	800a40e <USBD_CtlError>
        break;
 800a292:	bf00      	nop
}
 800a294:	bf00      	nop
 800a296:	3708      	adds	r7, #8
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	3b01      	subs	r3, #1
 800a2b0:	2b02      	cmp	r3, #2
 800a2b2:	d81e      	bhi.n	800a2f2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	88db      	ldrh	r3, [r3, #6]
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d004      	beq.n	800a2c6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f8a5 	bl	800a40e <USBD_CtlError>
        break;
 800a2c4:	e01a      	b.n	800a2fc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d005      	beq.n	800a2e2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	68db      	ldr	r3, [r3, #12]
 800a2da:	f043 0202 	orr.w	r2, r3, #2
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	330c      	adds	r3, #12
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f900 	bl	800a4f0 <USBD_CtlSendData>
      break;
 800a2f0:	e004      	b.n	800a2fc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a2f2:	6839      	ldr	r1, [r7, #0]
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f88a 	bl	800a40e <USBD_CtlError>
      break;
 800a2fa:	bf00      	nop
  }
}
 800a2fc:	bf00      	nop
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	885b      	ldrh	r3, [r3, #2]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d107      	bne.n	800a326 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2201      	movs	r2, #1
 800a31a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f940 	bl	800a5a4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a324:	e013      	b.n	800a34e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	885b      	ldrh	r3, [r3, #2]
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	d10b      	bne.n	800a346 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	889b      	ldrh	r3, [r3, #4]
 800a332:	0a1b      	lsrs	r3, r3, #8
 800a334:	b29b      	uxth	r3, r3
 800a336:	b2da      	uxtb	r2, r3
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f930 	bl	800a5a4 <USBD_CtlSendStatus>
}
 800a344:	e003      	b.n	800a34e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a346:	6839      	ldr	r1, [r7, #0]
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 f860 	bl	800a40e <USBD_CtlError>
}
 800a34e:	bf00      	nop
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b082      	sub	sp, #8
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
 800a35e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a366:	b2db      	uxtb	r3, r3
 800a368:	3b01      	subs	r3, #1
 800a36a:	2b02      	cmp	r3, #2
 800a36c:	d80b      	bhi.n	800a386 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	885b      	ldrh	r3, [r3, #2]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d10c      	bne.n	800a390 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 f910 	bl	800a5a4 <USBD_CtlSendStatus>
      }
      break;
 800a384:	e004      	b.n	800a390 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a386:	6839      	ldr	r1, [r7, #0]
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 f840 	bl	800a40e <USBD_CtlError>
      break;
 800a38e:	e000      	b.n	800a392 <USBD_ClrFeature+0x3c>
      break;
 800a390:	bf00      	nop
  }
}
 800a392:	bf00      	nop
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b084      	sub	sp, #16
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
 800a3a2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	781a      	ldrb	r2, [r3, #0]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	781a      	ldrb	r2, [r3, #0]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a3c4:	68f8      	ldr	r0, [r7, #12]
 800a3c6:	f7ff fa41 	bl	800984c <SWAPBYTE>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	3301      	adds	r3, #1
 800a3d6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a3de:	68f8      	ldr	r0, [r7, #12]
 800a3e0:	f7ff fa34 	bl	800984c <SWAPBYTE>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f7ff fa27 	bl	800984c <SWAPBYTE>
 800a3fe:	4603      	mov	r3, r0
 800a400:	461a      	mov	r2, r3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	80da      	strh	r2, [r3, #6]
}
 800a406:	bf00      	nop
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b082      	sub	sp, #8
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
 800a416:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a418:	2180      	movs	r1, #128	; 0x80
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 fcf2 	bl	800ae04 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a420:	2100      	movs	r1, #0
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 fcee 	bl	800ae04 <USBD_LL_StallEP>
}
 800a428:	bf00      	nop
 800a42a:	3708      	adds	r7, #8
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b086      	sub	sp, #24
 800a434:	af00      	add	r7, sp, #0
 800a436:	60f8      	str	r0, [r7, #12]
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a43c:	2300      	movs	r3, #0
 800a43e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d036      	beq.n	800a4b4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a44a:	6938      	ldr	r0, [r7, #16]
 800a44c:	f000 f836 	bl	800a4bc <USBD_GetLen>
 800a450:	4603      	mov	r3, r0
 800a452:	3301      	adds	r3, #1
 800a454:	b29b      	uxth	r3, r3
 800a456:	005b      	lsls	r3, r3, #1
 800a458:	b29a      	uxth	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a45e:	7dfb      	ldrb	r3, [r7, #23]
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	4413      	add	r3, r2
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	7812      	ldrb	r2, [r2, #0]
 800a468:	701a      	strb	r2, [r3, #0]
  idx++;
 800a46a:	7dfb      	ldrb	r3, [r7, #23]
 800a46c:	3301      	adds	r3, #1
 800a46e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a470:	7dfb      	ldrb	r3, [r7, #23]
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	4413      	add	r3, r2
 800a476:	2203      	movs	r2, #3
 800a478:	701a      	strb	r2, [r3, #0]
  idx++;
 800a47a:	7dfb      	ldrb	r3, [r7, #23]
 800a47c:	3301      	adds	r3, #1
 800a47e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a480:	e013      	b.n	800a4aa <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a482:	7dfb      	ldrb	r3, [r7, #23]
 800a484:	68ba      	ldr	r2, [r7, #8]
 800a486:	4413      	add	r3, r2
 800a488:	693a      	ldr	r2, [r7, #16]
 800a48a:	7812      	ldrb	r2, [r2, #0]
 800a48c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	3301      	adds	r3, #1
 800a492:	613b      	str	r3, [r7, #16]
    idx++;
 800a494:	7dfb      	ldrb	r3, [r7, #23]
 800a496:	3301      	adds	r3, #1
 800a498:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a49a:	7dfb      	ldrb	r3, [r7, #23]
 800a49c:	68ba      	ldr	r2, [r7, #8]
 800a49e:	4413      	add	r3, r2
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	701a      	strb	r2, [r3, #0]
    idx++;
 800a4a4:	7dfb      	ldrb	r3, [r7, #23]
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	781b      	ldrb	r3, [r3, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d1e7      	bne.n	800a482 <USBD_GetString+0x52>
 800a4b2:	e000      	b.n	800a4b6 <USBD_GetString+0x86>
    return;
 800a4b4:	bf00      	nop
  }
}
 800a4b6:	3718      	adds	r7, #24
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b085      	sub	sp, #20
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a4cc:	e005      	b.n	800a4da <USBD_GetLen+0x1e>
  {
    len++;
 800a4ce:	7bfb      	ldrb	r3, [r7, #15]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1f5      	bne.n	800a4ce <USBD_GetLen+0x12>
  }

  return len;
 800a4e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3714      	adds	r7, #20
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ee:	4770      	bx	lr

0800a4f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b084      	sub	sp, #16
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2202      	movs	r2, #2
 800a500:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	68ba      	ldr	r2, [r7, #8]
 800a514:	2100      	movs	r1, #0
 800a516:	68f8      	ldr	r0, [r7, #12]
 800a518:	f000 fcfd 	bl	800af16 <USBD_LL_Transmit>

  return USBD_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3710      	adds	r7, #16
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	60f8      	str	r0, [r7, #12]
 800a52e:	60b9      	str	r1, [r7, #8]
 800a530:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	68ba      	ldr	r2, [r7, #8]
 800a536:	2100      	movs	r1, #0
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f000 fcec 	bl	800af16 <USBD_LL_Transmit>

  return USBD_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	60b9      	str	r1, [r7, #8]
 800a552:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2203      	movs	r2, #3
 800a558:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	68ba      	ldr	r2, [r7, #8]
 800a570:	2100      	movs	r1, #0
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f000 fcf0 	bl	800af58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b084      	sub	sp, #16
 800a586:	af00      	add	r7, sp, #0
 800a588:	60f8      	str	r0, [r7, #12]
 800a58a:	60b9      	str	r1, [r7, #8]
 800a58c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	68ba      	ldr	r2, [r7, #8]
 800a592:	2100      	movs	r1, #0
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 fcdf 	bl	800af58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3710      	adds	r7, #16
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2204      	movs	r2, #4
 800a5b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	2100      	movs	r1, #0
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fcab 	bl	800af16 <USBD_LL_Transmit>

  return USBD_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3708      	adds	r7, #8
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}

0800a5ca <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b082      	sub	sp, #8
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2205      	movs	r2, #5
 800a5d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5da:	2300      	movs	r3, #0
 800a5dc:	2200      	movs	r2, #0
 800a5de:	2100      	movs	r1, #0
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fcb9 	bl	800af58 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3708      	adds	r7, #8
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800a5f4:	4b10      	ldr	r3, [pc, #64]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800a5fa:	4b0f      	ldr	r3, [pc, #60]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800a600:	4b0d      	ldr	r3, [pc, #52]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a602:	4a0e      	ldr	r2, [pc, #56]	; (800a63c <MX_PDM2PCM_Init+0x4c>)
 800a604:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 800a606:	4b0c      	ldr	r3, [pc, #48]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a608:	2202      	movs	r2, #2
 800a60a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 800a60c:	4b0a      	ldr	r3, [pc, #40]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a60e:	2202      	movs	r2, #2
 800a610:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800a612:	4809      	ldr	r0, [pc, #36]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a614:	f002 fa68 	bl	800cae8 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800a618:	4b09      	ldr	r3, [pc, #36]	; (800a640 <MX_PDM2PCM_Init+0x50>)
 800a61a:	2202      	movs	r2, #2
 800a61c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800a61e:	4b08      	ldr	r3, [pc, #32]	; (800a640 <MX_PDM2PCM_Init+0x50>)
 800a620:	2210      	movs	r2, #16
 800a622:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 800a624:	4b06      	ldr	r3, [pc, #24]	; (800a640 <MX_PDM2PCM_Init+0x50>)
 800a626:	2200      	movs	r2, #0
 800a628:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800a62a:	4905      	ldr	r1, [pc, #20]	; (800a640 <MX_PDM2PCM_Init+0x50>)
 800a62c:	4802      	ldr	r0, [pc, #8]	; (800a638 <MX_PDM2PCM_Init+0x48>)
 800a62e:	f002 fae5 	bl	800cbfc <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800a632:	bf00      	nop
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	20001504 	.word	0x20001504
 800a63c:	7d70a3d6 	.word	0x7d70a3d6
 800a640:	20001550 	.word	0x20001550

0800a644 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a648:	2200      	movs	r2, #0
 800a64a:	4912      	ldr	r1, [pc, #72]	; (800a694 <MX_USB_DEVICE_Init+0x50>)
 800a64c:	4812      	ldr	r0, [pc, #72]	; (800a698 <MX_USB_DEVICE_Init+0x54>)
 800a64e:	f7fe fcdd 	bl	800900c <USBD_Init>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d001      	beq.n	800a65c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a658:	f7f6 fa94 	bl	8000b84 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a65c:	490f      	ldr	r1, [pc, #60]	; (800a69c <MX_USB_DEVICE_Init+0x58>)
 800a65e:	480e      	ldr	r0, [pc, #56]	; (800a698 <MX_USB_DEVICE_Init+0x54>)
 800a660:	f7fe fd04 	bl	800906c <USBD_RegisterClass>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a66a:	f7f6 fa8b 	bl	8000b84 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a66e:	490c      	ldr	r1, [pc, #48]	; (800a6a0 <MX_USB_DEVICE_Init+0x5c>)
 800a670:	4809      	ldr	r0, [pc, #36]	; (800a698 <MX_USB_DEVICE_Init+0x54>)
 800a672:	f7fe fc3b 	bl	8008eec <USBD_CDC_RegisterInterface>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d001      	beq.n	800a680 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a67c:	f7f6 fa82 	bl	8000b84 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a680:	4805      	ldr	r0, [pc, #20]	; (800a698 <MX_USB_DEVICE_Init+0x54>)
 800a682:	f7fe fd29 	bl	80090d8 <USBD_Start>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a68c:	f7f6 fa7a 	bl	8000b84 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a690:	bf00      	nop
 800a692:	bd80      	pop	{r7, pc}
 800a694:	2000054c 	.word	0x2000054c
 800a698:	20001558 	.word	0x20001558
 800a69c:	200004b8 	.word	0x200004b8
 800a6a0:	20000538 	.word	0x20000538

0800a6a4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	4905      	ldr	r1, [pc, #20]	; (800a6c0 <CDC_Init_FS+0x1c>)
 800a6ac:	4805      	ldr	r0, [pc, #20]	; (800a6c4 <CDC_Init_FS+0x20>)
 800a6ae:	f7fe fc37 	bl	8008f20 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a6b2:	4905      	ldr	r1, [pc, #20]	; (800a6c8 <CDC_Init_FS+0x24>)
 800a6b4:	4803      	ldr	r0, [pc, #12]	; (800a6c4 <CDC_Init_FS+0x20>)
 800a6b6:	f7fe fc55 	bl	8008f64 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a6ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	20002034 	.word	0x20002034
 800a6c4:	20001558 	.word	0x20001558
 800a6c8:	20001834 	.word	0x20001834

0800a6cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a6d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	6039      	str	r1, [r7, #0]
 800a6e6:	71fb      	strb	r3, [r7, #7]
 800a6e8:	4613      	mov	r3, r2
 800a6ea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a6ec:	79fb      	ldrb	r3, [r7, #7]
 800a6ee:	2b23      	cmp	r3, #35	; 0x23
 800a6f0:	d84a      	bhi.n	800a788 <CDC_Control_FS+0xac>
 800a6f2:	a201      	add	r2, pc, #4	; (adr r2, 800a6f8 <CDC_Control_FS+0x1c>)
 800a6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6f8:	0800a789 	.word	0x0800a789
 800a6fc:	0800a789 	.word	0x0800a789
 800a700:	0800a789 	.word	0x0800a789
 800a704:	0800a789 	.word	0x0800a789
 800a708:	0800a789 	.word	0x0800a789
 800a70c:	0800a789 	.word	0x0800a789
 800a710:	0800a789 	.word	0x0800a789
 800a714:	0800a789 	.word	0x0800a789
 800a718:	0800a789 	.word	0x0800a789
 800a71c:	0800a789 	.word	0x0800a789
 800a720:	0800a789 	.word	0x0800a789
 800a724:	0800a789 	.word	0x0800a789
 800a728:	0800a789 	.word	0x0800a789
 800a72c:	0800a789 	.word	0x0800a789
 800a730:	0800a789 	.word	0x0800a789
 800a734:	0800a789 	.word	0x0800a789
 800a738:	0800a789 	.word	0x0800a789
 800a73c:	0800a789 	.word	0x0800a789
 800a740:	0800a789 	.word	0x0800a789
 800a744:	0800a789 	.word	0x0800a789
 800a748:	0800a789 	.word	0x0800a789
 800a74c:	0800a789 	.word	0x0800a789
 800a750:	0800a789 	.word	0x0800a789
 800a754:	0800a789 	.word	0x0800a789
 800a758:	0800a789 	.word	0x0800a789
 800a75c:	0800a789 	.word	0x0800a789
 800a760:	0800a789 	.word	0x0800a789
 800a764:	0800a789 	.word	0x0800a789
 800a768:	0800a789 	.word	0x0800a789
 800a76c:	0800a789 	.word	0x0800a789
 800a770:	0800a789 	.word	0x0800a789
 800a774:	0800a789 	.word	0x0800a789
 800a778:	0800a789 	.word	0x0800a789
 800a77c:	0800a789 	.word	0x0800a789
 800a780:	0800a789 	.word	0x0800a789
 800a784:	0800a789 	.word	0x0800a789
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a788:	bf00      	nop
  }

  return (USBD_OK);
 800a78a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a7a2:	6879      	ldr	r1, [r7, #4]
 800a7a4:	4805      	ldr	r0, [pc, #20]	; (800a7bc <CDC_Receive_FS+0x24>)
 800a7a6:	f7fe fbdd 	bl	8008f64 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a7aa:	4804      	ldr	r0, [pc, #16]	; (800a7bc <CDC_Receive_FS+0x24>)
 800a7ac:	f7fe fbf8 	bl	8008fa0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a7b0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	20001558 	.word	0x20001558

0800a7c0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b087      	sub	sp, #28
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	60b9      	str	r1, [r7, #8]
 800a7ca:	4613      	mov	r3, r2
 800a7cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a7d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	371c      	adds	r7, #28
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
	...

0800a7e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	6039      	str	r1, [r7, #0]
 800a7ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	2212      	movs	r2, #18
 800a7f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a7f6:	4b03      	ldr	r3, [pc, #12]	; (800a804 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	370c      	adds	r7, #12
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr
 800a804:	20000568 	.word	0x20000568

0800a808 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	4603      	mov	r3, r0
 800a810:	6039      	str	r1, [r7, #0]
 800a812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	2204      	movs	r2, #4
 800a818:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a81a:	4b03      	ldr	r3, [pc, #12]	; (800a828 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	370c      	adds	r7, #12
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr
 800a828:	2000057c 	.word	0x2000057c

0800a82c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	6039      	str	r1, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d105      	bne.n	800a84a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a83e:	683a      	ldr	r2, [r7, #0]
 800a840:	4907      	ldr	r1, [pc, #28]	; (800a860 <USBD_FS_ProductStrDescriptor+0x34>)
 800a842:	4808      	ldr	r0, [pc, #32]	; (800a864 <USBD_FS_ProductStrDescriptor+0x38>)
 800a844:	f7ff fdf4 	bl	800a430 <USBD_GetString>
 800a848:	e004      	b.n	800a854 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a84a:	683a      	ldr	r2, [r7, #0]
 800a84c:	4904      	ldr	r1, [pc, #16]	; (800a860 <USBD_FS_ProductStrDescriptor+0x34>)
 800a84e:	4805      	ldr	r0, [pc, #20]	; (800a864 <USBD_FS_ProductStrDescriptor+0x38>)
 800a850:	f7ff fdee 	bl	800a430 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a854:	4b02      	ldr	r3, [pc, #8]	; (800a860 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a856:	4618      	mov	r0, r3
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	bf00      	nop
 800a860:	20002834 	.word	0x20002834
 800a864:	0800d6a4 	.word	0x0800d6a4

0800a868 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	4603      	mov	r3, r0
 800a870:	6039      	str	r1, [r7, #0]
 800a872:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a874:	683a      	ldr	r2, [r7, #0]
 800a876:	4904      	ldr	r1, [pc, #16]	; (800a888 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a878:	4804      	ldr	r0, [pc, #16]	; (800a88c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a87a:	f7ff fdd9 	bl	800a430 <USBD_GetString>
  return USBD_StrDesc;
 800a87e:	4b02      	ldr	r3, [pc, #8]	; (800a888 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}
 800a888:	20002834 	.word	0x20002834
 800a88c:	0800d6bc 	.word	0x0800d6bc

0800a890 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
 800a896:	4603      	mov	r3, r0
 800a898:	6039      	str	r1, [r7, #0]
 800a89a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	221a      	movs	r2, #26
 800a8a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a8a2:	f000 f843 	bl	800a92c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a8a6:	4b02      	ldr	r3, [pc, #8]	; (800a8b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	20000580 	.word	0x20000580

0800a8b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	6039      	str	r1, [r7, #0]
 800a8be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a8c0:	79fb      	ldrb	r3, [r7, #7]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d105      	bne.n	800a8d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	4907      	ldr	r1, [pc, #28]	; (800a8e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a8ca:	4808      	ldr	r0, [pc, #32]	; (800a8ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800a8cc:	f7ff fdb0 	bl	800a430 <USBD_GetString>
 800a8d0:	e004      	b.n	800a8dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a8d2:	683a      	ldr	r2, [r7, #0]
 800a8d4:	4904      	ldr	r1, [pc, #16]	; (800a8e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a8d6:	4805      	ldr	r0, [pc, #20]	; (800a8ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800a8d8:	f7ff fdaa 	bl	800a430 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8dc:	4b02      	ldr	r3, [pc, #8]	; (800a8e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	20002834 	.word	0x20002834
 800a8ec:	0800d6d0 	.word	0x0800d6d0

0800a8f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b082      	sub	sp, #8
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	6039      	str	r1, [r7, #0]
 800a8fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a8fc:	79fb      	ldrb	r3, [r7, #7]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d105      	bne.n	800a90e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a902:	683a      	ldr	r2, [r7, #0]
 800a904:	4907      	ldr	r1, [pc, #28]	; (800a924 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a906:	4808      	ldr	r0, [pc, #32]	; (800a928 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a908:	f7ff fd92 	bl	800a430 <USBD_GetString>
 800a90c:	e004      	b.n	800a918 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	4904      	ldr	r1, [pc, #16]	; (800a924 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a912:	4805      	ldr	r0, [pc, #20]	; (800a928 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a914:	f7ff fd8c 	bl	800a430 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a918:	4b02      	ldr	r3, [pc, #8]	; (800a924 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	20002834 	.word	0x20002834
 800a928:	0800d6dc 	.word	0x0800d6dc

0800a92c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a932:	4b0f      	ldr	r3, [pc, #60]	; (800a970 <Get_SerialNum+0x44>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a938:	4b0e      	ldr	r3, [pc, #56]	; (800a974 <Get_SerialNum+0x48>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a93e:	4b0e      	ldr	r3, [pc, #56]	; (800a978 <Get_SerialNum+0x4c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a944:	68fa      	ldr	r2, [r7, #12]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	4413      	add	r3, r2
 800a94a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d009      	beq.n	800a966 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a952:	2208      	movs	r2, #8
 800a954:	4909      	ldr	r1, [pc, #36]	; (800a97c <Get_SerialNum+0x50>)
 800a956:	68f8      	ldr	r0, [r7, #12]
 800a958:	f000 f814 	bl	800a984 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a95c:	2204      	movs	r2, #4
 800a95e:	4908      	ldr	r1, [pc, #32]	; (800a980 <Get_SerialNum+0x54>)
 800a960:	68b8      	ldr	r0, [r7, #8]
 800a962:	f000 f80f 	bl	800a984 <IntToUnicode>
  }
}
 800a966:	bf00      	nop
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
 800a96e:	bf00      	nop
 800a970:	1fff7a10 	.word	0x1fff7a10
 800a974:	1fff7a14 	.word	0x1fff7a14
 800a978:	1fff7a18 	.word	0x1fff7a18
 800a97c:	20000582 	.word	0x20000582
 800a980:	20000592 	.word	0x20000592

0800a984 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a984:	b480      	push	{r7}
 800a986:	b087      	sub	sp, #28
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	4613      	mov	r3, r2
 800a990:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a996:	2300      	movs	r3, #0
 800a998:	75fb      	strb	r3, [r7, #23]
 800a99a:	e027      	b.n	800a9ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	0f1b      	lsrs	r3, r3, #28
 800a9a0:	2b09      	cmp	r3, #9
 800a9a2:	d80b      	bhi.n	800a9bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	0f1b      	lsrs	r3, r3, #28
 800a9a8:	b2da      	uxtb	r2, r3
 800a9aa:	7dfb      	ldrb	r3, [r7, #23]
 800a9ac:	005b      	lsls	r3, r3, #1
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	440b      	add	r3, r1
 800a9b4:	3230      	adds	r2, #48	; 0x30
 800a9b6:	b2d2      	uxtb	r2, r2
 800a9b8:	701a      	strb	r2, [r3, #0]
 800a9ba:	e00a      	b.n	800a9d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	0f1b      	lsrs	r3, r3, #28
 800a9c0:	b2da      	uxtb	r2, r3
 800a9c2:	7dfb      	ldrb	r3, [r7, #23]
 800a9c4:	005b      	lsls	r3, r3, #1
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	440b      	add	r3, r1
 800a9cc:	3237      	adds	r2, #55	; 0x37
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	011b      	lsls	r3, r3, #4
 800a9d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a9d8:	7dfb      	ldrb	r3, [r7, #23]
 800a9da:	005b      	lsls	r3, r3, #1
 800a9dc:	3301      	adds	r3, #1
 800a9de:	68ba      	ldr	r2, [r7, #8]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a9e6:	7dfb      	ldrb	r3, [r7, #23]
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	75fb      	strb	r3, [r7, #23]
 800a9ec:	7dfa      	ldrb	r2, [r7, #23]
 800a9ee:	79fb      	ldrb	r3, [r7, #7]
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d3d3      	bcc.n	800a99c <IntToUnicode+0x18>
  }
}
 800a9f4:	bf00      	nop
 800a9f6:	bf00      	nop
 800a9f8:	371c      	adds	r7, #28
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
	...

0800aa04 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08a      	sub	sp, #40	; 0x28
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa0c:	f107 0314 	add.w	r3, r7, #20
 800aa10:	2200      	movs	r2, #0
 800aa12:	601a      	str	r2, [r3, #0]
 800aa14:	605a      	str	r2, [r3, #4]
 800aa16:	609a      	str	r2, [r3, #8]
 800aa18:	60da      	str	r2, [r3, #12]
 800aa1a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aa24:	d147      	bne.n	800aab6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa26:	2300      	movs	r3, #0
 800aa28:	613b      	str	r3, [r7, #16]
 800aa2a:	4b25      	ldr	r3, [pc, #148]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa2e:	4a24      	ldr	r2, [pc, #144]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa30:	f043 0301 	orr.w	r3, r3, #1
 800aa34:	6313      	str	r3, [r2, #48]	; 0x30
 800aa36:	4b22      	ldr	r3, [pc, #136]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa3a:	f003 0301 	and.w	r3, r3, #1
 800aa3e:	613b      	str	r3, [r7, #16]
 800aa40:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800aa42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800aa50:	f107 0314 	add.w	r3, r7, #20
 800aa54:	4619      	mov	r1, r3
 800aa56:	481b      	ldr	r0, [pc, #108]	; (800aac4 <HAL_PCD_MspInit+0xc0>)
 800aa58:	f7f8 f8ae 	bl	8002bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800aa5c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800aa60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa62:	2302      	movs	r3, #2
 800aa64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa66:	2300      	movs	r3, #0
 800aa68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aa6e:	230a      	movs	r3, #10
 800aa70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa72:	f107 0314 	add.w	r3, r7, #20
 800aa76:	4619      	mov	r1, r3
 800aa78:	4812      	ldr	r0, [pc, #72]	; (800aac4 <HAL_PCD_MspInit+0xc0>)
 800aa7a:	f7f8 f89d 	bl	8002bb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aa7e:	4b10      	ldr	r3, [pc, #64]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa82:	4a0f      	ldr	r2, [pc, #60]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa88:	6353      	str	r3, [r2, #52]	; 0x34
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	60fb      	str	r3, [r7, #12]
 800aa8e:	4b0c      	ldr	r3, [pc, #48]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa92:	4a0b      	ldr	r2, [pc, #44]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa98:	6453      	str	r3, [r2, #68]	; 0x44
 800aa9a:	4b09      	ldr	r3, [pc, #36]	; (800aac0 <HAL_PCD_MspInit+0xbc>)
 800aa9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aaa2:	60fb      	str	r3, [r7, #12]
 800aaa4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	2100      	movs	r1, #0
 800aaaa:	2043      	movs	r0, #67	; 0x43
 800aaac:	f7f7 fc63 	bl	8002376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aab0:	2043      	movs	r0, #67	; 0x43
 800aab2:	f7f7 fc7c 	bl	80023ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aab6:	bf00      	nop
 800aab8:	3728      	adds	r7, #40	; 0x28
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	40023800 	.word	0x40023800
 800aac4:	40020000 	.word	0x40020000

0800aac8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800aadc:	4619      	mov	r1, r3
 800aade:	4610      	mov	r0, r2
 800aae0:	f7fe fb47 	bl	8009172 <USBD_LL_SetupStage>
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800aafe:	78fa      	ldrb	r2, [r7, #3]
 800ab00:	6879      	ldr	r1, [r7, #4]
 800ab02:	4613      	mov	r3, r2
 800ab04:	00db      	lsls	r3, r3, #3
 800ab06:	4413      	add	r3, r2
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	440b      	add	r3, r1
 800ab0c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	78fb      	ldrb	r3, [r7, #3]
 800ab14:	4619      	mov	r1, r3
 800ab16:	f7fe fb81 	bl	800921c <USBD_LL_DataOutStage>
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab22:	b580      	push	{r7, lr}
 800ab24:	b082      	sub	sp, #8
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ab34:	78fa      	ldrb	r2, [r7, #3]
 800ab36:	6879      	ldr	r1, [r7, #4]
 800ab38:	4613      	mov	r3, r2
 800ab3a:	00db      	lsls	r3, r3, #3
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	440b      	add	r3, r1
 800ab42:	334c      	adds	r3, #76	; 0x4c
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	78fb      	ldrb	r3, [r7, #3]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	f7fe fc1a 	bl	8009382 <USBD_LL_DataInStage>
}
 800ab4e:	bf00      	nop
 800ab50:	3708      	adds	r7, #8
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b082      	sub	sp, #8
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ab64:	4618      	mov	r0, r3
 800ab66:	f7fe fd4e 	bl	8009606 <USBD_LL_SOF>
}
 800ab6a:	bf00      	nop
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}

0800ab72 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab72:	b580      	push	{r7, lr}
 800ab74:	b084      	sub	sp, #16
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d102      	bne.n	800ab8c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ab86:	2300      	movs	r3, #0
 800ab88:	73fb      	strb	r3, [r7, #15]
 800ab8a:	e008      	b.n	800ab9e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b02      	cmp	r3, #2
 800ab92:	d102      	bne.n	800ab9a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab94:	2301      	movs	r3, #1
 800ab96:	73fb      	strb	r3, [r7, #15]
 800ab98:	e001      	b.n	800ab9e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab9a:	f7f5 fff3 	bl	8000b84 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800aba4:	7bfa      	ldrb	r2, [r7, #15]
 800aba6:	4611      	mov	r1, r2
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7fe fcee 	bl	800958a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7fe fc96 	bl	80094e6 <USBD_LL_Reset>
}
 800abba:	bf00      	nop
 800abbc:	3710      	adds	r7, #16
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
	...

0800abc4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7fe fce9 	bl	80095aa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	6812      	ldr	r2, [r2, #0]
 800abe6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800abea:	f043 0301 	orr.w	r3, r3, #1
 800abee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6a1b      	ldr	r3, [r3, #32]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d005      	beq.n	800ac04 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800abf8:	4b04      	ldr	r3, [pc, #16]	; (800ac0c <HAL_PCD_SuspendCallback+0x48>)
 800abfa:	691b      	ldr	r3, [r3, #16]
 800abfc:	4a03      	ldr	r2, [pc, #12]	; (800ac0c <HAL_PCD_SuspendCallback+0x48>)
 800abfe:	f043 0306 	orr.w	r3, r3, #6
 800ac02:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ac04:	bf00      	nop
 800ac06:	3708      	adds	r7, #8
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	e000ed00 	.word	0xe000ed00

0800ac10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7fe fcd9 	bl	80095d6 <USBD_LL_Resume>
}
 800ac24:	bf00      	nop
 800ac26:	3708      	adds	r7, #8
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	460b      	mov	r3, r1
 800ac36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac3e:	78fa      	ldrb	r2, [r7, #3]
 800ac40:	4611      	mov	r1, r2
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7fe fd31 	bl	80096aa <USBD_LL_IsoOUTIncomplete>
}
 800ac48:	bf00      	nop
 800ac4a:	3708      	adds	r7, #8
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	460b      	mov	r3, r1
 800ac5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac62:	78fa      	ldrb	r2, [r7, #3]
 800ac64:	4611      	mov	r1, r2
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7fe fced 	bl	8009646 <USBD_LL_IsoINIncomplete>
}
 800ac6c:	bf00      	nop
 800ac6e:	3708      	adds	r7, #8
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b082      	sub	sp, #8
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac82:	4618      	mov	r0, r3
 800ac84:	f7fe fd43 	bl	800970e <USBD_LL_DevConnected>
}
 800ac88:	bf00      	nop
 800ac8a:	3708      	adds	r7, #8
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f7fe fd40 	bl	8009724 <USBD_LL_DevDisconnected>
}
 800aca4:	bf00      	nop
 800aca6:	3708      	adds	r7, #8
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d13c      	bne.n	800ad36 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800acbc:	4a20      	ldr	r2, [pc, #128]	; (800ad40 <USBD_LL_Init+0x94>)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a1e      	ldr	r2, [pc, #120]	; (800ad40 <USBD_LL_Init+0x94>)
 800acc8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800accc:	4b1c      	ldr	r3, [pc, #112]	; (800ad40 <USBD_LL_Init+0x94>)
 800acce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800acd2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800acd4:	4b1a      	ldr	r3, [pc, #104]	; (800ad40 <USBD_LL_Init+0x94>)
 800acd6:	2204      	movs	r2, #4
 800acd8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800acda:	4b19      	ldr	r3, [pc, #100]	; (800ad40 <USBD_LL_Init+0x94>)
 800acdc:	2202      	movs	r2, #2
 800acde:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ace0:	4b17      	ldr	r3, [pc, #92]	; (800ad40 <USBD_LL_Init+0x94>)
 800ace2:	2200      	movs	r2, #0
 800ace4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ace6:	4b16      	ldr	r3, [pc, #88]	; (800ad40 <USBD_LL_Init+0x94>)
 800ace8:	2202      	movs	r2, #2
 800acea:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800acec:	4b14      	ldr	r3, [pc, #80]	; (800ad40 <USBD_LL_Init+0x94>)
 800acee:	2200      	movs	r2, #0
 800acf0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800acf2:	4b13      	ldr	r3, [pc, #76]	; (800ad40 <USBD_LL_Init+0x94>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800acf8:	4b11      	ldr	r3, [pc, #68]	; (800ad40 <USBD_LL_Init+0x94>)
 800acfa:	2200      	movs	r2, #0
 800acfc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800acfe:	4b10      	ldr	r3, [pc, #64]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad00:	2201      	movs	r2, #1
 800ad02:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ad04:	4b0e      	ldr	r3, [pc, #56]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad06:	2200      	movs	r2, #0
 800ad08:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ad0a:	480d      	ldr	r0, [pc, #52]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad0c:	f7f9 ffaa 	bl	8004c64 <HAL_PCD_Init>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d001      	beq.n	800ad1a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad16:	f7f5 ff35 	bl	8000b84 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad1a:	2180      	movs	r1, #128	; 0x80
 800ad1c:	4808      	ldr	r0, [pc, #32]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad1e:	f7fb fa02 	bl	8006126 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad22:	2240      	movs	r2, #64	; 0x40
 800ad24:	2100      	movs	r1, #0
 800ad26:	4806      	ldr	r0, [pc, #24]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad28:	f7fb f9b6 	bl	8006098 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ad2c:	2280      	movs	r2, #128	; 0x80
 800ad2e:	2101      	movs	r1, #1
 800ad30:	4803      	ldr	r0, [pc, #12]	; (800ad40 <USBD_LL_Init+0x94>)
 800ad32:	f7fb f9b1 	bl	8006098 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3708      	adds	r7, #8
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	20002a34 	.word	0x20002a34

0800ad44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad50:	2300      	movs	r3, #0
 800ad52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f7fa f89f 	bl	8004e9e <HAL_PCD_Start>
 800ad60:	4603      	mov	r3, r0
 800ad62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad64:	7bfb      	ldrb	r3, [r7, #15]
 800ad66:	4618      	mov	r0, r3
 800ad68:	f000 f942 	bl	800aff0 <USBD_Get_USB_Status>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad70:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3710      	adds	r7, #16
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}

0800ad7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ad7a:	b580      	push	{r7, lr}
 800ad7c:	b084      	sub	sp, #16
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
 800ad82:	4608      	mov	r0, r1
 800ad84:	4611      	mov	r1, r2
 800ad86:	461a      	mov	r2, r3
 800ad88:	4603      	mov	r3, r0
 800ad8a:	70fb      	strb	r3, [r7, #3]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	70bb      	strb	r3, [r7, #2]
 800ad90:	4613      	mov	r3, r2
 800ad92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad94:	2300      	movs	r3, #0
 800ad96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ada2:	78bb      	ldrb	r3, [r7, #2]
 800ada4:	883a      	ldrh	r2, [r7, #0]
 800ada6:	78f9      	ldrb	r1, [r7, #3]
 800ada8:	f7fa fd70 	bl	800588c <HAL_PCD_EP_Open>
 800adac:	4603      	mov	r3, r0
 800adae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adb0:	7bfb      	ldrb	r3, [r7, #15]
 800adb2:	4618      	mov	r0, r3
 800adb4:	f000 f91c 	bl	800aff0 <USBD_Get_USB_Status>
 800adb8:	4603      	mov	r3, r0
 800adba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3710      	adds	r7, #16
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}

0800adc6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adc6:	b580      	push	{r7, lr}
 800adc8:	b084      	sub	sp, #16
 800adca:	af00      	add	r7, sp, #0
 800adcc:	6078      	str	r0, [r7, #4]
 800adce:	460b      	mov	r3, r1
 800add0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800add6:	2300      	movs	r3, #0
 800add8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ade0:	78fa      	ldrb	r2, [r7, #3]
 800ade2:	4611      	mov	r1, r2
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7fa fdb9 	bl	800595c <HAL_PCD_EP_Close>
 800adea:	4603      	mov	r3, r0
 800adec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	4618      	mov	r0, r3
 800adf2:	f000 f8fd 	bl	800aff0 <USBD_Get_USB_Status>
 800adf6:	4603      	mov	r3, r0
 800adf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae10:	2300      	movs	r3, #0
 800ae12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae14:	2300      	movs	r3, #0
 800ae16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ae1e:	78fa      	ldrb	r2, [r7, #3]
 800ae20:	4611      	mov	r1, r2
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7fa fe91 	bl	8005b4a <HAL_PCD_EP_SetStall>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae2c:	7bfb      	ldrb	r3, [r7, #15]
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f000 f8de 	bl	800aff0 <USBD_Get_USB_Status>
 800ae34:	4603      	mov	r3, r0
 800ae36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae38:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3710      	adds	r7, #16
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}

0800ae42 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b084      	sub	sp, #16
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
 800ae4a:	460b      	mov	r3, r1
 800ae4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae52:	2300      	movs	r3, #0
 800ae54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ae5c:	78fa      	ldrb	r2, [r7, #3]
 800ae5e:	4611      	mov	r1, r2
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7fa fed6 	bl	8005c12 <HAL_PCD_EP_ClrStall>
 800ae66:	4603      	mov	r3, r0
 800ae68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae6a:	7bfb      	ldrb	r3, [r7, #15]
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f000 f8bf 	bl	800aff0 <USBD_Get_USB_Status>
 800ae72:	4603      	mov	r3, r0
 800ae74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae76:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3710      	adds	r7, #16
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b085      	sub	sp, #20
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	460b      	mov	r3, r1
 800ae8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ae92:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	da0b      	bge.n	800aeb4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae9c:	78fb      	ldrb	r3, [r7, #3]
 800ae9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aea2:	68f9      	ldr	r1, [r7, #12]
 800aea4:	4613      	mov	r3, r2
 800aea6:	00db      	lsls	r3, r3, #3
 800aea8:	4413      	add	r3, r2
 800aeaa:	009b      	lsls	r3, r3, #2
 800aeac:	440b      	add	r3, r1
 800aeae:	333e      	adds	r3, #62	; 0x3e
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	e00b      	b.n	800aecc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aeb4:	78fb      	ldrb	r3, [r7, #3]
 800aeb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aeba:	68f9      	ldr	r1, [r7, #12]
 800aebc:	4613      	mov	r3, r2
 800aebe:	00db      	lsls	r3, r3, #3
 800aec0:	4413      	add	r3, r2
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	440b      	add	r3, r1
 800aec6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800aeca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3714      	adds	r7, #20
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr

0800aed8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	460b      	mov	r3, r1
 800aee2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aee4:	2300      	movs	r3, #0
 800aee6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aee8:	2300      	movs	r3, #0
 800aeea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800aef2:	78fa      	ldrb	r2, [r7, #3]
 800aef4:	4611      	mov	r1, r2
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7fa fca3 	bl	8005842 <HAL_PCD_SetAddress>
 800aefc:	4603      	mov	r3, r0
 800aefe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af00:	7bfb      	ldrb	r3, [r7, #15]
 800af02:	4618      	mov	r0, r3
 800af04:	f000 f874 	bl	800aff0 <USBD_Get_USB_Status>
 800af08:	4603      	mov	r3, r0
 800af0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3710      	adds	r7, #16
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}

0800af16 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af16:	b580      	push	{r7, lr}
 800af18:	b086      	sub	sp, #24
 800af1a:	af00      	add	r7, sp, #0
 800af1c:	60f8      	str	r0, [r7, #12]
 800af1e:	607a      	str	r2, [r7, #4]
 800af20:	603b      	str	r3, [r7, #0]
 800af22:	460b      	mov	r3, r1
 800af24:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af26:	2300      	movs	r3, #0
 800af28:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800af34:	7af9      	ldrb	r1, [r7, #11]
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	f7fa fdbc 	bl	8005ab6 <HAL_PCD_EP_Transmit>
 800af3e:	4603      	mov	r3, r0
 800af40:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af42:	7dfb      	ldrb	r3, [r7, #23]
 800af44:	4618      	mov	r0, r3
 800af46:	f000 f853 	bl	800aff0 <USBD_Get_USB_Status>
 800af4a:	4603      	mov	r3, r0
 800af4c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af4e:	7dbb      	ldrb	r3, [r7, #22]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3718      	adds	r7, #24
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b086      	sub	sp, #24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	60f8      	str	r0, [r7, #12]
 800af60:	607a      	str	r2, [r7, #4]
 800af62:	603b      	str	r3, [r7, #0]
 800af64:	460b      	mov	r3, r1
 800af66:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af68:	2300      	movs	r3, #0
 800af6a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af6c:	2300      	movs	r3, #0
 800af6e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800af76:	7af9      	ldrb	r1, [r7, #11]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	f7fa fd38 	bl	80059f0 <HAL_PCD_EP_Receive>
 800af80:	4603      	mov	r3, r0
 800af82:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af84:	7dfb      	ldrb	r3, [r7, #23]
 800af86:	4618      	mov	r0, r3
 800af88:	f000 f832 	bl	800aff0 <USBD_Get_USB_Status>
 800af8c:	4603      	mov	r3, r0
 800af8e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af90:	7dbb      	ldrb	r3, [r7, #22]
}
 800af92:	4618      	mov	r0, r3
 800af94:	3718      	adds	r7, #24
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}

0800af9a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af9a:	b580      	push	{r7, lr}
 800af9c:	b082      	sub	sp, #8
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
 800afa2:	460b      	mov	r3, r1
 800afa4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800afac:	78fa      	ldrb	r2, [r7, #3]
 800afae:	4611      	mov	r1, r2
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7fa fd68 	bl	8005a86 <HAL_PCD_EP_GetRxCount>
 800afb6:	4603      	mov	r3, r0
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3708      	adds	r7, #8
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800afc8:	4b03      	ldr	r3, [pc, #12]	; (800afd8 <USBD_static_malloc+0x18>)
}
 800afca:	4618      	mov	r0, r3
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr
 800afd6:	bf00      	nop
 800afd8:	20002f40 	.word	0x20002f40

0800afdc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]

}
 800afe4:	bf00      	nop
 800afe6:	370c      	adds	r7, #12
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b085      	sub	sp, #20
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	4603      	mov	r3, r0
 800aff8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800affa:	2300      	movs	r3, #0
 800affc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800affe:	79fb      	ldrb	r3, [r7, #7]
 800b000:	2b03      	cmp	r3, #3
 800b002:	d817      	bhi.n	800b034 <USBD_Get_USB_Status+0x44>
 800b004:	a201      	add	r2, pc, #4	; (adr r2, 800b00c <USBD_Get_USB_Status+0x1c>)
 800b006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b00a:	bf00      	nop
 800b00c:	0800b01d 	.word	0x0800b01d
 800b010:	0800b023 	.word	0x0800b023
 800b014:	0800b029 	.word	0x0800b029
 800b018:	0800b02f 	.word	0x0800b02f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b01c:	2300      	movs	r3, #0
 800b01e:	73fb      	strb	r3, [r7, #15]
    break;
 800b020:	e00b      	b.n	800b03a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b022:	2303      	movs	r3, #3
 800b024:	73fb      	strb	r3, [r7, #15]
    break;
 800b026:	e008      	b.n	800b03a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b028:	2301      	movs	r3, #1
 800b02a:	73fb      	strb	r3, [r7, #15]
    break;
 800b02c:	e005      	b.n	800b03a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b02e:	2303      	movs	r3, #3
 800b030:	73fb      	strb	r3, [r7, #15]
    break;
 800b032:	e002      	b.n	800b03a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b034:	2303      	movs	r3, #3
 800b036:	73fb      	strb	r3, [r7, #15]
    break;
 800b038:	bf00      	nop
  }
  return usb_status;
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b03c:	4618      	mov	r0, r3
 800b03e:	3714      	adds	r7, #20
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <D16_GENERIC>:
 800b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b04c:	b089      	sub	sp, #36	; 0x24
 800b04e:	68d4      	ldr	r4, [r2, #12]
 800b050:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b052:	6993      	ldr	r3, [r2, #24]
 800b054:	9407      	str	r4, [sp, #28]
 800b056:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b058:	9306      	str	r3, [sp, #24]
 800b05a:	9402      	str	r4, [sp, #8]
 800b05c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800b060:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800b064:	69d3      	ldr	r3, [r2, #28]
 800b066:	6896      	ldr	r6, [r2, #8]
 800b068:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800b06a:	9103      	str	r1, [sp, #12]
 800b06c:	2d00      	cmp	r5, #0
 800b06e:	d066      	beq.n	800b13e <D16_GENERIC+0xf6>
 800b070:	f004 0510 	and.w	r5, r4, #16
 800b074:	f004 0420 	and.w	r4, r4, #32
 800b078:	9504      	str	r5, [sp, #16]
 800b07a:	4938      	ldr	r1, [pc, #224]	; (800b15c <D16_GENERIC+0x114>)
 800b07c:	9405      	str	r4, [sp, #20]
 800b07e:	f04f 0e00 	mov.w	lr, #0
 800b082:	4635      	mov	r5, r6
 800b084:	e04f      	b.n	800b126 <D16_GENERIC+0xde>
 800b086:	5d87      	ldrb	r7, [r0, r6]
 800b088:	7804      	ldrb	r4, [r0, #0]
 800b08a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800b08e:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800b092:	b2e6      	uxtb	r6, r4
 800b094:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800b098:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b09c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b0a0:	4433      	add	r3, r6
 800b0a2:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800b0a6:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800b0aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b0ae:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800b0b2:	0aa3      	lsrs	r3, r4, #10
 800b0b4:	4c2a      	ldr	r4, [pc, #168]	; (800b160 <D16_GENERIC+0x118>)
 800b0b6:	fb26 5404 	smlad	r4, r6, r4, r5
 800b0ba:	4d2a      	ldr	r5, [pc, #168]	; (800b164 <D16_GENERIC+0x11c>)
 800b0bc:	fb26 f505 	smuad	r5, r6, r5
 800b0c0:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800b0c4:	eb04 080a 	add.w	r8, r4, sl
 800b0c8:	eba8 080b 	sub.w	r8, r8, fp
 800b0cc:	4646      	mov	r6, r8
 800b0ce:	17f7      	asrs	r7, r6, #31
 800b0d0:	e9cd 6700 	strd	r6, r7, [sp]
 800b0d4:	9e04      	ldr	r6, [sp, #16]
 800b0d6:	f10e 0c01 	add.w	ip, lr, #1
 800b0da:	b16e      	cbz	r6, 800b0f8 <D16_GENERIC+0xb0>
 800b0dc:	6a16      	ldr	r6, [r2, #32]
 800b0de:	9f01      	ldr	r7, [sp, #4]
 800b0e0:	fba8 8906 	umull	r8, r9, r8, r6
 800b0e4:	fb06 9907 	mla	r9, r6, r7, r9
 800b0e8:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800b0ec:	f149 0900 	adc.w	r9, r9, #0
 800b0f0:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800b0f4:	46a3      	mov	fp, r4
 800b0f6:	4654      	mov	r4, sl
 800b0f8:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800b0fa:	9f02      	ldr	r7, [sp, #8]
 800b0fc:	0424      	lsls	r4, r4, #16
 800b0fe:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b102:	f04f 0900 	mov.w	r9, #0
 800b106:	fb0e fe06 	mul.w	lr, lr, r6
 800b10a:	fbc7 8904 	smlal	r8, r9, r7, r4
 800b10e:	9e03      	ldr	r6, [sp, #12]
 800b110:	464f      	mov	r7, r9
 800b112:	10bc      	asrs	r4, r7, #2
 800b114:	f304 040f 	ssat	r4, #16, r4
 800b118:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800b11c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b11e:	fa1f fe8c 	uxth.w	lr, ip
 800b122:	4574      	cmp	r4, lr
 800b124:	d90a      	bls.n	800b13c <D16_GENERIC+0xf4>
 800b126:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800b128:	2c01      	cmp	r4, #1
 800b12a:	b2e6      	uxtb	r6, r4
 800b12c:	d1ab      	bne.n	800b086 <D16_GENERIC+0x3e>
 800b12e:	9e05      	ldr	r6, [sp, #20]
 800b130:	f850 4b02 	ldr.w	r4, [r0], #2
 800b134:	2e00      	cmp	r6, #0
 800b136:	d0ac      	beq.n	800b092 <D16_GENERIC+0x4a>
 800b138:	ba64      	rev16	r4, r4
 800b13a:	e7aa      	b.n	800b092 <D16_GENERIC+0x4a>
 800b13c:	462e      	mov	r6, r5
 800b13e:	9907      	ldr	r1, [sp, #28]
 800b140:	61d3      	str	r3, [r2, #28]
 800b142:	9b06      	ldr	r3, [sp, #24]
 800b144:	6096      	str	r6, [r2, #8]
 800b146:	2000      	movs	r0, #0
 800b148:	60d1      	str	r1, [r2, #12]
 800b14a:	f8c2 a010 	str.w	sl, [r2, #16]
 800b14e:	f8c2 b014 	str.w	fp, [r2, #20]
 800b152:	6193      	str	r3, [r2, #24]
 800b154:	b009      	add	sp, #36	; 0x24
 800b156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b15a:	bf00      	nop
 800b15c:	20000000 	.word	0x20000000
 800b160:	00030001 	.word	0x00030001
 800b164:	00010003 	.word	0x00010003

0800b168 <D24_GENERIC>:
 800b168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b16c:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b16e:	6993      	ldr	r3, [r2, #24]
 800b170:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b172:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800b176:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800b17a:	6894      	ldr	r4, [r2, #8]
 800b17c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800b180:	b089      	sub	sp, #36	; 0x24
 800b182:	9307      	str	r3, [sp, #28]
 800b184:	9503      	str	r5, [sp, #12]
 800b186:	69d3      	ldr	r3, [r2, #28]
 800b188:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b18a:	9104      	str	r1, [sp, #16]
 800b18c:	2e00      	cmp	r6, #0
 800b18e:	f000 8096 	beq.w	800b2be <D24_GENERIC+0x156>
 800b192:	f005 0610 	and.w	r6, r5, #16
 800b196:	f005 0520 	and.w	r5, r5, #32
 800b19a:	4954      	ldr	r1, [pc, #336]	; (800b2ec <D24_GENERIC+0x184>)
 800b19c:	9605      	str	r6, [sp, #20]
 800b19e:	9506      	str	r5, [sp, #24]
 800b1a0:	f04f 0e00 	mov.w	lr, #0
 800b1a4:	f8cd 9008 	str.w	r9, [sp, #8]
 800b1a8:	e06a      	b.n	800b280 <D24_GENERIC+0x118>
 800b1aa:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800b1ae:	f810 8007 	ldrb.w	r8, [r0, r7]
 800b1b2:	f890 c000 	ldrb.w	ip, [r0]
 800b1b6:	042d      	lsls	r5, r5, #16
 800b1b8:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800b1bc:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800b1c0:	44ac      	add	ip, r5
 800b1c2:	4438      	add	r0, r7
 800b1c4:	fa5f f68c 	uxtb.w	r6, ip
 800b1c8:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800b1cc:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b1d0:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800b1d4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b1d8:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800b1dc:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800b1e0:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800b1e4:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800b1e8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b1ec:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b1f0:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800b1f4:	4d3e      	ldr	r5, [pc, #248]	; (800b2f0 <D24_GENERIC+0x188>)
 800b1f6:	fb26 b705 	smlad	r7, r6, r5, fp
 800b1fa:	4d3e      	ldr	r5, [pc, #248]	; (800b2f4 <D24_GENERIC+0x18c>)
 800b1fc:	fb26 4b05 	smlad	fp, r6, r5, r4
 800b200:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800b204:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800b208:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800b20c:	2401      	movs	r4, #1
 800b20e:	fb26 f604 	smuad	r6, r6, r4
 800b212:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800b216:	9f02      	ldr	r7, [sp, #8]
 800b218:	eb0e 0c04 	add.w	ip, lr, r4
 800b21c:	eb08 0406 	add.w	r4, r8, r6
 800b220:	eb05 060a 	add.w	r6, r5, sl
 800b224:	1bf6      	subs	r6, r6, r7
 800b226:	4637      	mov	r7, r6
 800b228:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800b22c:	e9cd 7800 	strd	r7, r8, [sp]
 800b230:	9f05      	ldr	r7, [sp, #20]
 800b232:	b177      	cbz	r7, 800b252 <D24_GENERIC+0xea>
 800b234:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800b238:	9502      	str	r5, [sp, #8]
 800b23a:	fba6 9a08 	umull	r9, sl, r6, r8
 800b23e:	9e01      	ldr	r6, [sp, #4]
 800b240:	fb08 aa06 	mla	sl, r8, r6, sl
 800b244:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800b248:	f14a 0700 	adc.w	r7, sl, #0
 800b24c:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800b250:	4655      	mov	r5, sl
 800b252:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800b254:	9f03      	ldr	r7, [sp, #12]
 800b256:	03ad      	lsls	r5, r5, #14
 800b258:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b25c:	f04f 0900 	mov.w	r9, #0
 800b260:	fb0e fe06 	mul.w	lr, lr, r6
 800b264:	fbc7 8905 	smlal	r8, r9, r7, r5
 800b268:	9e04      	ldr	r6, [sp, #16]
 800b26a:	464f      	mov	r7, r9
 800b26c:	10bd      	asrs	r5, r7, #2
 800b26e:	f305 050f 	ssat	r5, #16, r5
 800b272:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800b276:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b278:	fa1f fe8c 	uxth.w	lr, ip
 800b27c:	4575      	cmp	r5, lr
 800b27e:	d91c      	bls.n	800b2ba <D24_GENERIC+0x152>
 800b280:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800b282:	b2ef      	uxtb	r7, r5
 800b284:	2d01      	cmp	r5, #1
 800b286:	b23e      	sxth	r6, r7
 800b288:	d18f      	bne.n	800b1aa <D24_GENERIC+0x42>
 800b28a:	9d06      	ldr	r5, [sp, #24]
 800b28c:	b15d      	cbz	r5, 800b2a6 <D24_GENERIC+0x13e>
 800b28e:	f01e 0f01 	tst.w	lr, #1
 800b292:	d122      	bne.n	800b2da <D24_GENERIC+0x172>
 800b294:	7805      	ldrb	r5, [r0, #0]
 800b296:	78c7      	ldrb	r7, [r0, #3]
 800b298:	7846      	ldrb	r6, [r0, #1]
 800b29a:	022d      	lsls	r5, r5, #8
 800b29c:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800b2a0:	44b4      	add	ip, r6
 800b2a2:	3002      	adds	r0, #2
 800b2a4:	e78e      	b.n	800b1c4 <D24_GENERIC+0x5c>
 800b2a6:	7846      	ldrb	r6, [r0, #1]
 800b2a8:	f890 c002 	ldrb.w	ip, [r0, #2]
 800b2ac:	f810 5b03 	ldrb.w	r5, [r0], #3
 800b2b0:	0236      	lsls	r6, r6, #8
 800b2b2:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800b2b6:	44ac      	add	ip, r5
 800b2b8:	e784      	b.n	800b1c4 <D24_GENERIC+0x5c>
 800b2ba:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800b2be:	61d3      	str	r3, [r2, #28]
 800b2c0:	9b07      	ldr	r3, [sp, #28]
 800b2c2:	6094      	str	r4, [r2, #8]
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	f8c2 b00c 	str.w	fp, [r2, #12]
 800b2ca:	f8c2 a010 	str.w	sl, [r2, #16]
 800b2ce:	f8c2 9014 	str.w	r9, [r2, #20]
 800b2d2:	6193      	str	r3, [r2, #24]
 800b2d4:	b009      	add	sp, #36	; 0x24
 800b2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2da:	78c5      	ldrb	r5, [r0, #3]
 800b2dc:	7887      	ldrb	r7, [r0, #2]
 800b2de:	f810 6b04 	ldrb.w	r6, [r0], #4
 800b2e2:	022d      	lsls	r5, r5, #8
 800b2e4:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800b2e8:	44b4      	add	ip, r6
 800b2ea:	e76b      	b.n	800b1c4 <D24_GENERIC+0x5c>
 800b2ec:	20000000 	.word	0x20000000
 800b2f0:	00030001 	.word	0x00030001
 800b2f4:	00060007 	.word	0x00060007

0800b2f8 <D32_GENERIC>:
 800b2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b2fe:	6993      	ldr	r3, [r2, #24]
 800b300:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b302:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800b306:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800b30a:	69d6      	ldr	r6, [r2, #28]
 800b30c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800b310:	b089      	sub	sp, #36	; 0x24
 800b312:	9307      	str	r3, [sp, #28]
 800b314:	9403      	str	r4, [sp, #12]
 800b316:	6893      	ldr	r3, [r2, #8]
 800b318:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800b31a:	9104      	str	r1, [sp, #16]
 800b31c:	2d00      	cmp	r5, #0
 800b31e:	f000 809f 	beq.w	800b460 <D32_GENERIC+0x168>
 800b322:	f004 0510 	and.w	r5, r4, #16
 800b326:	f004 0420 	and.w	r4, r4, #32
 800b32a:	9505      	str	r5, [sp, #20]
 800b32c:	4953      	ldr	r1, [pc, #332]	; (800b47c <D32_GENERIC+0x184>)
 800b32e:	9406      	str	r4, [sp, #24]
 800b330:	f04f 0c00 	mov.w	ip, #0
 800b334:	f8cd 9008 	str.w	r9, [sp, #8]
 800b338:	461d      	mov	r5, r3
 800b33a:	4617      	mov	r7, r2
 800b33c:	e077      	b.n	800b42e <D32_GENERIC+0x136>
 800b33e:	f818 3003 	ldrb.w	r3, [r8, r3]
 800b342:	f810 800e 	ldrb.w	r8, [r0, lr]
 800b346:	f810 e002 	ldrb.w	lr, [r0, r2]
 800b34a:	7800      	ldrb	r0, [r0, #0]
 800b34c:	041b      	lsls	r3, r3, #16
 800b34e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800b352:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b356:	4403      	add	r3, r0
 800b358:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800b35c:	b2dc      	uxtb	r4, r3
 800b35e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800b362:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800b366:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b36a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b36e:	0e1b      	lsrs	r3, r3, #24
 800b370:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800b374:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800b378:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b37c:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800b380:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800b384:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800b388:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800b38c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b390:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b394:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b398:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800b39c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b3a0:	4b37      	ldr	r3, [pc, #220]	; (800b480 <D32_GENERIC+0x188>)
 800b3a2:	fb22 b403 	smlad	r4, r2, r3, fp
 800b3a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b3aa:	fb2e 4803 	smlad	r8, lr, r3, r4
 800b3ae:	4b35      	ldr	r3, [pc, #212]	; (800b484 <D32_GENERIC+0x18c>)
 800b3b0:	fb22 5503 	smlad	r5, r2, r3, r5
 800b3b4:	4b34      	ldr	r3, [pc, #208]	; (800b488 <D32_GENERIC+0x190>)
 800b3b6:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	fb22 f203 	smuad	r2, r2, r3
 800b3c0:	4b32      	ldr	r3, [pc, #200]	; (800b48c <D32_GENERIC+0x194>)
 800b3c2:	fb2e 2503 	smlad	r5, lr, r3, r2
 800b3c6:	9b02      	ldr	r3, [sp, #8]
 800b3c8:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800b3cc:	eb04 080a 	add.w	r8, r4, sl
 800b3d0:	eba8 0803 	sub.w	r8, r8, r3
 800b3d4:	4642      	mov	r2, r8
 800b3d6:	17d3      	asrs	r3, r2, #31
 800b3d8:	e9cd 2300 	strd	r2, r3, [sp]
 800b3dc:	9b05      	ldr	r3, [sp, #20]
 800b3de:	f10c 0e01 	add.w	lr, ip, #1
 800b3e2:	b16b      	cbz	r3, 800b400 <D32_GENERIC+0x108>
 800b3e4:	6a3a      	ldr	r2, [r7, #32]
 800b3e6:	9b01      	ldr	r3, [sp, #4]
 800b3e8:	9402      	str	r4, [sp, #8]
 800b3ea:	fba8 8902 	umull	r8, r9, r8, r2
 800b3ee:	fb02 9903 	mla	r9, r2, r3, r9
 800b3f2:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800b3f6:	f149 0900 	adc.w	r9, r9, #0
 800b3fa:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800b3fe:	4654      	mov	r4, sl
 800b400:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b402:	9a04      	ldr	r2, [sp, #16]
 800b404:	fb0c fc03 	mul.w	ip, ip, r3
 800b408:	9b03      	ldr	r3, [sp, #12]
 800b40a:	0364      	lsls	r4, r4, #13
 800b40c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b410:	f04f 0900 	mov.w	r9, #0
 800b414:	fbc3 8904 	smlal	r8, r9, r3, r4
 800b418:	464b      	mov	r3, r9
 800b41a:	109b      	asrs	r3, r3, #2
 800b41c:	f303 030f 	ssat	r3, #16, r3
 800b420:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800b424:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b426:	fa1f fc8e 	uxth.w	ip, lr
 800b42a:	4563      	cmp	r3, ip
 800b42c:	d914      	bls.n	800b458 <D32_GENERIC+0x160>
 800b42e:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800b430:	b2e2      	uxtb	r2, r4
 800b432:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800b436:	eb00 080e 	add.w	r8, r0, lr
 800b43a:	4253      	negs	r3, r2
 800b43c:	2c01      	cmp	r4, #1
 800b43e:	eb08 0403 	add.w	r4, r8, r3
 800b442:	f47f af7c 	bne.w	800b33e <D32_GENERIC+0x46>
 800b446:	1d02      	adds	r2, r0, #4
 800b448:	6803      	ldr	r3, [r0, #0]
 800b44a:	9806      	ldr	r0, [sp, #24]
 800b44c:	b110      	cbz	r0, 800b454 <D32_GENERIC+0x15c>
 800b44e:	ba5b      	rev16	r3, r3
 800b450:	4610      	mov	r0, r2
 800b452:	e783      	b.n	800b35c <D32_GENERIC+0x64>
 800b454:	4610      	mov	r0, r2
 800b456:	e781      	b.n	800b35c <D32_GENERIC+0x64>
 800b458:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800b45c:	462b      	mov	r3, r5
 800b45e:	463a      	mov	r2, r7
 800b460:	6093      	str	r3, [r2, #8]
 800b462:	9b07      	ldr	r3, [sp, #28]
 800b464:	f8c2 b00c 	str.w	fp, [r2, #12]
 800b468:	2000      	movs	r0, #0
 800b46a:	61d6      	str	r6, [r2, #28]
 800b46c:	f8c2 a010 	str.w	sl, [r2, #16]
 800b470:	f8c2 9014 	str.w	r9, [r2, #20]
 800b474:	6193      	str	r3, [r2, #24]
 800b476:	b009      	add	sp, #36	; 0x24
 800b478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b47c:	20000000 	.word	0x20000000
 800b480:	00060003 	.word	0x00060003
 800b484:	000a000c 	.word	0x000a000c
 800b488:	000c000a 	.word	0x000c000a
 800b48c:	00030006 	.word	0x00030006

0800b490 <D48_GENERIC>:
 800b490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	b089      	sub	sp, #36	; 0x24
 800b496:	6953      	ldr	r3, [r2, #20]
 800b498:	68d4      	ldr	r4, [r2, #12]
 800b49a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b49c:	9302      	str	r3, [sp, #8]
 800b49e:	9400      	str	r4, [sp, #0]
 800b4a0:	6993      	ldr	r3, [r2, #24]
 800b4a2:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b4a4:	9307      	str	r3, [sp, #28]
 800b4a6:	9403      	str	r4, [sp, #12]
 800b4a8:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800b4ac:	69d6      	ldr	r6, [r2, #28]
 800b4ae:	6893      	ldr	r3, [r2, #8]
 800b4b0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800b4b2:	9104      	str	r1, [sp, #16]
 800b4b4:	2d00      	cmp	r5, #0
 800b4b6:	f000 80c5 	beq.w	800b644 <D48_GENERIC+0x1b4>
 800b4ba:	f004 0510 	and.w	r5, r4, #16
 800b4be:	f004 0420 	and.w	r4, r4, #32
 800b4c2:	4967      	ldr	r1, [pc, #412]	; (800b660 <D48_GENERIC+0x1d0>)
 800b4c4:	9505      	str	r5, [sp, #20]
 800b4c6:	9406      	str	r4, [sp, #24]
 800b4c8:	f04f 0c00 	mov.w	ip, #0
 800b4cc:	4657      	mov	r7, sl
 800b4ce:	9301      	str	r3, [sp, #4]
 800b4d0:	e09c      	b.n	800b60c <D48_GENERIC+0x17c>
 800b4d2:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800b4d6:	f810 b009 	ldrb.w	fp, [r0, r9]
 800b4da:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800b4de:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800b4e2:	7800      	ldrb	r0, [r0, #0]
 800b4e4:	0424      	lsls	r4, r4, #16
 800b4e6:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800b4ea:	f818 4005 	ldrb.w	r4, [r8, r5]
 800b4ee:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800b4f2:	44a8      	add	r8, r5
 800b4f4:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800b4f8:	eb0b 0500 	add.w	r5, fp, r0
 800b4fc:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 800b500:	fa5f f885 	uxtb.w	r8, r5
 800b504:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800b508:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800b50c:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800b510:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800b514:	0e2d      	lsrs	r5, r5, #24
 800b516:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800b51a:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800b51e:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800b522:	b2e6      	uxtb	r6, r4
 800b524:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800b528:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800b52c:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800b530:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b534:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800b538:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800b53c:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800b540:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800b544:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b548:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b54c:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800b550:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b554:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b558:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b55c:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800b560:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800b564:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800b568:	4c3e      	ldr	r4, [pc, #248]	; (800b664 <D48_GENERIC+0x1d4>)
 800b56a:	9d00      	ldr	r5, [sp, #0]
 800b56c:	fb2a 5404 	smlad	r4, sl, r4, r5
 800b570:	4d3d      	ldr	r5, [pc, #244]	; (800b668 <D48_GENERIC+0x1d8>)
 800b572:	fb28 4405 	smlad	r4, r8, r5, r4
 800b576:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b57a:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800b57e:	4c3b      	ldr	r4, [pc, #236]	; (800b66c <D48_GENERIC+0x1dc>)
 800b580:	9b01      	ldr	r3, [sp, #4]
 800b582:	fb2a 3304 	smlad	r3, sl, r4, r3
 800b586:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800b58a:	fb28 3304 	smlad	r3, r8, r4, r3
 800b58e:	4c38      	ldr	r4, [pc, #224]	; (800b670 <D48_GENERIC+0x1e0>)
 800b590:	fb2e 3304 	smlad	r3, lr, r4, r3
 800b594:	2501      	movs	r5, #1
 800b596:	9300      	str	r3, [sp, #0]
 800b598:	fb2a fa05 	smuad	sl, sl, r5
 800b59c:	4b35      	ldr	r3, [pc, #212]	; (800b674 <D48_GENERIC+0x1e4>)
 800b59e:	fb28 a803 	smlad	r8, r8, r3, sl
 800b5a2:	4b35      	ldr	r3, [pc, #212]	; (800b678 <D48_GENERIC+0x1e8>)
 800b5a4:	fb2e 8303 	smlad	r3, lr, r3, r8
 800b5a8:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 800b5ac:	9301      	str	r3, [sp, #4]
 800b5ae:	9b02      	ldr	r3, [sp, #8]
 800b5b0:	eb04 0807 	add.w	r8, r4, r7
 800b5b4:	eba8 0803 	sub.w	r8, r8, r3
 800b5b8:	9b05      	ldr	r3, [sp, #20]
 800b5ba:	4465      	add	r5, ip
 800b5bc:	ea4f 7be8 	mov.w	fp, r8, asr #31
 800b5c0:	b163      	cbz	r3, 800b5dc <D48_GENERIC+0x14c>
 800b5c2:	6a17      	ldr	r7, [r2, #32]
 800b5c4:	9402      	str	r4, [sp, #8]
 800b5c6:	fba8 8907 	umull	r8, r9, r8, r7
 800b5ca:	fb07 990b 	mla	r9, r7, fp, r9
 800b5ce:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800b5d2:	f149 0900 	adc.w	r9, r9, #0
 800b5d6:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800b5da:	463c      	mov	r4, r7
 800b5dc:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800b5e0:	9b03      	ldr	r3, [sp, #12]
 800b5e2:	02e4      	lsls	r4, r4, #11
 800b5e4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b5e8:	f04f 0900 	mov.w	r9, #0
 800b5ec:	fb0c fc0e 	mul.w	ip, ip, lr
 800b5f0:	fbc3 8904 	smlal	r8, r9, r3, r4
 800b5f4:	9b04      	ldr	r3, [sp, #16]
 800b5f6:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800b5fa:	f304 040f 	ssat	r4, #16, r4
 800b5fe:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800b602:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b604:	fa1f fc85 	uxth.w	ip, r5
 800b608:	4564      	cmp	r4, ip
 800b60a:	d919      	bls.n	800b640 <D48_GENERIC+0x1b0>
 800b60c:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800b60e:	fa5f fe84 	uxtb.w	lr, r4
 800b612:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800b616:	f1ce 0500 	rsb	r5, lr, #0
 800b61a:	eb00 0b09 	add.w	fp, r0, r9
 800b61e:	eb0b 0a05 	add.w	sl, fp, r5
 800b622:	2c01      	cmp	r4, #1
 800b624:	eb0a 0809 	add.w	r8, sl, r9
 800b628:	f47f af53 	bne.w	800b4d2 <D48_GENERIC+0x42>
 800b62c:	9b06      	ldr	r3, [sp, #24]
 800b62e:	6805      	ldr	r5, [r0, #0]
 800b630:	6844      	ldr	r4, [r0, #4]
 800b632:	3006      	adds	r0, #6
 800b634:	2b00      	cmp	r3, #0
 800b636:	f43f af63 	beq.w	800b500 <D48_GENERIC+0x70>
 800b63a:	ba6d      	rev16	r5, r5
 800b63c:	ba64      	rev16	r4, r4
 800b63e:	e75f      	b.n	800b500 <D48_GENERIC+0x70>
 800b640:	9b01      	ldr	r3, [sp, #4]
 800b642:	46ba      	mov	sl, r7
 800b644:	6093      	str	r3, [r2, #8]
 800b646:	9b00      	ldr	r3, [sp, #0]
 800b648:	60d3      	str	r3, [r2, #12]
 800b64a:	9b02      	ldr	r3, [sp, #8]
 800b64c:	6153      	str	r3, [r2, #20]
 800b64e:	9b07      	ldr	r3, [sp, #28]
 800b650:	61d6      	str	r6, [r2, #28]
 800b652:	2000      	movs	r0, #0
 800b654:	f8c2 a010 	str.w	sl, [r2, #16]
 800b658:	6193      	str	r3, [r2, #24]
 800b65a:	b009      	add	sp, #36	; 0x24
 800b65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b660:	20000000 	.word	0x20000000
 800b664:	000f000a 	.word	0x000f000a
 800b668:	00060003 	.word	0x00060003
 800b66c:	00150019 	.word	0x00150019
 800b670:	00190015 	.word	0x00190015
 800b674:	00030006 	.word	0x00030006
 800b678:	000a000f 	.word	0x000a000f

0800b67c <D64_GENERIC>:
 800b67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b680:	b089      	sub	sp, #36	; 0x24
 800b682:	6913      	ldr	r3, [r2, #16]
 800b684:	6895      	ldr	r5, [r2, #8]
 800b686:	9303      	str	r3, [sp, #12]
 800b688:	9501      	str	r5, [sp, #4]
 800b68a:	6953      	ldr	r3, [r2, #20]
 800b68c:	68d5      	ldr	r5, [r2, #12]
 800b68e:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b690:	9304      	str	r3, [sp, #16]
 800b692:	9500      	str	r5, [sp, #0]
 800b694:	6993      	ldr	r3, [r2, #24]
 800b696:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b698:	9307      	str	r3, [sp, #28]
 800b69a:	9505      	str	r5, [sp, #20]
 800b69c:	69d3      	ldr	r3, [r2, #28]
 800b69e:	9106      	str	r1, [sp, #24]
 800b6a0:	2c00      	cmp	r4, #0
 800b6a2:	f000 80d9 	beq.w	800b858 <D64_GENERIC+0x1dc>
 800b6a6:	6a11      	ldr	r1, [r2, #32]
 800b6a8:	9102      	str	r1, [sp, #8]
 800b6aa:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800b898 <D64_GENERIC+0x21c>
 800b6ae:	f04f 0c00 	mov.w	ip, #0
 800b6b2:	4681      	mov	r9, r0
 800b6b4:	e0c1      	b.n	800b83a <D64_GENERIC+0x1be>
 800b6b6:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800b6ba:	4274      	negs	r4, r6
 800b6bc:	eb09 0708 	add.w	r7, r9, r8
 800b6c0:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800b6c4:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800b6c8:	5d38      	ldrb	r0, [r7, r4]
 800b6ca:	5d29      	ldrb	r1, [r5, r4]
 800b6cc:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800b6d0:	f819 a008 	ldrb.w	sl, [r9, r8]
 800b6d4:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800b6d8:	f899 7000 	ldrb.w	r7, [r9]
 800b6dc:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 800b6e0:	4425      	add	r5, r4
 800b6e2:	0409      	lsls	r1, r1, #16
 800b6e4:	0400      	lsls	r0, r0, #16
 800b6e6:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800b6ea:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800b6ee:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800b6f2:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800b6f6:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800b6fa:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800b6fe:	4459      	add	r1, fp
 800b700:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800b704:	4438      	add	r0, r7
 800b706:	b2c5      	uxtb	r5, r0
 800b708:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800b70c:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800b710:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800b714:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800b718:	0e00      	lsrs	r0, r0, #24
 800b71a:	eb03 0806 	add.w	r8, r3, r6
 800b71e:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800b722:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800b726:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800b72a:	b2c8      	uxtb	r0, r1
 800b72c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800b730:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800b734:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800b738:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800b73c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800b740:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800b744:	0e09      	lsrs	r1, r1, #24
 800b746:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800b74a:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800b74e:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800b752:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800b756:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800b75a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800b75e:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800b762:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b766:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b76a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b76e:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800b772:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b776:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b77a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b77e:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800b782:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800b786:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800b78a:	0a8b      	lsrs	r3, r1, #10
 800b78c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800b790:	4939      	ldr	r1, [pc, #228]	; (800b878 <D64_GENERIC+0x1fc>)
 800b792:	9c00      	ldr	r4, [sp, #0]
 800b794:	fb28 4101 	smlad	r1, r8, r1, r4
 800b798:	4c38      	ldr	r4, [pc, #224]	; (800b87c <D64_GENERIC+0x200>)
 800b79a:	fb27 1104 	smlad	r1, r7, r4, r1
 800b79e:	4c38      	ldr	r4, [pc, #224]	; (800b880 <D64_GENERIC+0x204>)
 800b7a0:	fb20 1104 	smlad	r1, r0, r4, r1
 800b7a4:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800b7a8:	fb2a 1106 	smlad	r1, sl, r6, r1
 800b7ac:	4c35      	ldr	r4, [pc, #212]	; (800b884 <D64_GENERIC+0x208>)
 800b7ae:	9d01      	ldr	r5, [sp, #4]
 800b7b0:	fb28 5404 	smlad	r4, r8, r4, r5
 800b7b4:	4d33      	ldr	r5, [pc, #204]	; (800b884 <D64_GENERIC+0x208>)
 800b7b6:	fb2a 4415 	smladx	r4, sl, r5, r4
 800b7ba:	4d33      	ldr	r5, [pc, #204]	; (800b888 <D64_GENERIC+0x20c>)
 800b7bc:	fb27 4405 	smlad	r4, r7, r5, r4
 800b7c0:	fb20 4415 	smladx	r4, r0, r5, r4
 800b7c4:	2501      	movs	r5, #1
 800b7c6:	9400      	str	r4, [sp, #0]
 800b7c8:	fb28 f805 	smuad	r8, r8, r5
 800b7cc:	4c2f      	ldr	r4, [pc, #188]	; (800b88c <D64_GENERIC+0x210>)
 800b7ce:	fb27 8704 	smlad	r7, r7, r4, r8
 800b7d2:	4c2f      	ldr	r4, [pc, #188]	; (800b890 <D64_GENERIC+0x214>)
 800b7d4:	fb20 7004 	smlad	r0, r0, r4, r7
 800b7d8:	4c2e      	ldr	r4, [pc, #184]	; (800b894 <D64_GENERIC+0x218>)
 800b7da:	fb2a 0004 	smlad	r0, sl, r4, r0
 800b7de:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800b7e2:	9902      	ldr	r1, [sp, #8]
 800b7e4:	9001      	str	r0, [sp, #4]
 800b7e6:	b189      	cbz	r1, 800b80c <D64_GENERIC+0x190>
 800b7e8:	9803      	ldr	r0, [sp, #12]
 800b7ea:	9c04      	ldr	r4, [sp, #16]
 800b7ec:	9604      	str	r6, [sp, #16]
 800b7ee:	4430      	add	r0, r6
 800b7f0:	1b00      	subs	r0, r0, r4
 800b7f2:	17c5      	asrs	r5, r0, #31
 800b7f4:	460f      	mov	r7, r1
 800b7f6:	fba0 0101 	umull	r0, r1, r0, r1
 800b7fa:	fb07 1105 	mla	r1, r7, r5, r1
 800b7fe:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800b802:	f141 0100 	adc.w	r1, r1, #0
 800b806:	0049      	lsls	r1, r1, #1
 800b808:	9103      	str	r1, [sp, #12]
 800b80a:	460e      	mov	r6, r1
 800b80c:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800b80e:	9905      	ldr	r1, [sp, #20]
 800b810:	9806      	ldr	r0, [sp, #24]
 800b812:	02b6      	lsls	r6, r6, #10
 800b814:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800b818:	f04f 0800 	mov.w	r8, #0
 800b81c:	fb0c f404 	mul.w	r4, ip, r4
 800b820:	fbc1 7806 	smlal	r7, r8, r1, r6
 800b824:	4641      	mov	r1, r8
 800b826:	1089      	asrs	r1, r1, #2
 800b828:	f301 010f 	ssat	r1, #16, r1
 800b82c:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800b830:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800b832:	f10c 0c01 	add.w	ip, ip, #1
 800b836:	4561      	cmp	r1, ip
 800b838:	dd0e      	ble.n	800b858 <D64_GENERIC+0x1dc>
 800b83a:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800b83c:	2e01      	cmp	r6, #1
 800b83e:	f47f af3a 	bne.w	800b6b6 <D64_GENERIC+0x3a>
 800b842:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800b844:	06b4      	lsls	r4, r6, #26
 800b846:	e899 0003 	ldmia.w	r9, {r0, r1}
 800b84a:	f109 0908 	add.w	r9, r9, #8
 800b84e:	f57f af5a 	bpl.w	800b706 <D64_GENERIC+0x8a>
 800b852:	ba40      	rev16	r0, r0
 800b854:	ba49      	rev16	r1, r1
 800b856:	e756      	b.n	800b706 <D64_GENERIC+0x8a>
 800b858:	61d3      	str	r3, [r2, #28]
 800b85a:	9b03      	ldr	r3, [sp, #12]
 800b85c:	9901      	ldr	r1, [sp, #4]
 800b85e:	6113      	str	r3, [r2, #16]
 800b860:	9b04      	ldr	r3, [sp, #16]
 800b862:	6091      	str	r1, [r2, #8]
 800b864:	6153      	str	r3, [r2, #20]
 800b866:	9900      	ldr	r1, [sp, #0]
 800b868:	9b07      	ldr	r3, [sp, #28]
 800b86a:	60d1      	str	r1, [r2, #12]
 800b86c:	2000      	movs	r0, #0
 800b86e:	6193      	str	r3, [r2, #24]
 800b870:	b009      	add	sp, #36	; 0x24
 800b872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b876:	bf00      	nop
 800b878:	001c0015 	.word	0x001c0015
 800b87c:	000f000a 	.word	0x000f000a
 800b880:	00060003 	.word	0x00060003
 800b884:	0024002a 	.word	0x0024002a
 800b888:	002e0030 	.word	0x002e0030
 800b88c:	00030006 	.word	0x00030006
 800b890:	000a000f 	.word	0x000a000f
 800b894:	0015001c 	.word	0x0015001c
 800b898:	20000000 	.word	0x20000000

0800b89c <D80_GENERIC>:
 800b89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a0:	b08b      	sub	sp, #44	; 0x2c
 800b8a2:	6914      	ldr	r4, [r2, #16]
 800b8a4:	9404      	str	r4, [sp, #16]
 800b8a6:	6954      	ldr	r4, [r2, #20]
 800b8a8:	9405      	str	r4, [sp, #20]
 800b8aa:	6994      	ldr	r4, [r2, #24]
 800b8ac:	9409      	str	r4, [sp, #36]	; 0x24
 800b8ae:	6894      	ldr	r4, [r2, #8]
 800b8b0:	9402      	str	r4, [sp, #8]
 800b8b2:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b8b4:	68d4      	ldr	r4, [r2, #12]
 800b8b6:	9401      	str	r4, [sp, #4]
 800b8b8:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b8ba:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800b8be:	9406      	str	r4, [sp, #24]
 800b8c0:	9107      	str	r1, [sp, #28]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	f000 810f 	beq.w	800bae6 <D80_GENERIC+0x24a>
 800b8c8:	6a13      	ldr	r3, [r2, #32]
 800b8ca:	9308      	str	r3, [sp, #32]
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	9200      	str	r2, [sp, #0]
 800b8d0:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800bb38 <D80_GENERIC+0x29c>
 800b8d4:	f8cd b00c 	str.w	fp, [sp, #12]
 800b8d8:	461a      	mov	r2, r3
 800b8da:	e0ed      	b.n	800bab8 <D80_GENERIC+0x21c>
 800b8dc:	fa5f fc8c 	uxtb.w	ip, ip
 800b8e0:	fa0f f48c 	sxth.w	r4, ip
 800b8e4:	0066      	lsls	r6, r4, #1
 800b8e6:	eb06 0804 	add.w	r8, r6, r4
 800b8ea:	f1cc 0500 	rsb	r5, ip, #0
 800b8ee:	eb00 0108 	add.w	r1, r0, r8
 800b8f2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800b8f6:	194b      	adds	r3, r1, r5
 800b8f8:	5d49      	ldrb	r1, [r1, r5]
 800b8fa:	f810 a008 	ldrb.w	sl, [r0, r8]
 800b8fe:	f813 b004 	ldrb.w	fp, [r3, r4]
 800b902:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800b906:	f890 8000 	ldrb.w	r8, [r0]
 800b90a:	eb03 0e04 	add.w	lr, r3, r4
 800b90e:	eb0e 0705 	add.w	r7, lr, r5
 800b912:	0409      	lsls	r1, r1, #16
 800b914:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800b918:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800b91c:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800b920:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800b924:	eb0a 0004 	add.w	r0, sl, r4
 800b928:	041b      	lsls	r3, r3, #16
 800b92a:	f81a a004 	ldrb.w	sl, [sl, r4]
 800b92e:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800b932:	5d44      	ldrb	r4, [r0, r5]
 800b934:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b938:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800b93c:	4428      	add	r0, r5
 800b93e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b942:	4441      	add	r1, r8
 800b944:	4430      	add	r0, r6
 800b946:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800b94a:	441f      	add	r7, r3
 800b94c:	b2cd      	uxtb	r5, r1
 800b94e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800b952:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800b956:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800b95a:	9b03      	ldr	r3, [sp, #12]
 800b95c:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800b960:	0e09      	lsrs	r1, r1, #24
 800b962:	4433      	add	r3, r6
 800b964:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800b968:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800b96c:	b2fd      	uxtb	r5, r7
 800b96e:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800b972:	469b      	mov	fp, r3
 800b974:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800b978:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800b97c:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800b980:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800b984:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800b988:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800b98c:	0e3b      	lsrs	r3, r7, #24
 800b98e:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800b992:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800b996:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b99a:	fa5f fe84 	uxtb.w	lr, r4
 800b99e:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800b9a2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800b9a6:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800b9aa:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800b9ae:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800b9b2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800b9b6:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800b9ba:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800b9be:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b9c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9c6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b9ca:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b9ce:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b9d2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b9d6:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800b9da:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800b9de:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800b9e2:	0aa3      	lsrs	r3, r4, #10
 800b9e4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b9e8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b9ec:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b9f0:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800b9f4:	9303      	str	r3, [sp, #12]
 800b9f6:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800b9fa:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800b9fe:	4b42      	ldr	r3, [pc, #264]	; (800bb08 <D80_GENERIC+0x26c>)
 800ba00:	9901      	ldr	r1, [sp, #4]
 800ba02:	fb2b 1303 	smlad	r3, fp, r3, r1
 800ba06:	4941      	ldr	r1, [pc, #260]	; (800bb0c <D80_GENERIC+0x270>)
 800ba08:	fb28 3301 	smlad	r3, r8, r1, r3
 800ba0c:	4940      	ldr	r1, [pc, #256]	; (800bb10 <D80_GENERIC+0x274>)
 800ba0e:	fb2c 3301 	smlad	r3, ip, r1, r3
 800ba12:	4940      	ldr	r1, [pc, #256]	; (800bb14 <D80_GENERIC+0x278>)
 800ba14:	fb27 3301 	smlad	r3, r7, r1, r3
 800ba18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ba1c:	fb2e 3301 	smlad	r3, lr, r1, r3
 800ba20:	493d      	ldr	r1, [pc, #244]	; (800bb18 <D80_GENERIC+0x27c>)
 800ba22:	9c02      	ldr	r4, [sp, #8]
 800ba24:	fb2b 4401 	smlad	r4, fp, r1, r4
 800ba28:	493c      	ldr	r1, [pc, #240]	; (800bb1c <D80_GENERIC+0x280>)
 800ba2a:	fb28 4401 	smlad	r4, r8, r1, r4
 800ba2e:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800ba32:	fb2c 4101 	smlad	r1, ip, r1, r4
 800ba36:	4c3a      	ldr	r4, [pc, #232]	; (800bb20 <D80_GENERIC+0x284>)
 800ba38:	fb27 1104 	smlad	r1, r7, r4, r1
 800ba3c:	4c39      	ldr	r4, [pc, #228]	; (800bb24 <D80_GENERIC+0x288>)
 800ba3e:	fb2e 1104 	smlad	r1, lr, r4, r1
 800ba42:	9101      	str	r1, [sp, #4]
 800ba44:	2101      	movs	r1, #1
 800ba46:	fb2b fb01 	smuad	fp, fp, r1
 800ba4a:	4937      	ldr	r1, [pc, #220]	; (800bb28 <D80_GENERIC+0x28c>)
 800ba4c:	fb28 b801 	smlad	r8, r8, r1, fp
 800ba50:	4d36      	ldr	r5, [pc, #216]	; (800bb2c <D80_GENERIC+0x290>)
 800ba52:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800ba56:	4d36      	ldr	r5, [pc, #216]	; (800bb30 <D80_GENERIC+0x294>)
 800ba58:	fb27 c705 	smlad	r7, r7, r5, ip
 800ba5c:	4d35      	ldr	r5, [pc, #212]	; (800bb34 <D80_GENERIC+0x298>)
 800ba5e:	fb2e 7105 	smlad	r1, lr, r5, r7
 800ba62:	9102      	str	r1, [sp, #8]
 800ba64:	9908      	ldr	r1, [sp, #32]
 800ba66:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800ba6a:	b181      	cbz	r1, 800ba8e <D80_GENERIC+0x1f2>
 800ba6c:	9c04      	ldr	r4, [sp, #16]
 800ba6e:	9d05      	ldr	r5, [sp, #20]
 800ba70:	9305      	str	r3, [sp, #20]
 800ba72:	441c      	add	r4, r3
 800ba74:	1b64      	subs	r4, r4, r5
 800ba76:	17e7      	asrs	r7, r4, #31
 800ba78:	fba4 4501 	umull	r4, r5, r4, r1
 800ba7c:	fb01 5507 	mla	r5, r1, r7, r5
 800ba80:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800ba84:	f145 0500 	adc.w	r5, r5, #0
 800ba88:	0069      	lsls	r1, r5, #1
 800ba8a:	9104      	str	r1, [sp, #16]
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	9e00      	ldr	r6, [sp, #0]
 800ba90:	9f06      	ldr	r7, [sp, #24]
 800ba92:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800ba94:	025b      	lsls	r3, r3, #9
 800ba96:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ba9a:	2500      	movs	r5, #0
 800ba9c:	fb02 f101 	mul.w	r1, r2, r1
 800baa0:	fbc7 4503 	smlal	r4, r5, r7, r3
 800baa4:	9c07      	ldr	r4, [sp, #28]
 800baa6:	10ab      	asrs	r3, r5, #2
 800baa8:	f303 030f 	ssat	r3, #16, r3
 800baac:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800bab0:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800bab2:	3201      	adds	r2, #1
 800bab4:	4293      	cmp	r3, r2
 800bab6:	dd13      	ble.n	800bae0 <D80_GENERIC+0x244>
 800bab8:	9b00      	ldr	r3, [sp, #0]
 800baba:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800babe:	f1bc 0f01 	cmp.w	ip, #1
 800bac2:	f47f af0b 	bne.w	800b8dc <D80_GENERIC+0x40>
 800bac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bac8:	6884      	ldr	r4, [r0, #8]
 800baca:	069b      	lsls	r3, r3, #26
 800bacc:	e890 0082 	ldmia.w	r0, {r1, r7}
 800bad0:	f100 000a 	add.w	r0, r0, #10
 800bad4:	f57f af3a 	bpl.w	800b94c <D80_GENERIC+0xb0>
 800bad8:	ba49      	rev16	r1, r1
 800bada:	ba7f      	rev16	r7, r7
 800badc:	ba64      	rev16	r4, r4
 800bade:	e735      	b.n	800b94c <D80_GENERIC+0xb0>
 800bae0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bae4:	4632      	mov	r2, r6
 800bae6:	9b02      	ldr	r3, [sp, #8]
 800bae8:	6093      	str	r3, [r2, #8]
 800baea:	9b01      	ldr	r3, [sp, #4]
 800baec:	60d3      	str	r3, [r2, #12]
 800baee:	9b04      	ldr	r3, [sp, #16]
 800baf0:	6113      	str	r3, [r2, #16]
 800baf2:	9b05      	ldr	r3, [sp, #20]
 800baf4:	6153      	str	r3, [r2, #20]
 800baf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baf8:	f8c2 b01c 	str.w	fp, [r2, #28]
 800bafc:	2000      	movs	r0, #0
 800bafe:	6193      	str	r3, [r2, #24]
 800bb00:	b00b      	add	sp, #44	; 0x2c
 800bb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb06:	bf00      	nop
 800bb08:	002d0024 	.word	0x002d0024
 800bb0c:	001c0015 	.word	0x001c0015
 800bb10:	000f000a 	.word	0x000f000a
 800bb14:	00060003 	.word	0x00060003
 800bb18:	0037003f 	.word	0x0037003f
 800bb1c:	00450049 	.word	0x00450049
 800bb20:	00490045 	.word	0x00490045
 800bb24:	003f0037 	.word	0x003f0037
 800bb28:	00030006 	.word	0x00030006
 800bb2c:	000a000f 	.word	0x000a000f
 800bb30:	0015001c 	.word	0x0015001c
 800bb34:	0024002d 	.word	0x0024002d
 800bb38:	20000000 	.word	0x20000000

0800bb3c <D128_GENERIC>:
 800bb3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb40:	b093      	sub	sp, #76	; 0x4c
 800bb42:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bb44:	9005      	str	r0, [sp, #20]
 800bb46:	4610      	mov	r0, r2
 800bb48:	9201      	str	r2, [sp, #4]
 800bb4a:	6912      	ldr	r2, [r2, #16]
 800bb4c:	920c      	str	r2, [sp, #48]	; 0x30
 800bb4e:	4602      	mov	r2, r0
 800bb50:	6940      	ldr	r0, [r0, #20]
 800bb52:	900d      	str	r0, [sp, #52]	; 0x34
 800bb54:	4610      	mov	r0, r2
 800bb56:	4614      	mov	r4, r2
 800bb58:	6992      	ldr	r2, [r2, #24]
 800bb5a:	9211      	str	r2, [sp, #68]	; 0x44
 800bb5c:	69c2      	ldr	r2, [r0, #28]
 800bb5e:	9202      	str	r2, [sp, #8]
 800bb60:	68e2      	ldr	r2, [r4, #12]
 800bb62:	6880      	ldr	r0, [r0, #8]
 800bb64:	9203      	str	r2, [sp, #12]
 800bb66:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800bb68:	9004      	str	r0, [sp, #16]
 800bb6a:	920e      	str	r2, [sp, #56]	; 0x38
 800bb6c:	910f      	str	r1, [sp, #60]	; 0x3c
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	f000 819b 	beq.w	800beaa <D128_GENERIC+0x36e>
 800bb74:	6a23      	ldr	r3, [r4, #32]
 800bb76:	9310      	str	r3, [sp, #64]	; 0x40
 800bb78:	2300      	movs	r3, #0
 800bb7a:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800bf24 <D128_GENERIC+0x3e8>
 800bb7e:	9306      	str	r3, [sp, #24]
 800bb80:	e17a      	b.n	800be78 <D128_GENERIC+0x33c>
 800bb82:	b2d2      	uxtb	r2, r2
 800bb84:	9d05      	ldr	r5, [sp, #20]
 800bb86:	b214      	sxth	r4, r2
 800bb88:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800bb8c:	4250      	negs	r0, r2
 800bb8e:	eb05 010a 	add.w	r1, r5, sl
 800bb92:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb96:	eb01 0800 	add.w	r8, r1, r0
 800bb9a:	eb0b 0c04 	add.w	ip, fp, r4
 800bb9e:	eb08 070c 	add.w	r7, r8, ip
 800bba2:	183b      	adds	r3, r7, r0
 800bba4:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800bba8:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800bbac:	eb0e 0604 	add.w	r6, lr, r4
 800bbb0:	9307      	str	r3, [sp, #28]
 800bbb2:	1833      	adds	r3, r6, r0
 800bbb4:	9305      	str	r3, [sp, #20]
 800bbb6:	462b      	mov	r3, r5
 800bbb8:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800bbbc:	f8cd a020 	str.w	sl, [sp, #32]
 800bbc0:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800bbc4:	f813 c002 	ldrb.w	ip, [r3, r2]
 800bbc8:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800bbcc:	5c3a      	ldrb	r2, [r7, r0]
 800bbce:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800bbd2:	781f      	ldrb	r7, [r3, #0]
 800bbd4:	9b07      	ldr	r3, [sp, #28]
 800bbd6:	9d05      	ldr	r5, [sp, #20]
 800bbd8:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800bbdc:	5c09      	ldrb	r1, [r1, r0]
 800bbde:	9709      	str	r7, [sp, #36]	; 0x24
 800bbe0:	9307      	str	r3, [sp, #28]
 800bbe2:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800bbe6:	5c33      	ldrb	r3, [r6, r0]
 800bbe8:	0412      	lsls	r2, r2, #16
 800bbea:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800bbee:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800bbf2:	9d08      	ldr	r5, [sp, #32]
 800bbf4:	eb06 0a04 	add.w	sl, r6, r4
 800bbf8:	0409      	lsls	r1, r1, #16
 800bbfa:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800bbfe:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800bc02:	5d36      	ldrb	r6, [r6, r4]
 800bc04:	9c05      	ldr	r4, [sp, #20]
 800bc06:	042d      	lsls	r5, r5, #16
 800bc08:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800bc0c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800bc10:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800bc14:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800bc18:	eb0a 0c00 	add.w	ip, sl, r0
 800bc1c:	041b      	lsls	r3, r3, #16
 800bc1e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800bc22:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800bc26:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800bc2a:	9d07      	ldr	r5, [sp, #28]
 800bc2c:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800bc30:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800bc34:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bc36:	4458      	add	r0, fp
 800bc38:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800bc3c:	9005      	str	r0, [sp, #20]
 800bc3e:	4439      	add	r1, r7
 800bc40:	442a      	add	r2, r5
 800bc42:	44b2      	add	sl, r6
 800bc44:	1918      	adds	r0, r3, r4
 800bc46:	b2cb      	uxtb	r3, r1
 800bc48:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800bc4c:	9e02      	ldr	r6, [sp, #8]
 800bc4e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bc52:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800bc56:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800bc5a:	441e      	add	r6, r3
 800bc5c:	0e09      	lsrs	r1, r1, #24
 800bc5e:	4633      	mov	r3, r6
 800bc60:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800bc64:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800bc68:	b2d4      	uxtb	r4, r2
 800bc6a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800bc6e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800bc72:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800bc76:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800bc7a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc7e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800bc82:	0e12      	lsrs	r2, r2, #24
 800bc84:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800bc88:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800bc8c:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800bc90:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800bc94:	9702      	str	r7, [sp, #8]
 800bc96:	b2c2      	uxtb	r2, r0
 800bc98:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800bc9c:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800bca0:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800bca4:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800bca8:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800bcac:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800bcb0:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800bcb4:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800bcb8:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800bcbc:	0e00      	lsrs	r0, r0, #24
 800bcbe:	fa5f f68a 	uxtb.w	r6, sl
 800bcc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bcc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc8:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800bccc:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800bcd0:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800bcd4:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800bcd8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bcdc:	950a      	str	r5, [sp, #40]	; 0x28
 800bcde:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800bce2:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800bce6:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800bcea:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bcee:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800bcf2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bcf6:	920b      	str	r2, [sp, #44]	; 0x2c
 800bcf8:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800bcfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcfe:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800bd02:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bd06:	9307      	str	r3, [sp, #28]
 800bd08:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800bd0c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800bd10:	9b02      	ldr	r3, [sp, #8]
 800bd12:	f8cd c008 	str.w	ip, [sp, #8]
 800bd16:	4694      	mov	ip, r2
 800bd18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd1a:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800bd1e:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800bd22:	9a02      	ldr	r2, [sp, #8]
 800bd24:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bd28:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800bd2c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bd30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bd32:	f8cd a020 	str.w	sl, [sp, #32]
 800bd36:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800bd3a:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800bd3e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bd42:	9b07      	ldr	r3, [sp, #28]
 800bd44:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bd48:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800bd4c:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800bd50:	9a08      	ldr	r2, [sp, #32]
 800bd52:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bd56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bd5a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800bd5e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bd62:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800bd66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800bd6a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800bd6e:	0a96      	lsrs	r6, r2, #10
 800bd70:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bd74:	9602      	str	r6, [sp, #8]
 800bd76:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800bd7a:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800bd7e:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800bd82:	4e53      	ldr	r6, [pc, #332]	; (800bed0 <D128_GENERIC+0x394>)
 800bd84:	9f03      	ldr	r7, [sp, #12]
 800bd86:	fb2c 7606 	smlad	r6, ip, r6, r7
 800bd8a:	4f52      	ldr	r7, [pc, #328]	; (800bed4 <D128_GENERIC+0x398>)
 800bd8c:	fb2a 6607 	smlad	r6, sl, r7, r6
 800bd90:	4f51      	ldr	r7, [pc, #324]	; (800bed8 <D128_GENERIC+0x39c>)
 800bd92:	fb21 6607 	smlad	r6, r1, r7, r6
 800bd96:	4f51      	ldr	r7, [pc, #324]	; (800bedc <D128_GENERIC+0x3a0>)
 800bd98:	fb24 6607 	smlad	r6, r4, r7, r6
 800bd9c:	4f50      	ldr	r7, [pc, #320]	; (800bee0 <D128_GENERIC+0x3a4>)
 800bd9e:	fb28 6607 	smlad	r6, r8, r7, r6
 800bda2:	4f50      	ldr	r7, [pc, #320]	; (800bee4 <D128_GENERIC+0x3a8>)
 800bda4:	fb20 6607 	smlad	r6, r0, r7, r6
 800bda8:	4f4f      	ldr	r7, [pc, #316]	; (800bee8 <D128_GENERIC+0x3ac>)
 800bdaa:	fb23 6607 	smlad	r6, r3, r7, r6
 800bdae:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800bdb2:	fb25 6607 	smlad	r6, r5, r7, r6
 800bdb6:	4f4d      	ldr	r7, [pc, #308]	; (800beec <D128_GENERIC+0x3b0>)
 800bdb8:	9a04      	ldr	r2, [sp, #16]
 800bdba:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800bdbe:	4a4c      	ldr	r2, [pc, #304]	; (800bef0 <D128_GENERIC+0x3b4>)
 800bdc0:	fb2a ee02 	smlad	lr, sl, r2, lr
 800bdc4:	4f4b      	ldr	r7, [pc, #300]	; (800bef4 <D128_GENERIC+0x3b8>)
 800bdc6:	fb21 ee07 	smlad	lr, r1, r7, lr
 800bdca:	4f4b      	ldr	r7, [pc, #300]	; (800bef8 <D128_GENERIC+0x3bc>)
 800bdcc:	fb24 ee07 	smlad	lr, r4, r7, lr
 800bdd0:	4f4a      	ldr	r7, [pc, #296]	; (800befc <D128_GENERIC+0x3c0>)
 800bdd2:	fb28 ee07 	smlad	lr, r8, r7, lr
 800bdd6:	4f4a      	ldr	r7, [pc, #296]	; (800bf00 <D128_GENERIC+0x3c4>)
 800bdd8:	fb20 ee07 	smlad	lr, r0, r7, lr
 800bddc:	4f49      	ldr	r7, [pc, #292]	; (800bf04 <D128_GENERIC+0x3c8>)
 800bdde:	fb23 e707 	smlad	r7, r3, r7, lr
 800bde2:	f8df e144 	ldr.w	lr, [pc, #324]	; 800bf28 <D128_GENERIC+0x3ec>
 800bde6:	fb25 720e 	smlad	r2, r5, lr, r7
 800bdea:	f04f 0b01 	mov.w	fp, #1
 800bdee:	9203      	str	r2, [sp, #12]
 800bdf0:	fb2c fb0b 	smuad	fp, ip, fp
 800bdf4:	4f44      	ldr	r7, [pc, #272]	; (800bf08 <D128_GENERIC+0x3cc>)
 800bdf6:	fb2a ba07 	smlad	sl, sl, r7, fp
 800bdfa:	4f44      	ldr	r7, [pc, #272]	; (800bf0c <D128_GENERIC+0x3d0>)
 800bdfc:	fb21 aa07 	smlad	sl, r1, r7, sl
 800be00:	4f43      	ldr	r7, [pc, #268]	; (800bf10 <D128_GENERIC+0x3d4>)
 800be02:	fb24 aa07 	smlad	sl, r4, r7, sl
 800be06:	4f43      	ldr	r7, [pc, #268]	; (800bf14 <D128_GENERIC+0x3d8>)
 800be08:	fb28 a707 	smlad	r7, r8, r7, sl
 800be0c:	4a42      	ldr	r2, [pc, #264]	; (800bf18 <D128_GENERIC+0x3dc>)
 800be0e:	fb20 7702 	smlad	r7, r0, r2, r7
 800be12:	4a42      	ldr	r2, [pc, #264]	; (800bf1c <D128_GENERIC+0x3e0>)
 800be14:	fb23 7702 	smlad	r7, r3, r2, r7
 800be18:	4b41      	ldr	r3, [pc, #260]	; (800bf20 <D128_GENERIC+0x3e4>)
 800be1a:	fb25 7303 	smlad	r3, r5, r3, r7
 800be1e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800be20:	9304      	str	r3, [sp, #16]
 800be22:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800be26:	b185      	cbz	r5, 800be4a <D128_GENERIC+0x30e>
 800be28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800be2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800be2c:	960d      	str	r6, [sp, #52]	; 0x34
 800be2e:	4432      	add	r2, r6
 800be30:	1a52      	subs	r2, r2, r1
 800be32:	17d1      	asrs	r1, r2, #31
 800be34:	fba2 2305 	umull	r2, r3, r2, r5
 800be38:	fb05 3301 	mla	r3, r5, r1, r3
 800be3c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800be40:	f143 0300 	adc.w	r3, r3, #0
 800be44:	005b      	lsls	r3, r3, #1
 800be46:	930c      	str	r3, [sp, #48]	; 0x30
 800be48:	461e      	mov	r6, r3
 800be4a:	9801      	ldr	r0, [sp, #4]
 800be4c:	9c06      	ldr	r4, [sp, #24]
 800be4e:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800be50:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800be52:	01f6      	lsls	r6, r6, #7
 800be54:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800be58:	2300      	movs	r3, #0
 800be5a:	fbc5 2306 	smlal	r2, r3, r5, r6
 800be5e:	fb04 f101 	mul.w	r1, r4, r1
 800be62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be64:	109b      	asrs	r3, r3, #2
 800be66:	f303 030f 	ssat	r3, #16, r3
 800be6a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800be6e:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800be70:	1c62      	adds	r2, r4, #1
 800be72:	4293      	cmp	r3, r2
 800be74:	9206      	str	r2, [sp, #24]
 800be76:	dd18      	ble.n	800beaa <D128_GENERIC+0x36e>
 800be78:	9b01      	ldr	r3, [sp, #4]
 800be7a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800be7c:	2a01      	cmp	r2, #1
 800be7e:	f47f ae80 	bne.w	800bb82 <D128_GENERIC+0x46>
 800be82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be84:	9d05      	ldr	r5, [sp, #20]
 800be86:	069b      	lsls	r3, r3, #26
 800be88:	6829      	ldr	r1, [r5, #0]
 800be8a:	686a      	ldr	r2, [r5, #4]
 800be8c:	68a8      	ldr	r0, [r5, #8]
 800be8e:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800be92:	f105 0410 	add.w	r4, r5, #16
 800be96:	d506      	bpl.n	800bea6 <D128_GENERIC+0x36a>
 800be98:	ba49      	rev16	r1, r1
 800be9a:	ba52      	rev16	r2, r2
 800be9c:	ba40      	rev16	r0, r0
 800be9e:	fa9a fa9a 	rev16.w	sl, sl
 800bea2:	9405      	str	r4, [sp, #20]
 800bea4:	e6cf      	b.n	800bc46 <D128_GENERIC+0x10a>
 800bea6:	9405      	str	r4, [sp, #20]
 800bea8:	e6cd      	b.n	800bc46 <D128_GENERIC+0x10a>
 800beaa:	9a01      	ldr	r2, [sp, #4]
 800beac:	9904      	ldr	r1, [sp, #16]
 800beae:	6091      	str	r1, [r2, #8]
 800beb0:	9903      	ldr	r1, [sp, #12]
 800beb2:	60d1      	str	r1, [r2, #12]
 800beb4:	9b02      	ldr	r3, [sp, #8]
 800beb6:	61d3      	str	r3, [r2, #28]
 800beb8:	4611      	mov	r1, r2
 800beba:	4613      	mov	r3, r2
 800bebc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bebe:	610a      	str	r2, [r1, #16]
 800bec0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bec2:	6159      	str	r1, [r3, #20]
 800bec4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bec6:	6199      	str	r1, [r3, #24]
 800bec8:	2000      	movs	r0, #0
 800beca:	b013      	add	sp, #76	; 0x4c
 800becc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bed0:	00780069 	.word	0x00780069
 800bed4:	005b004e 	.word	0x005b004e
 800bed8:	00420037 	.word	0x00420037
 800bedc:	002d0024 	.word	0x002d0024
 800bee0:	001c0015 	.word	0x001c0015
 800bee4:	000f000a 	.word	0x000f000a
 800bee8:	00060003 	.word	0x00060003
 800beec:	00880096 	.word	0x00880096
 800bef0:	00a200ac 	.word	0x00a200ac
 800bef4:	00b400ba 	.word	0x00b400ba
 800bef8:	00be00c0 	.word	0x00be00c0
 800befc:	00c000be 	.word	0x00c000be
 800bf00:	00ba00b4 	.word	0x00ba00b4
 800bf04:	00ac00a2 	.word	0x00ac00a2
 800bf08:	00030006 	.word	0x00030006
 800bf0c:	000a000f 	.word	0x000a000f
 800bf10:	0015001c 	.word	0x0015001c
 800bf14:	0024002d 	.word	0x0024002d
 800bf18:	00370042 	.word	0x00370042
 800bf1c:	004e005b 	.word	0x004e005b
 800bf20:	00690078 	.word	0x00690078
 800bf24:	20000000 	.word	0x20000000
 800bf28:	00960088 	.word	0x00960088

0800bf2c <D16_1CH_HTONS_VOL_HP>:
 800bf2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf30:	4691      	mov	r9, r2
 800bf32:	b083      	sub	sp, #12
 800bf34:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800bf36:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800bf3a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800bf3e:	9300      	str	r3, [sp, #0]
 800bf40:	4680      	mov	r8, r0
 800bf42:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800bf46:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800bf4a:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf4e:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800bf52:	9401      	str	r4, [sp, #4]
 800bf54:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800bf58:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800bf5c:	2a00      	cmp	r2, #0
 800bf5e:	d04e      	beq.n	800bffe <D16_1CH_HTONS_VOL_HP+0xd2>
 800bf60:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800c00c <D16_1CH_HTONS_VOL_HP+0xe0>
 800bf64:	1e8c      	subs	r4, r1, #2
 800bf66:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800bf6a:	f858 2b02 	ldr.w	r2, [r8], #2
 800bf6e:	ba52      	rev16	r2, r2
 800bf70:	b2d6      	uxtb	r6, r2
 800bf72:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800bf76:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800bf7a:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800bf7e:	4413      	add	r3, r2
 800bf80:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800bf84:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800bf88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800bf90:	0a93      	lsrs	r3, r2, #10
 800bf92:	4a1c      	ldr	r2, [pc, #112]	; (800c004 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800bf94:	fb21 5202 	smlad	r2, r1, r2, r5
 800bf98:	4d1b      	ldr	r5, [pc, #108]	; (800c008 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800bf9a:	fb21 f505 	smuad	r5, r1, r5
 800bf9e:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800bfa2:	4410      	add	r0, r2
 800bfa4:	1bc0      	subs	r0, r0, r7
 800bfa6:	17c7      	asrs	r7, r0, #31
 800bfa8:	fba0 010e 	umull	r0, r1, r0, lr
 800bfac:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800bfb0:	fb0e 1107 	mla	r1, lr, r7, r1
 800bfb4:	f141 0100 	adc.w	r1, r1, #0
 800bfb8:	0448      	lsls	r0, r1, #17
 800bfba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bfbe:	2700      	movs	r7, #0
 800bfc0:	fbc0 670a 	smlal	r6, r7, r0, sl
 800bfc4:	45d8      	cmp	r8, fp
 800bfc6:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800bfca:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800bfce:	4617      	mov	r7, r2
 800bfd0:	f301 010f 	ssat	r1, #16, r1
 800bfd4:	f824 1f02 	strh.w	r1, [r4, #2]!
 800bfd8:	d1c7      	bne.n	800bf6a <D16_1CH_HTONS_VOL_HP+0x3e>
 800bfda:	9901      	ldr	r1, [sp, #4]
 800bfdc:	f8c9 301c 	str.w	r3, [r9, #28]
 800bfe0:	9b00      	ldr	r3, [sp, #0]
 800bfe2:	f8c9 0010 	str.w	r0, [r9, #16]
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	f8c9 5008 	str.w	r5, [r9, #8]
 800bfec:	f8c9 100c 	str.w	r1, [r9, #12]
 800bff0:	f8c9 2014 	str.w	r2, [r9, #20]
 800bff4:	f8c9 3018 	str.w	r3, [r9, #24]
 800bff8:	b003      	add	sp, #12
 800bffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffe:	463a      	mov	r2, r7
 800c000:	4621      	mov	r1, r4
 800c002:	e7eb      	b.n	800bfdc <D16_1CH_HTONS_VOL_HP+0xb0>
 800c004:	00030001 	.word	0x00030001
 800c008:	00010003 	.word	0x00010003
 800c00c:	20000000 	.word	0x20000000

0800c010 <D24_1CH_HTONS_VOL_HP>:
 800c010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c014:	b089      	sub	sp, #36	; 0x24
 800c016:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c018:	6996      	ldr	r6, [r2, #24]
 800c01a:	9304      	str	r3, [sp, #16]
 800c01c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800c01e:	9207      	str	r2, [sp, #28]
 800c020:	6915      	ldr	r5, [r2, #16]
 800c022:	6954      	ldr	r4, [r2, #20]
 800c024:	9606      	str	r6, [sp, #24]
 800c026:	6893      	ldr	r3, [r2, #8]
 800c028:	69d6      	ldr	r6, [r2, #28]
 800c02a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800c02e:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800c032:	9a04      	ldr	r2, [sp, #16]
 800c034:	9705      	str	r7, [sp, #20]
 800c036:	2a00      	cmp	r2, #0
 800c038:	d07e      	beq.n	800c138 <D24_1CH_HTONS_VOL_HP+0x128>
 800c03a:	f1a1 0b02 	sub.w	fp, r1, #2
 800c03e:	2700      	movs	r7, #0
 800c040:	46a8      	mov	r8, r5
 800c042:	f8cd b004 	str.w	fp, [sp, #4]
 800c046:	4655      	mov	r5, sl
 800c048:	46e3      	mov	fp, ip
 800c04a:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800c144 <D24_1CH_HTONS_VOL_HP+0x134>
 800c04e:	46ba      	mov	sl, r7
 800c050:	469c      	mov	ip, r3
 800c052:	e055      	b.n	800c100 <D24_1CH_HTONS_VOL_HP+0xf0>
 800c054:	7802      	ldrb	r2, [r0, #0]
 800c056:	78c3      	ldrb	r3, [r0, #3]
 800c058:	7841      	ldrb	r1, [r0, #1]
 800c05a:	0212      	lsls	r2, r2, #8
 800c05c:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800c060:	440b      	add	r3, r1
 800c062:	3002      	adds	r0, #2
 800c064:	b2d9      	uxtb	r1, r3
 800c066:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800c06a:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800c06e:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800c072:	0c1b      	lsrs	r3, r3, #16
 800c074:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800c078:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800c07c:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800c080:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800c084:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800c088:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800c08c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800c090:	4a2a      	ldr	r2, [pc, #168]	; (800c13c <D24_1CH_HTONS_VOL_HP+0x12c>)
 800c092:	fb23 b102 	smlad	r1, r3, r2, fp
 800c096:	4a2a      	ldr	r2, [pc, #168]	; (800c140 <D24_1CH_HTONS_VOL_HP+0x130>)
 800c098:	fb23 cb02 	smlad	fp, r3, r2, ip
 800c09c:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800c0a0:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800c0a4:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	fb23 f702 	smuad	r7, r3, r2
 800c0ae:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800c0b2:	eb01 0208 	add.w	r2, r1, r8
 800c0b6:	1b12      	subs	r2, r2, r4
 800c0b8:	17d4      	asrs	r4, r2, #31
 800c0ba:	fba2 2305 	umull	r2, r3, r2, r5
 800c0be:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c0c2:	fb05 3304 	mla	r3, r5, r4, r3
 800c0c6:	f143 0300 	adc.w	r3, r3, #0
 800c0ca:	9c05      	ldr	r4, [sp, #20]
 800c0cc:	03da      	lsls	r2, r3, #15
 800c0ce:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c0d2:	f04f 0900 	mov.w	r9, #0
 800c0d6:	fbc4 8902 	smlal	r8, r9, r4, r2
 800c0da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c0de:	9a01      	ldr	r2, [sp, #4]
 800c0e0:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800c0e4:	9b03      	ldr	r3, [sp, #12]
 800c0e6:	109b      	asrs	r3, r3, #2
 800c0e8:	f303 030f 	ssat	r3, #16, r3
 800c0ec:	f822 3f02 	strh.w	r3, [r2, #2]!
 800c0f0:	9b04      	ldr	r3, [sp, #16]
 800c0f2:	9201      	str	r2, [sp, #4]
 800c0f4:	f10a 0a01 	add.w	sl, sl, #1
 800c0f8:	459a      	cmp	sl, r3
 800c0fa:	44bc      	add	ip, r7
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	d00b      	beq.n	800c118 <D24_1CH_HTONS_VOL_HP+0x108>
 800c100:	f01a 0f01 	tst.w	sl, #1
 800c104:	d0a6      	beq.n	800c054 <D24_1CH_HTONS_VOL_HP+0x44>
 800c106:	78c2      	ldrb	r2, [r0, #3]
 800c108:	7883      	ldrb	r3, [r0, #2]
 800c10a:	f810 1b04 	ldrb.w	r1, [r0], #4
 800c10e:	0212      	lsls	r2, r2, #8
 800c110:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800c114:	440b      	add	r3, r1
 800c116:	e7a5      	b.n	800c064 <D24_1CH_HTONS_VOL_HP+0x54>
 800c118:	4663      	mov	r3, ip
 800c11a:	4645      	mov	r5, r8
 800c11c:	46dc      	mov	ip, fp
 800c11e:	9807      	ldr	r0, [sp, #28]
 800c120:	6141      	str	r1, [r0, #20]
 800c122:	9906      	ldr	r1, [sp, #24]
 800c124:	6083      	str	r3, [r0, #8]
 800c126:	f8c0 c00c 	str.w	ip, [r0, #12]
 800c12a:	61c6      	str	r6, [r0, #28]
 800c12c:	6105      	str	r5, [r0, #16]
 800c12e:	6181      	str	r1, [r0, #24]
 800c130:	2000      	movs	r0, #0
 800c132:	b009      	add	sp, #36	; 0x24
 800c134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c138:	4621      	mov	r1, r4
 800c13a:	e7f0      	b.n	800c11e <D24_1CH_HTONS_VOL_HP+0x10e>
 800c13c:	00030001 	.word	0x00030001
 800c140:	00060007 	.word	0x00060007
 800c144:	20000000 	.word	0x20000000

0800c148 <D32_1CH_HTONS_VOL_HP>:
 800c148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14c:	4692      	mov	sl, r2
 800c14e:	b087      	sub	sp, #28
 800c150:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c152:	f8da 3018 	ldr.w	r3, [sl, #24]
 800c156:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800c15a:	9304      	str	r3, [sp, #16]
 800c15c:	f8da 4010 	ldr.w	r4, [sl, #16]
 800c160:	f8da 8014 	ldr.w	r8, [sl, #20]
 800c164:	f8da 601c 	ldr.w	r6, [sl, #28]
 800c168:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c16c:	f8da e00c 	ldr.w	lr, [sl, #12]
 800c170:	9501      	str	r5, [sp, #4]
 800c172:	f8da c020 	ldr.w	ip, [sl, #32]
 800c176:	2a00      	cmp	r2, #0
 800c178:	d07b      	beq.n	800c272 <D32_1CH_HTONS_VOL_HP+0x12a>
 800c17a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c17e:	4f3e      	ldr	r7, [pc, #248]	; (800c278 <D32_1CH_HTONS_VOL_HP+0x130>)
 800c180:	f8cd c00c 	str.w	ip, [sp, #12]
 800c184:	9202      	str	r2, [sp, #8]
 800c186:	460d      	mov	r5, r1
 800c188:	46a1      	mov	r9, r4
 800c18a:	4684      	mov	ip, r0
 800c18c:	f8cd a014 	str.w	sl, [sp, #20]
 800c190:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c194:	ba49      	rev16	r1, r1
 800c196:	b2c8      	uxtb	r0, r1
 800c198:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800c19c:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800c1a0:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800c1a4:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800c1a8:	0e09      	lsrs	r1, r1, #24
 800c1aa:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800c1ae:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800c1b2:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800c1b6:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800c1ba:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800c1be:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800c1c2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c1c6:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800c1ca:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c1ce:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c1d2:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800c1d6:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800c1da:	4a28      	ldr	r2, [pc, #160]	; (800c27c <D32_1CH_HTONS_VOL_HP+0x134>)
 800c1dc:	fb20 e202 	smlad	r2, r0, r2, lr
 800c1e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800c1e4:	fb2a 2101 	smlad	r1, sl, r1, r2
 800c1e8:	4a25      	ldr	r2, [pc, #148]	; (800c280 <D32_1CH_HTONS_VOL_HP+0x138>)
 800c1ea:	fb20 3302 	smlad	r3, r0, r2, r3
 800c1ee:	4a25      	ldr	r2, [pc, #148]	; (800c284 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800c1f0:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	fb20 f003 	smuad	r0, r0, r3
 800c1fa:	4b23      	ldr	r3, [pc, #140]	; (800c288 <D32_1CH_HTONS_VOL_HP+0x140>)
 800c1fc:	fb2a 0303 	smlad	r3, sl, r3, r0
 800c200:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800c204:	9c03      	ldr	r4, [sp, #12]
 800c206:	eb02 0009 	add.w	r0, r2, r9
 800c20a:	eba0 0008 	sub.w	r0, r0, r8
 800c20e:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800c212:	fba0 0104 	umull	r0, r1, r0, r4
 800c216:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800c21a:	fb04 110b 	mla	r1, r4, fp, r1
 800c21e:	f141 0100 	adc.w	r1, r1, #0
 800c222:	9c01      	ldr	r4, [sp, #4]
 800c224:	0388      	lsls	r0, r1, #14
 800c226:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c22a:	f04f 0900 	mov.w	r9, #0
 800c22e:	fbc0 8904 	smlal	r8, r9, r0, r4
 800c232:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800c236:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800c23a:	f300 000f 	ssat	r0, #16, r0
 800c23e:	9902      	ldr	r1, [sp, #8]
 800c240:	f825 0b02 	strh.w	r0, [r5], #2
 800c244:	428d      	cmp	r5, r1
 800c246:	4690      	mov	r8, r2
 800c248:	d1a2      	bne.n	800c190 <D32_1CH_HTONS_VOL_HP+0x48>
 800c24a:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c24e:	464c      	mov	r4, r9
 800c250:	f8ca 3008 	str.w	r3, [sl, #8]
 800c254:	9b04      	ldr	r3, [sp, #16]
 800c256:	f8ca e00c 	str.w	lr, [sl, #12]
 800c25a:	2000      	movs	r0, #0
 800c25c:	f8ca 601c 	str.w	r6, [sl, #28]
 800c260:	f8ca 4010 	str.w	r4, [sl, #16]
 800c264:	f8ca 2014 	str.w	r2, [sl, #20]
 800c268:	f8ca 3018 	str.w	r3, [sl, #24]
 800c26c:	b007      	add	sp, #28
 800c26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c272:	4642      	mov	r2, r8
 800c274:	e7ec      	b.n	800c250 <D32_1CH_HTONS_VOL_HP+0x108>
 800c276:	bf00      	nop
 800c278:	20000000 	.word	0x20000000
 800c27c:	00060003 	.word	0x00060003
 800c280:	000a000c 	.word	0x000a000c
 800c284:	000c000a 	.word	0x000c000a
 800c288:	00030006 	.word	0x00030006

0800c28c <D48_1CH_HTONS_VOL_HP>:
 800c28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c290:	4613      	mov	r3, r2
 800c292:	461c      	mov	r4, r3
 800c294:	b087      	sub	sp, #28
 800c296:	4625      	mov	r5, r4
 800c298:	4626      	mov	r6, r4
 800c29a:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800c29c:	9205      	str	r2, [sp, #20]
 800c29e:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c2a0:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800c2a4:	9501      	str	r5, [sp, #4]
 800c2a6:	4680      	mov	r8, r0
 800c2a8:	6a35      	ldr	r5, [r6, #32]
 800c2aa:	6918      	ldr	r0, [r3, #16]
 800c2ac:	699b      	ldr	r3, [r3, #24]
 800c2ae:	9304      	str	r3, [sp, #16]
 800c2b0:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800c2b4:	68a3      	ldr	r3, [r4, #8]
 800c2b6:	9502      	str	r5, [sp, #8]
 800c2b8:	68e4      	ldr	r4, [r4, #12]
 800c2ba:	2a00      	cmp	r2, #0
 800c2bc:	f000 808c 	beq.w	800c3d8 <D48_1CH_HTONS_VOL_HP+0x14c>
 800c2c0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c2c4:	4d45      	ldr	r5, [pc, #276]	; (800c3dc <D48_1CH_HTONS_VOL_HP+0x150>)
 800c2c6:	9203      	str	r2, [sp, #12]
 800c2c8:	468c      	mov	ip, r1
 800c2ca:	e898 0044 	ldmia.w	r8, {r2, r6}
 800c2ce:	f108 0806 	add.w	r8, r8, #6
 800c2d2:	ba52      	rev16	r2, r2
 800c2d4:	ba76      	rev16	r6, r6
 800c2d6:	b2d7      	uxtb	r7, r2
 800c2d8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c2dc:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800c2e0:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800c2e4:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800c2e8:	0e12      	lsrs	r2, r2, #24
 800c2ea:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800c2ee:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800c2f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800c2f6:	fa5f fb86 	uxtb.w	fp, r6
 800c2fa:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800c2fe:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800c302:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800c306:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800c30a:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800c30e:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800c312:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800c316:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800c31a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c31e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c322:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800c326:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c32a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c32e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c332:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800c336:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800c33a:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800c33e:	4a28      	ldr	r2, [pc, #160]	; (800c3e0 <D48_1CH_HTONS_VOL_HP+0x154>)
 800c340:	fb2a 4202 	smlad	r2, sl, r2, r4
 800c344:	4927      	ldr	r1, [pc, #156]	; (800c3e4 <D48_1CH_HTONS_VOL_HP+0x158>)
 800c346:	fb27 2201 	smlad	r2, r7, r1, r2
 800c34a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800c34e:	fb26 2201 	smlad	r2, r6, r1, r2
 800c352:	4925      	ldr	r1, [pc, #148]	; (800c3e8 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800c354:	fb2a 3401 	smlad	r4, sl, r1, r3
 800c358:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800c35c:	fb27 4403 	smlad	r4, r7, r3, r4
 800c360:	4b22      	ldr	r3, [pc, #136]	; (800c3ec <D48_1CH_HTONS_VOL_HP+0x160>)
 800c362:	fb26 4403 	smlad	r4, r6, r3, r4
 800c366:	2101      	movs	r1, #1
 800c368:	fb2a fa01 	smuad	sl, sl, r1
 800c36c:	4b20      	ldr	r3, [pc, #128]	; (800c3f0 <D48_1CH_HTONS_VOL_HP+0x164>)
 800c36e:	fb27 a703 	smlad	r7, r7, r3, sl
 800c372:	4b20      	ldr	r3, [pc, #128]	; (800c3f4 <D48_1CH_HTONS_VOL_HP+0x168>)
 800c374:	fb26 7303 	smlad	r3, r6, r3, r7
 800c378:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800c37c:	9e02      	ldr	r6, [sp, #8]
 800c37e:	9f01      	ldr	r7, [sp, #4]
 800c380:	4410      	add	r0, r2
 800c382:	eba0 0009 	sub.w	r0, r0, r9
 800c386:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800c38a:	fba0 0106 	umull	r0, r1, r0, r6
 800c38e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800c392:	fb06 110a 	mla	r1, r6, sl, r1
 800c396:	f141 0100 	adc.w	r1, r1, #0
 800c39a:	0308      	lsls	r0, r1, #12
 800c39c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800c3a0:	f04f 0a00 	mov.w	sl, #0
 800c3a4:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800c3a8:	4657      	mov	r7, sl
 800c3aa:	10b8      	asrs	r0, r7, #2
 800c3ac:	f300 000f 	ssat	r0, #16, r0
 800c3b0:	f82c 0b02 	strh.w	r0, [ip], #2
 800c3b4:	0048      	lsls	r0, r1, #1
 800c3b6:	9903      	ldr	r1, [sp, #12]
 800c3b8:	458c      	cmp	ip, r1
 800c3ba:	4691      	mov	r9, r2
 800c3bc:	d185      	bne.n	800c2ca <D48_1CH_HTONS_VOL_HP+0x3e>
 800c3be:	9d05      	ldr	r5, [sp, #20]
 800c3c0:	616a      	str	r2, [r5, #20]
 800c3c2:	9a04      	ldr	r2, [sp, #16]
 800c3c4:	6128      	str	r0, [r5, #16]
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	60ab      	str	r3, [r5, #8]
 800c3ca:	60ec      	str	r4, [r5, #12]
 800c3cc:	f8c5 e01c 	str.w	lr, [r5, #28]
 800c3d0:	61aa      	str	r2, [r5, #24]
 800c3d2:	b007      	add	sp, #28
 800c3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d8:	464a      	mov	r2, r9
 800c3da:	e7f0      	b.n	800c3be <D48_1CH_HTONS_VOL_HP+0x132>
 800c3dc:	20000000 	.word	0x20000000
 800c3e0:	000f000a 	.word	0x000f000a
 800c3e4:	00060003 	.word	0x00060003
 800c3e8:	00150019 	.word	0x00150019
 800c3ec:	00190015 	.word	0x00190015
 800c3f0:	00030006 	.word	0x00030006
 800c3f4:	000a000f 	.word	0x000a000f

0800c3f8 <D64_1CH_HTONS_VOL_HP>:
 800c3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fc:	b089      	sub	sp, #36	; 0x24
 800c3fe:	4614      	mov	r4, r2
 800c400:	9207      	str	r2, [sp, #28]
 800c402:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c404:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800c408:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800c40c:	6992      	ldr	r2, [r2, #24]
 800c40e:	9206      	str	r2, [sp, #24]
 800c410:	68e2      	ldr	r2, [r4, #12]
 800c412:	9201      	str	r2, [sp, #4]
 800c414:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800c416:	9203      	str	r2, [sp, #12]
 800c418:	6a22      	ldr	r2, [r4, #32]
 800c41a:	69e5      	ldr	r5, [r4, #28]
 800c41c:	68a6      	ldr	r6, [r4, #8]
 800c41e:	9204      	str	r2, [sp, #16]
 800c420:	2b00      	cmp	r3, #0
 800c422:	f000 80b0 	beq.w	800c586 <D64_1CH_HTONS_VOL_HP+0x18e>
 800c426:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800c42a:	4f58      	ldr	r7, [pc, #352]	; (800c58c <D64_1CH_HTONS_VOL_HP+0x194>)
 800c42c:	9305      	str	r3, [sp, #20]
 800c42e:	9102      	str	r1, [sp, #8]
 800c430:	f850 2b08 	ldr.w	r2, [r0], #8
 800c434:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800c438:	ba52      	rev16	r2, r2
 800c43a:	fa93 f993 	rev16.w	r9, r3
 800c43e:	b2d4      	uxtb	r4, r2
 800c440:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800c444:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800c448:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800c44c:	9901      	ldr	r1, [sp, #4]
 800c44e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800c452:	0e12      	lsrs	r2, r2, #24
 800c454:	44ab      	add	fp, r5
 800c456:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c45a:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800c45e:	fa5f f289 	uxtb.w	r2, r9
 800c462:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800c466:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800c46a:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800c46e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800c472:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800c476:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800c47a:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800c47e:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800c482:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800c486:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800c48a:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800c48e:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800c492:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800c496:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800c49a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c49e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c4a2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c4a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4aa:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c4ae:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800c4b2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c4b6:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800c4ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c4be:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c4c2:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800c4c6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c4ca:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800c4ce:	4b30      	ldr	r3, [pc, #192]	; (800c590 <D64_1CH_HTONS_VOL_HP+0x198>)
 800c4d0:	fb2b 1303 	smlad	r3, fp, r3, r1
 800c4d4:	492f      	ldr	r1, [pc, #188]	; (800c594 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800c4d6:	fb24 3301 	smlad	r3, r4, r1, r3
 800c4da:	492f      	ldr	r1, [pc, #188]	; (800c598 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800c4dc:	fb22 3301 	smlad	r3, r2, r1, r3
 800c4e0:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800c4e4:	fb2e 390a 	smlad	r9, lr, sl, r3
 800c4e8:	4b2c      	ldr	r3, [pc, #176]	; (800c59c <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800c4ea:	fb2b 6603 	smlad	r6, fp, r3, r6
 800c4ee:	fb2e 6613 	smladx	r6, lr, r3, r6
 800c4f2:	4b2b      	ldr	r3, [pc, #172]	; (800c5a0 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800c4f4:	fb24 6603 	smlad	r6, r4, r3, r6
 800c4f8:	fb22 6313 	smladx	r3, r2, r3, r6
 800c4fc:	f04f 0a01 	mov.w	sl, #1
 800c500:	9301      	str	r3, [sp, #4]
 800c502:	fb2b fb0a 	smuad	fp, fp, sl
 800c506:	4b27      	ldr	r3, [pc, #156]	; (800c5a4 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800c508:	fb24 ba03 	smlad	sl, r4, r3, fp
 800c50c:	4b26      	ldr	r3, [pc, #152]	; (800c5a8 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800c50e:	fb22 a203 	smlad	r2, r2, r3, sl
 800c512:	4b26      	ldr	r3, [pc, #152]	; (800c5ac <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800c514:	fb2e 2603 	smlad	r6, lr, r3, r2
 800c518:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800c51c:	eb0a 020c 	add.w	r2, sl, ip
 800c520:	9c04      	ldr	r4, [sp, #16]
 800c522:	9903      	ldr	r1, [sp, #12]
 800c524:	eba2 0208 	sub.w	r2, r2, r8
 800c528:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800c52c:	fba2 2304 	umull	r2, r3, r2, r4
 800c530:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c534:	fb04 3309 	mla	r3, r4, r9, r3
 800c538:	f143 0300 	adc.w	r3, r3, #0
 800c53c:	02da      	lsls	r2, r3, #11
 800c53e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800c542:	f04f 0900 	mov.w	r9, #0
 800c546:	fbc1 8902 	smlal	r8, r9, r1, r2
 800c54a:	9902      	ldr	r1, [sp, #8]
 800c54c:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800c550:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c554:	f302 020f 	ssat	r2, #16, r2
 800c558:	9b05      	ldr	r3, [sp, #20]
 800c55a:	f821 2b02 	strh.w	r2, [r1], #2
 800c55e:	4299      	cmp	r1, r3
 800c560:	9102      	str	r1, [sp, #8]
 800c562:	46d0      	mov	r8, sl
 800c564:	f47f af64 	bne.w	800c430 <D64_1CH_HTONS_VOL_HP+0x38>
 800c568:	9a07      	ldr	r2, [sp, #28]
 800c56a:	9901      	ldr	r1, [sp, #4]
 800c56c:	60d1      	str	r1, [r2, #12]
 800c56e:	9906      	ldr	r1, [sp, #24]
 800c570:	6096      	str	r6, [r2, #8]
 800c572:	2000      	movs	r0, #0
 800c574:	61d5      	str	r5, [r2, #28]
 800c576:	f8c2 c010 	str.w	ip, [r2, #16]
 800c57a:	f8c2 a014 	str.w	sl, [r2, #20]
 800c57e:	6191      	str	r1, [r2, #24]
 800c580:	b009      	add	sp, #36	; 0x24
 800c582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c586:	46c2      	mov	sl, r8
 800c588:	4622      	mov	r2, r4
 800c58a:	e7ee      	b.n	800c56a <D64_1CH_HTONS_VOL_HP+0x172>
 800c58c:	20000000 	.word	0x20000000
 800c590:	001c0015 	.word	0x001c0015
 800c594:	000f000a 	.word	0x000f000a
 800c598:	00060003 	.word	0x00060003
 800c59c:	0024002a 	.word	0x0024002a
 800c5a0:	002e0030 	.word	0x002e0030
 800c5a4:	00030006 	.word	0x00030006
 800c5a8:	000a000f 	.word	0x000a000f
 800c5ac:	0015001c 	.word	0x0015001c

0800c5b0 <D80_1CH_HTONS_VOL_HP>:
 800c5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	b089      	sub	sp, #36	; 0x24
 800c5b8:	4686      	mov	lr, r0
 800c5ba:	6918      	ldr	r0, [r3, #16]
 800c5bc:	9000      	str	r0, [sp, #0]
 800c5be:	4618      	mov	r0, r3
 800c5c0:	461c      	mov	r4, r3
 800c5c2:	695b      	ldr	r3, [r3, #20]
 800c5c4:	9302      	str	r3, [sp, #8]
 800c5c6:	6983      	ldr	r3, [r0, #24]
 800c5c8:	9306      	str	r3, [sp, #24]
 800c5ca:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c5ce:	69c3      	ldr	r3, [r0, #28]
 800c5d0:	68c0      	ldr	r0, [r0, #12]
 800c5d2:	9207      	str	r2, [sp, #28]
 800c5d4:	9001      	str	r0, [sp, #4]
 800c5d6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800c5d8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800c5da:	9003      	str	r0, [sp, #12]
 800c5dc:	6a20      	ldr	r0, [r4, #32]
 800c5de:	9004      	str	r0, [sp, #16]
 800c5e0:	2a00      	cmp	r2, #0
 800c5e2:	f000 80d2 	beq.w	800c78a <D80_1CH_HTONS_VOL_HP+0x1da>
 800c5e6:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800c5ea:	4869      	ldr	r0, [pc, #420]	; (800c790 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800c5ec:	9205      	str	r2, [sp, #20]
 800c5ee:	461c      	mov	r4, r3
 800c5f0:	f8de 5000 	ldr.w	r5, [lr]
 800c5f4:	f8de 2004 	ldr.w	r2, [lr, #4]
 800c5f8:	f8de 3008 	ldr.w	r3, [lr, #8]
 800c5fc:	f10e 0e0a 	add.w	lr, lr, #10
 800c600:	ba6d      	rev16	r5, r5
 800c602:	ba52      	rev16	r2, r2
 800c604:	fa93 fb93 	rev16.w	fp, r3
 800c608:	b2ee      	uxtb	r6, r5
 800c60a:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800c60e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800c612:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c616:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800c61a:	eb04 0a07 	add.w	sl, r4, r7
 800c61e:	0e2d      	lsrs	r5, r5, #24
 800c620:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800c624:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800c628:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800c62c:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800c630:	b2d5      	uxtb	r5, r2
 800c632:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800c636:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800c63a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800c63e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800c642:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800c646:	0e12      	lsrs	r2, r2, #24
 800c648:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800c64c:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800c650:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800c654:	fa5f f48b 	uxtb.w	r4, fp
 800c658:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800c65c:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800c660:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800c664:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800c668:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800c66c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800c670:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800c674:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800c678:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c67c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800c680:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c684:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c688:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c68c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c690:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800c694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c698:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800c69c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c6a0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c6a4:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800c6a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800c6ac:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800c6b0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800c6b4:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800c6b8:	4d36      	ldr	r5, [pc, #216]	; (800c794 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800c6ba:	9f01      	ldr	r7, [sp, #4]
 800c6bc:	fb23 7505 	smlad	r5, r3, r5, r7
 800c6c0:	4f35      	ldr	r7, [pc, #212]	; (800c798 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800c6c2:	fb29 5507 	smlad	r5, r9, r7, r5
 800c6c6:	4f35      	ldr	r7, [pc, #212]	; (800c79c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800c6c8:	fb28 5507 	smlad	r5, r8, r7, r5
 800c6cc:	4f34      	ldr	r7, [pc, #208]	; (800c7a0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800c6ce:	fb22 5507 	smlad	r5, r2, r7, r5
 800c6d2:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800c6d6:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800c6da:	4d32      	ldr	r5, [pc, #200]	; (800c7a4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800c6dc:	fb23 cc05 	smlad	ip, r3, r5, ip
 800c6e0:	4d31      	ldr	r5, [pc, #196]	; (800c7a8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800c6e2:	fb29 cc05 	smlad	ip, r9, r5, ip
 800c6e6:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800c6ea:	fb28 c505 	smlad	r5, r8, r5, ip
 800c6ee:	4f2f      	ldr	r7, [pc, #188]	; (800c7ac <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800c6f0:	fb22 5507 	smlad	r5, r2, r7, r5
 800c6f4:	4f2e      	ldr	r7, [pc, #184]	; (800c7b0 <D80_1CH_HTONS_VOL_HP+0x200>)
 800c6f6:	fb26 5507 	smlad	r5, r6, r7, r5
 800c6fa:	f04f 0a01 	mov.w	sl, #1
 800c6fe:	9501      	str	r5, [sp, #4]
 800c700:	fb23 fa0a 	smuad	sl, r3, sl
 800c704:	4b2b      	ldr	r3, [pc, #172]	; (800c7b4 <D80_1CH_HTONS_VOL_HP+0x204>)
 800c706:	fb29 a903 	smlad	r9, r9, r3, sl
 800c70a:	4d2b      	ldr	r5, [pc, #172]	; (800c7b8 <D80_1CH_HTONS_VOL_HP+0x208>)
 800c70c:	fb28 9805 	smlad	r8, r8, r5, r9
 800c710:	4d2a      	ldr	r5, [pc, #168]	; (800c7bc <D80_1CH_HTONS_VOL_HP+0x20c>)
 800c712:	fb22 8205 	smlad	r2, r2, r5, r8
 800c716:	4b2a      	ldr	r3, [pc, #168]	; (800c7c0 <D80_1CH_HTONS_VOL_HP+0x210>)
 800c718:	fb26 2c03 	smlad	ip, r6, r3, r2
 800c71c:	9b00      	ldr	r3, [sp, #0]
 800c71e:	9d04      	ldr	r5, [sp, #16]
 800c720:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800c724:	4453      	add	r3, sl
 800c726:	461a      	mov	r2, r3
 800c728:	9b02      	ldr	r3, [sp, #8]
 800c72a:	f8cd a008 	str.w	sl, [sp, #8]
 800c72e:	1ad2      	subs	r2, r2, r3
 800c730:	17d7      	asrs	r7, r2, #31
 800c732:	fba2 2305 	umull	r2, r3, r2, r5
 800c736:	fb05 3307 	mla	r3, r5, r7, r3
 800c73a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c73e:	f143 0300 	adc.w	r3, r3, #0
 800c742:	9d03      	ldr	r5, [sp, #12]
 800c744:	029a      	lsls	r2, r3, #10
 800c746:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c74a:	2700      	movs	r7, #0
 800c74c:	005b      	lsls	r3, r3, #1
 800c74e:	fbc5 6702 	smlal	r6, r7, r5, r2
 800c752:	10ba      	asrs	r2, r7, #2
 800c754:	9300      	str	r3, [sp, #0]
 800c756:	f302 020f 	ssat	r2, #16, r2
 800c75a:	9b05      	ldr	r3, [sp, #20]
 800c75c:	f821 2b02 	strh.w	r2, [r1], #2
 800c760:	4299      	cmp	r1, r3
 800c762:	f47f af45 	bne.w	800c5f0 <D80_1CH_HTONS_VOL_HP+0x40>
 800c766:	4623      	mov	r3, r4
 800c768:	9907      	ldr	r1, [sp, #28]
 800c76a:	9801      	ldr	r0, [sp, #4]
 800c76c:	60c8      	str	r0, [r1, #12]
 800c76e:	9a00      	ldr	r2, [sp, #0]
 800c770:	f8c1 c008 	str.w	ip, [r1, #8]
 800c774:	4608      	mov	r0, r1
 800c776:	61cb      	str	r3, [r1, #28]
 800c778:	610a      	str	r2, [r1, #16]
 800c77a:	f8c1 a014 	str.w	sl, [r1, #20]
 800c77e:	9906      	ldr	r1, [sp, #24]
 800c780:	6181      	str	r1, [r0, #24]
 800c782:	2000      	movs	r0, #0
 800c784:	b009      	add	sp, #36	; 0x24
 800c786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c78a:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c78e:	e7eb      	b.n	800c768 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800c790:	20000000 	.word	0x20000000
 800c794:	002d0024 	.word	0x002d0024
 800c798:	001c0015 	.word	0x001c0015
 800c79c:	000f000a 	.word	0x000f000a
 800c7a0:	00060003 	.word	0x00060003
 800c7a4:	0037003f 	.word	0x0037003f
 800c7a8:	00450049 	.word	0x00450049
 800c7ac:	00490045 	.word	0x00490045
 800c7b0:	003f0037 	.word	0x003f0037
 800c7b4:	00030006 	.word	0x00030006
 800c7b8:	000a000f 	.word	0x000a000f
 800c7bc:	0015001c 	.word	0x0015001c
 800c7c0:	0024002d 	.word	0x0024002d

0800c7c4 <D128_1CH_HTONS_VOL_HP>:
 800c7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c8:	b093      	sub	sp, #76	; 0x4c
 800c7ca:	4614      	mov	r4, r2
 800c7cc:	9211      	str	r2, [sp, #68]	; 0x44
 800c7ce:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c7d0:	6912      	ldr	r2, [r2, #16]
 800c7d2:	9203      	str	r2, [sp, #12]
 800c7d4:	4622      	mov	r2, r4
 800c7d6:	4615      	mov	r5, r2
 800c7d8:	6964      	ldr	r4, [r4, #20]
 800c7da:	9406      	str	r4, [sp, #24]
 800c7dc:	4614      	mov	r4, r2
 800c7de:	6992      	ldr	r2, [r2, #24]
 800c7e0:	9210      	str	r2, [sp, #64]	; 0x40
 800c7e2:	68ea      	ldr	r2, [r5, #12]
 800c7e4:	9204      	str	r2, [sp, #16]
 800c7e6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800c7e8:	69e6      	ldr	r6, [r4, #28]
 800c7ea:	920d      	str	r2, [sp, #52]	; 0x34
 800c7ec:	68a4      	ldr	r4, [r4, #8]
 800c7ee:	6a2a      	ldr	r2, [r5, #32]
 800c7f0:	9405      	str	r4, [sp, #20]
 800c7f2:	920e      	str	r2, [sp, #56]	; 0x38
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	f000 8145 	beq.w	800ca84 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800c7fa:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800c7fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800c800:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800cae0 <D128_1CH_HTONS_VOL_HP+0x31c>
 800c804:	9107      	str	r1, [sp, #28]
 800c806:	f100 0310 	add.w	r3, r0, #16
 800c80a:	4699      	mov	r9, r3
 800c80c:	f1a9 0110 	sub.w	r1, r9, #16
 800c810:	c90e      	ldmia	r1, {r1, r2, r3}
 800c812:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800c816:	ba49      	rev16	r1, r1
 800c818:	ba52      	rev16	r2, r2
 800c81a:	ba5b      	rev16	r3, r3
 800c81c:	fa90 fa90 	rev16.w	sl, r0
 800c820:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800c824:	b2cc      	uxtb	r4, r1
 800c826:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800c82a:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800c82e:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800c832:	0e09      	lsrs	r1, r1, #24
 800c834:	4426      	add	r6, r4
 800c836:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800c83a:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800c83e:	b2d0      	uxtb	r0, r2
 800c840:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800c844:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800c848:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c84c:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800c850:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800c854:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800c858:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800c85c:	0e12      	lsrs	r2, r2, #24
 800c85e:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800c862:	9701      	str	r7, [sp, #4]
 800c864:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800c868:	4627      	mov	r7, r4
 800c86a:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800c86e:	9702      	str	r7, [sp, #8]
 800c870:	b2da      	uxtb	r2, r3
 800c872:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800c876:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800c87a:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800c87e:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800c882:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800c886:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800c88a:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800c88e:	0e1b      	lsrs	r3, r3, #24
 800c890:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800c894:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800c898:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800c89c:	fa5f f38a 	uxtb.w	r3, sl
 800c8a0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c8a4:	960a      	str	r6, [sp, #40]	; 0x28
 800c8a6:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800c8aa:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800c8ae:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c8b2:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800c8b6:	950b      	str	r5, [sp, #44]	; 0x2c
 800c8b8:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800c8bc:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800c8c0:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800c8c4:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800c8c8:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800c8cc:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800c8d0:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800c8d4:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800c8d8:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800c8dc:	9308      	str	r3, [sp, #32]
 800c8de:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800c8e2:	9b01      	ldr	r3, [sp, #4]
 800c8e4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800c8e8:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c8ec:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800c8f0:	9b02      	ldr	r3, [sp, #8]
 800c8f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8f6:	9302      	str	r3, [sp, #8]
 800c8f8:	9b08      	ldr	r3, [sp, #32]
 800c8fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8fe:	9308      	str	r3, [sp, #32]
 800c900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c902:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c906:	950c      	str	r5, [sp, #48]	; 0x30
 800c908:	461d      	mov	r5, r3
 800c90a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c90c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c910:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c914:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800c918:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800c91c:	9301      	str	r3, [sp, #4]
 800c91e:	9b02      	ldr	r3, [sp, #8]
 800c920:	9202      	str	r2, [sp, #8]
 800c922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c924:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c926:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c92a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c92e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800c932:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c936:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800c93a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800c93e:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800c942:	9b08      	ldr	r3, [sp, #32]
 800c944:	9f01      	ldr	r7, [sp, #4]
 800c946:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c94a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c94e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c952:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c956:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800c95a:	46be      	mov	lr, r7
 800c95c:	0a96      	lsrs	r6, r2, #10
 800c95e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800c962:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800c966:	4f49      	ldr	r7, [pc, #292]	; (800ca8c <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800c968:	9a04      	ldr	r2, [sp, #16]
 800c96a:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800c96e:	4a48      	ldr	r2, [pc, #288]	; (800ca90 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800c970:	fb2a ee02 	smlad	lr, sl, r2, lr
 800c974:	4a47      	ldr	r2, [pc, #284]	; (800ca94 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800c976:	fb21 ee02 	smlad	lr, r1, r2, lr
 800c97a:	4a47      	ldr	r2, [pc, #284]	; (800ca98 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800c97c:	fb24 ee02 	smlad	lr, r4, r2, lr
 800c980:	4a46      	ldr	r2, [pc, #280]	; (800ca9c <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800c982:	9f02      	ldr	r7, [sp, #8]
 800c984:	fb27 ee02 	smlad	lr, r7, r2, lr
 800c988:	4a45      	ldr	r2, [pc, #276]	; (800caa0 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800c98a:	fb20 ee02 	smlad	lr, r0, r2, lr
 800c98e:	4a45      	ldr	r2, [pc, #276]	; (800caa4 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800c990:	fb23 e702 	smlad	r7, r3, r2, lr
 800c994:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800c998:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800c99c:	9f01      	ldr	r7, [sp, #4]
 800c99e:	4a42      	ldr	r2, [pc, #264]	; (800caa8 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800c9a0:	46bc      	mov	ip, r7
 800c9a2:	9f05      	ldr	r7, [sp, #20]
 800c9a4:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800c9a8:	4a40      	ldr	r2, [pc, #256]	; (800caac <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800c9aa:	fb2a cc02 	smlad	ip, sl, r2, ip
 800c9ae:	4f40      	ldr	r7, [pc, #256]	; (800cab0 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800c9b0:	fb21 cc07 	smlad	ip, r1, r7, ip
 800c9b4:	4f3f      	ldr	r7, [pc, #252]	; (800cab4 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800c9b6:	fb24 cc07 	smlad	ip, r4, r7, ip
 800c9ba:	4f3f      	ldr	r7, [pc, #252]	; (800cab8 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800c9bc:	9a02      	ldr	r2, [sp, #8]
 800c9be:	fb22 cc07 	smlad	ip, r2, r7, ip
 800c9c2:	4f3e      	ldr	r7, [pc, #248]	; (800cabc <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800c9c4:	fb20 cc07 	smlad	ip, r0, r7, ip
 800c9c8:	4f3d      	ldr	r7, [pc, #244]	; (800cac0 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800c9ca:	fb23 c707 	smlad	r7, r3, r7, ip
 800c9ce:	f8df c114 	ldr.w	ip, [pc, #276]	; 800cae4 <D128_1CH_HTONS_VOL_HP+0x320>
 800c9d2:	fb25 720c 	smlad	r2, r5, ip, r7
 800c9d6:	f04f 0b01 	mov.w	fp, #1
 800c9da:	9204      	str	r2, [sp, #16]
 800c9dc:	9f01      	ldr	r7, [sp, #4]
 800c9de:	fb27 fb0b 	smuad	fp, r7, fp
 800c9e2:	4f38      	ldr	r7, [pc, #224]	; (800cac4 <D128_1CH_HTONS_VOL_HP+0x300>)
 800c9e4:	fb2a ba07 	smlad	sl, sl, r7, fp
 800c9e8:	4f37      	ldr	r7, [pc, #220]	; (800cac8 <D128_1CH_HTONS_VOL_HP+0x304>)
 800c9ea:	fb21 aa07 	smlad	sl, r1, r7, sl
 800c9ee:	4f37      	ldr	r7, [pc, #220]	; (800cacc <D128_1CH_HTONS_VOL_HP+0x308>)
 800c9f0:	fb24 aa07 	smlad	sl, r4, r7, sl
 800c9f4:	4f36      	ldr	r7, [pc, #216]	; (800cad0 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800c9f6:	9a02      	ldr	r2, [sp, #8]
 800c9f8:	fb22 a707 	smlad	r7, r2, r7, sl
 800c9fc:	4a35      	ldr	r2, [pc, #212]	; (800cad4 <D128_1CH_HTONS_VOL_HP+0x310>)
 800c9fe:	fb20 7702 	smlad	r7, r0, r2, r7
 800ca02:	4a35      	ldr	r2, [pc, #212]	; (800cad8 <D128_1CH_HTONS_VOL_HP+0x314>)
 800ca04:	fb23 7702 	smlad	r7, r3, r2, r7
 800ca08:	4b34      	ldr	r3, [pc, #208]	; (800cadc <D128_1CH_HTONS_VOL_HP+0x318>)
 800ca0a:	fb25 7303 	smlad	r3, r5, r3, r7
 800ca0e:	9305      	str	r3, [sp, #20]
 800ca10:	9b03      	ldr	r3, [sp, #12]
 800ca12:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800ca14:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800ca18:	4473      	add	r3, lr
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	9b06      	ldr	r3, [sp, #24]
 800ca1e:	f8cd e018 	str.w	lr, [sp, #24]
 800ca22:	1ad2      	subs	r2, r2, r3
 800ca24:	17d1      	asrs	r1, r2, #31
 800ca26:	fba2 2304 	umull	r2, r3, r2, r4
 800ca2a:	fb04 3301 	mla	r3, r4, r1, r3
 800ca2e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800ca32:	f143 0300 	adc.w	r3, r3, #0
 800ca36:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ca38:	021a      	lsls	r2, r3, #8
 800ca3a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800ca3e:	2100      	movs	r1, #0
 800ca40:	fbc4 0102 	smlal	r0, r1, r4, r2
 800ca44:	108a      	asrs	r2, r1, #2
 800ca46:	9907      	ldr	r1, [sp, #28]
 800ca48:	f302 020f 	ssat	r2, #16, r2
 800ca4c:	005b      	lsls	r3, r3, #1
 800ca4e:	f821 2b02 	strh.w	r2, [r1], #2
 800ca52:	9303      	str	r3, [sp, #12]
 800ca54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca56:	9107      	str	r1, [sp, #28]
 800ca58:	4299      	cmp	r1, r3
 800ca5a:	f109 0910 	add.w	r9, r9, #16
 800ca5e:	f47f aed5 	bne.w	800c80c <D128_1CH_HTONS_VOL_HP+0x48>
 800ca62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ca64:	9905      	ldr	r1, [sp, #20]
 800ca66:	6091      	str	r1, [r2, #8]
 800ca68:	9904      	ldr	r1, [sp, #16]
 800ca6a:	60d1      	str	r1, [r2, #12]
 800ca6c:	4613      	mov	r3, r2
 800ca6e:	61d6      	str	r6, [r2, #28]
 800ca70:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ca72:	9a03      	ldr	r2, [sp, #12]
 800ca74:	611a      	str	r2, [r3, #16]
 800ca76:	2000      	movs	r0, #0
 800ca78:	f8c3 e014 	str.w	lr, [r3, #20]
 800ca7c:	6199      	str	r1, [r3, #24]
 800ca7e:	b013      	add	sp, #76	; 0x4c
 800ca80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca84:	f8dd e018 	ldr.w	lr, [sp, #24]
 800ca88:	e7eb      	b.n	800ca62 <D128_1CH_HTONS_VOL_HP+0x29e>
 800ca8a:	bf00      	nop
 800ca8c:	00780069 	.word	0x00780069
 800ca90:	005b004e 	.word	0x005b004e
 800ca94:	00420037 	.word	0x00420037
 800ca98:	002d0024 	.word	0x002d0024
 800ca9c:	001c0015 	.word	0x001c0015
 800caa0:	000f000a 	.word	0x000f000a
 800caa4:	00060003 	.word	0x00060003
 800caa8:	00880096 	.word	0x00880096
 800caac:	00a200ac 	.word	0x00a200ac
 800cab0:	00b400ba 	.word	0x00b400ba
 800cab4:	00be00c0 	.word	0x00be00c0
 800cab8:	00c000be 	.word	0x00c000be
 800cabc:	00ba00b4 	.word	0x00ba00b4
 800cac0:	00ac00a2 	.word	0x00ac00a2
 800cac4:	00030006 	.word	0x00030006
 800cac8:	000a000f 	.word	0x000a000f
 800cacc:	0015001c 	.word	0x0015001c
 800cad0:	0024002d 	.word	0x0024002d
 800cad4:	00370042 	.word	0x00370042
 800cad8:	004e005b 	.word	0x004e005b
 800cadc:	00690078 	.word	0x00690078
 800cae0:	20000000 	.word	0x20000000
 800cae4:	00960088 	.word	0x00960088

0800cae8 <PDM_Filter_Init>:
 800cae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caea:	2240      	movs	r2, #64	; 0x40
 800caec:	4604      	mov	r4, r0
 800caee:	2100      	movs	r1, #0
 800caf0:	300c      	adds	r0, #12
 800caf2:	f000 f9b3 	bl	800ce5c <memset>
 800caf6:	493b      	ldr	r1, [pc, #236]	; (800cbe4 <PDM_Filter_Init+0xfc>)
 800caf8:	483b      	ldr	r0, [pc, #236]	; (800cbe8 <PDM_Filter_Init+0x100>)
 800cafa:	f000 f971 	bl	800cde0 <CRC_Lock>
 800cafe:	8822      	ldrh	r2, [r4, #0]
 800cb00:	8963      	ldrh	r3, [r4, #10]
 800cb02:	4938      	ldr	r1, [pc, #224]	; (800cbe4 <PDM_Filter_Init+0xfc>)
 800cb04:	8925      	ldrh	r5, [r4, #8]
 800cb06:	86a3      	strh	r3, [r4, #52]	; 0x34
 800cb08:	2801      	cmp	r0, #1
 800cb0a:	f04f 0300 	mov.w	r3, #0
 800cb0e:	bf18      	it	ne
 800cb10:	2100      	movne	r1, #0
 800cb12:	2a01      	cmp	r2, #1
 800cb14:	6461      	str	r1, [r4, #68]	; 0x44
 800cb16:	86e5      	strh	r5, [r4, #54]	; 0x36
 800cb18:	61a3      	str	r3, [r4, #24]
 800cb1a:	6123      	str	r3, [r4, #16]
 800cb1c:	6163      	str	r3, [r4, #20]
 800cb1e:	60e3      	str	r3, [r4, #12]
 800cb20:	6263      	str	r3, [r4, #36]	; 0x24
 800cb22:	61e3      	str	r3, [r4, #28]
 800cb24:	6223      	str	r3, [r4, #32]
 800cb26:	6423      	str	r3, [r4, #64]	; 0x40
 800cb28:	d918      	bls.n	800cb5c <PDM_Filter_Init+0x74>
 800cb2a:	2003      	movs	r0, #3
 800cb2c:	2302      	movs	r3, #2
 800cb2e:	8862      	ldrh	r2, [r4, #2]
 800cb30:	2a01      	cmp	r2, #1
 800cb32:	d91d      	bls.n	800cb70 <PDM_Filter_Init+0x88>
 800cb34:	2140      	movs	r1, #64	; 0x40
 800cb36:	2300      	movs	r3, #0
 800cb38:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cb3a:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800cb3e:	6862      	ldr	r2, [r4, #4]
 800cb40:	bf04      	itt	eq
 800cb42:	6421      	streq	r1, [r4, #64]	; 0x40
 800cb44:	460b      	moveq	r3, r1
 800cb46:	b11a      	cbz	r2, 800cb50 <PDM_Filter_Init+0x68>
 800cb48:	f043 0310 	orr.w	r3, r3, #16
 800cb4c:	6423      	str	r3, [r4, #64]	; 0x40
 800cb4e:	62e2      	str	r2, [r4, #44]	; 0x2c
 800cb50:	2200      	movs	r2, #0
 800cb52:	8722      	strh	r2, [r4, #56]	; 0x38
 800cb54:	b908      	cbnz	r0, 800cb5a <PDM_Filter_Init+0x72>
 800cb56:	3380      	adds	r3, #128	; 0x80
 800cb58:	6423      	str	r3, [r4, #64]	; 0x40
 800cb5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb5c:	4d23      	ldr	r5, [pc, #140]	; (800cbec <PDM_Filter_Init+0x104>)
 800cb5e:	d010      	beq.n	800cb82 <PDM_Filter_Init+0x9a>
 800cb60:	782a      	ldrb	r2, [r5, #0]
 800cb62:	2a01      	cmp	r2, #1
 800cb64:	d027      	beq.n	800cbb6 <PDM_Filter_Init+0xce>
 800cb66:	8862      	ldrh	r2, [r4, #2]
 800cb68:	2a01      	cmp	r2, #1
 800cb6a:	f04f 0001 	mov.w	r0, #1
 800cb6e:	d8e1      	bhi.n	800cb34 <PDM_Filter_Init+0x4c>
 800cb70:	d001      	beq.n	800cb76 <PDM_Filter_Init+0x8e>
 800cb72:	4618      	mov	r0, r3
 800cb74:	e7de      	b.n	800cb34 <PDM_Filter_Init+0x4c>
 800cb76:	2220      	movs	r2, #32
 800cb78:	4618      	mov	r0, r3
 800cb7a:	6422      	str	r2, [r4, #64]	; 0x40
 800cb7c:	4613      	mov	r3, r2
 800cb7e:	2160      	movs	r1, #96	; 0x60
 800cb80:	e7da      	b.n	800cb38 <PDM_Filter_Init+0x50>
 800cb82:	7829      	ldrb	r1, [r5, #0]
 800cb84:	2900      	cmp	r1, #0
 800cb86:	d1ee      	bne.n	800cb66 <PDM_Filter_Init+0x7e>
 800cb88:	4919      	ldr	r1, [pc, #100]	; (800cbf0 <PDM_Filter_Init+0x108>)
 800cb8a:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800cbf8 <PDM_Filter_Init+0x110>
 800cb8e:	4f19      	ldr	r7, [pc, #100]	; (800cbf4 <PDM_Filter_Init+0x10c>)
 800cb90:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800cb94:	684a      	ldr	r2, [r1, #4]
 800cb96:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800cb9a:	ea02 0007 	and.w	r0, r2, r7
 800cb9e:	4303      	orrs	r3, r0
 800cba0:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800cba4:	4413      	add	r3, r2
 800cba6:	f841 3f04 	str.w	r3, [r1, #4]!
 800cbaa:	428e      	cmp	r6, r1
 800cbac:	d1f2      	bne.n	800cb94 <PDM_Filter_Init+0xac>
 800cbae:	2001      	movs	r0, #1
 800cbb0:	7028      	strb	r0, [r5, #0]
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	e7bb      	b.n	800cb2e <PDM_Filter_Init+0x46>
 800cbb6:	490e      	ldr	r1, [pc, #56]	; (800cbf0 <PDM_Filter_Init+0x108>)
 800cbb8:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800cbf8 <PDM_Filter_Init+0x110>
 800cbbc:	4f0d      	ldr	r7, [pc, #52]	; (800cbf4 <PDM_Filter_Init+0x10c>)
 800cbbe:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800cbc2:	684a      	ldr	r2, [r1, #4]
 800cbc4:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800cbc8:	ea02 0007 	and.w	r0, r2, r7
 800cbcc:	4303      	orrs	r3, r0
 800cbce:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800cbd2:	4413      	add	r3, r2
 800cbd4:	f841 3f04 	str.w	r3, [r1, #4]!
 800cbd8:	428e      	cmp	r6, r1
 800cbda:	d1f2      	bne.n	800cbc2 <PDM_Filter_Init+0xda>
 800cbdc:	2300      	movs	r3, #0
 800cbde:	702b      	strb	r3, [r5, #0]
 800cbe0:	e7c1      	b.n	800cb66 <PDM_Filter_Init+0x7e>
 800cbe2:	bf00      	nop
 800cbe4:	b5e8b5cd 	.word	0xb5e8b5cd
 800cbe8:	f407a5c2 	.word	0xf407a5c2
 800cbec:	20000608 	.word	0x20000608
 800cbf0:	1ffffffc 	.word	0x1ffffffc
 800cbf4:	000ffc00 	.word	0x000ffc00
 800cbf8:	3ff00000 	.word	0x3ff00000

0800cbfc <PDM_Filter_setConfig>:
 800cbfc:	4b66      	ldr	r3, [pc, #408]	; (800cd98 <PDM_Filter_setConfig+0x19c>)
 800cbfe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cc00:	429a      	cmp	r2, r3
 800cc02:	d001      	beq.n	800cc08 <PDM_Filter_setConfig+0xc>
 800cc04:	2004      	movs	r0, #4
 800cc06:	4770      	bx	lr
 800cc08:	b530      	push	{r4, r5, lr}
 800cc0a:	880a      	ldrh	r2, [r1, #0]
 800cc0c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800cc0e:	ed2d 8b04 	vpush	{d8-d9}
 800cc12:	4604      	mov	r4, r0
 800cc14:	460d      	mov	r5, r1
 800cc16:	1e51      	subs	r1, r2, #1
 800cc18:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800cc1c:	2906      	cmp	r1, #6
 800cc1e:	b083      	sub	sp, #12
 800cc20:	6420      	str	r0, [r4, #64]	; 0x40
 800cc22:	d91a      	bls.n	800cc5a <PDM_Filter_setConfig+0x5e>
 800cc24:	2008      	movs	r0, #8
 800cc26:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800cc2a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800cc2e:	4299      	cmp	r1, r3
 800cc30:	d07e      	beq.n	800cd30 <PDM_Filter_setConfig+0x134>
 800cc32:	f113 0f0c 	cmn.w	r3, #12
 800cc36:	da2a      	bge.n	800cc8e <PDM_Filter_setConfig+0x92>
 800cc38:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800cc3c:	3040      	adds	r0, #64	; 0x40
 800cc3e:	80ab      	strh	r3, [r5, #4]
 800cc40:	8622      	strh	r2, [r4, #48]	; 0x30
 800cc42:	886b      	ldrh	r3, [r5, #2]
 800cc44:	8663      	strh	r3, [r4, #50]	; 0x32
 800cc46:	b920      	cbnz	r0, 800cc52 <PDM_Filter_setConfig+0x56>
 800cc48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cc4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc4e:	6423      	str	r3, [r4, #64]	; 0x40
 800cc50:	2000      	movs	r0, #0
 800cc52:	b003      	add	sp, #12
 800cc54:	ecbd 8b04 	vpop	{d8-d9}
 800cc58:	bd30      	pop	{r4, r5, pc}
 800cc5a:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800cc5c:	4291      	cmp	r1, r2
 800cc5e:	d06c      	beq.n	800cd3a <PDM_Filter_setConfig+0x13e>
 800cc60:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800cc64:	f023 0301 	bic.w	r3, r3, #1
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800cc6e:	6423      	str	r3, [r4, #64]	; 0x40
 800cc70:	2970      	cmp	r1, #112	; 0x70
 800cc72:	f003 030f 	and.w	r3, r3, #15
 800cc76:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc7a:	d066      	beq.n	800cd4a <PDM_Filter_setConfig+0x14e>
 800cc7c:	2b06      	cmp	r3, #6
 800cc7e:	f200 8089 	bhi.w	800cd94 <PDM_Filter_setConfig+0x198>
 800cc82:	e8df f003 	tbb	[pc, r3]
 800cc86:	4f52      	.short	0x4f52
 800cc88:	3d43494c 	.word	0x3d43494c
 800cc8c:	46          	.byte	0x46
 800cc8d:	00          	.byte	0x00
 800cc8e:	2b33      	cmp	r3, #51	; 0x33
 800cc90:	dc32      	bgt.n	800ccf8 <PDM_Filter_setConfig+0xfc>
 800cc92:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800cc94:	f002 020f 	and.w	r2, r2, #15
 800cc98:	3a01      	subs	r2, #1
 800cc9a:	2a06      	cmp	r2, #6
 800cc9c:	d872      	bhi.n	800cd84 <PDM_Filter_setConfig+0x188>
 800cc9e:	493f      	ldr	r1, [pc, #252]	; (800cd9c <PDM_Filter_setConfig+0x1a0>)
 800cca0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800cca4:	ed92 9a00 	vldr	s18, [r2]
 800cca8:	ed92 8a07 	vldr	s16, [r2, #28]
 800ccac:	9001      	str	r0, [sp, #4]
 800ccae:	ee07 3a90 	vmov	s15, r3
 800ccb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccb6:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800ccba:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800ccbe:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800ccc2:	f000 f8fd 	bl	800cec0 <powf>
 800ccc6:	eddf 0a36 	vldr	s1, [pc, #216]	; 800cda0 <PDM_Filter_setConfig+0x1a4>
 800ccca:	eef0 8a40 	vmov.f32	s17, s0
 800ccce:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800ccd2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800ccd6:	f000 f8f3 	bl	800cec0 <powf>
 800ccda:	ee28 8a28 	vmul.f32	s16, s16, s17
 800ccde:	ee28 0a00 	vmul.f32	s0, s16, s0
 800cce2:	f000 f955 	bl	800cf90 <roundf>
 800cce6:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800ccea:	88ab      	ldrh	r3, [r5, #4]
 800ccec:	882a      	ldrh	r2, [r5, #0]
 800ccee:	9801      	ldr	r0, [sp, #4]
 800ccf0:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800ccf4:	8723      	strh	r3, [r4, #56]	; 0x38
 800ccf6:	e7a3      	b.n	800cc40 <PDM_Filter_setConfig+0x44>
 800ccf8:	2333      	movs	r3, #51	; 0x33
 800ccfa:	3040      	adds	r0, #64	; 0x40
 800ccfc:	80ab      	strh	r3, [r5, #4]
 800ccfe:	e79f      	b.n	800cc40 <PDM_Filter_setConfig+0x44>
 800cd00:	4b28      	ldr	r3, [pc, #160]	; (800cda4 <PDM_Filter_setConfig+0x1a8>)
 800cd02:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd04:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800cd08:	2000      	movs	r0, #0
 800cd0a:	e792      	b.n	800cc32 <PDM_Filter_setConfig+0x36>
 800cd0c:	4b26      	ldr	r3, [pc, #152]	; (800cda8 <PDM_Filter_setConfig+0x1ac>)
 800cd0e:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd10:	e7f8      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd12:	4b26      	ldr	r3, [pc, #152]	; (800cdac <PDM_Filter_setConfig+0x1b0>)
 800cd14:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd16:	e7f5      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd18:	4b25      	ldr	r3, [pc, #148]	; (800cdb0 <PDM_Filter_setConfig+0x1b4>)
 800cd1a:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd1c:	e7f2      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd1e:	4b25      	ldr	r3, [pc, #148]	; (800cdb4 <PDM_Filter_setConfig+0x1b8>)
 800cd20:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd22:	e7ef      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd24:	4b24      	ldr	r3, [pc, #144]	; (800cdb8 <PDM_Filter_setConfig+0x1bc>)
 800cd26:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd28:	e7ec      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd2a:	4b24      	ldr	r3, [pc, #144]	; (800cdbc <PDM_Filter_setConfig+0x1c0>)
 800cd2c:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd2e:	e7e9      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd30:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800cd32:	4291      	cmp	r1, r2
 800cd34:	f47f af7d 	bne.w	800cc32 <PDM_Filter_setConfig+0x36>
 800cd38:	e783      	b.n	800cc42 <PDM_Filter_setConfig+0x46>
 800cd3a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800cd3e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800cd42:	4299      	cmp	r1, r3
 800cd44:	d023      	beq.n	800cd8e <PDM_Filter_setConfig+0x192>
 800cd46:	2000      	movs	r0, #0
 800cd48:	e773      	b.n	800cc32 <PDM_Filter_setConfig+0x36>
 800cd4a:	2b06      	cmp	r3, #6
 800cd4c:	d822      	bhi.n	800cd94 <PDM_Filter_setConfig+0x198>
 800cd4e:	e8df f003 	tbb	[pc, r3]
 800cd52:	1316      	.short	0x1316
 800cd54:	070a0d10 	.word	0x070a0d10
 800cd58:	04          	.byte	0x04
 800cd59:	00          	.byte	0x00
 800cd5a:	4b19      	ldr	r3, [pc, #100]	; (800cdc0 <PDM_Filter_setConfig+0x1c4>)
 800cd5c:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd5e:	e7d1      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd60:	4b18      	ldr	r3, [pc, #96]	; (800cdc4 <PDM_Filter_setConfig+0x1c8>)
 800cd62:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd64:	e7ce      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd66:	4b18      	ldr	r3, [pc, #96]	; (800cdc8 <PDM_Filter_setConfig+0x1cc>)
 800cd68:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd6a:	e7cb      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd6c:	4b17      	ldr	r3, [pc, #92]	; (800cdcc <PDM_Filter_setConfig+0x1d0>)
 800cd6e:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd70:	e7c8      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd72:	4b17      	ldr	r3, [pc, #92]	; (800cdd0 <PDM_Filter_setConfig+0x1d4>)
 800cd74:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd76:	e7c5      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd78:	4b16      	ldr	r3, [pc, #88]	; (800cdd4 <PDM_Filter_setConfig+0x1d8>)
 800cd7a:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd7c:	e7c2      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd7e:	4b16      	ldr	r3, [pc, #88]	; (800cdd8 <PDM_Filter_setConfig+0x1dc>)
 800cd80:	64a3      	str	r3, [r4, #72]	; 0x48
 800cd82:	e7bf      	b.n	800cd04 <PDM_Filter_setConfig+0x108>
 800cd84:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800cddc <PDM_Filter_setConfig+0x1e0>
 800cd88:	eeb0 9a48 	vmov.f32	s18, s16
 800cd8c:	e78e      	b.n	800ccac <PDM_Filter_setConfig+0xb0>
 800cd8e:	886b      	ldrh	r3, [r5, #2]
 800cd90:	8663      	strh	r3, [r4, #50]	; 0x32
 800cd92:	e759      	b.n	800cc48 <PDM_Filter_setConfig+0x4c>
 800cd94:	2000      	movs	r0, #0
 800cd96:	e746      	b.n	800cc26 <PDM_Filter_setConfig+0x2a>
 800cd98:	b5e8b5cd 	.word	0xb5e8b5cd
 800cd9c:	0800d6ec 	.word	0x0800d6ec
 800cda0:	42000000 	.word	0x42000000
 800cda4:	0800b169 	.word	0x0800b169
 800cda8:	0800b049 	.word	0x0800b049
 800cdac:	0800b2f9 	.word	0x0800b2f9
 800cdb0:	0800bb3d 	.word	0x0800bb3d
 800cdb4:	0800b89d 	.word	0x0800b89d
 800cdb8:	0800b67d 	.word	0x0800b67d
 800cdbc:	0800b491 	.word	0x0800b491
 800cdc0:	0800c149 	.word	0x0800c149
 800cdc4:	0800c011 	.word	0x0800c011
 800cdc8:	0800bf2d 	.word	0x0800bf2d
 800cdcc:	0800c7c5 	.word	0x0800c7c5
 800cdd0:	0800c5b1 	.word	0x0800c5b1
 800cdd4:	0800c3f9 	.word	0x0800c3f9
 800cdd8:	0800c28d 	.word	0x0800c28d
 800cddc:	00000000 	.word	0x00000000

0800cde0 <CRC_Lock>:
 800cde0:	4a17      	ldr	r2, [pc, #92]	; (800ce40 <CRC_Lock+0x60>)
 800cde2:	6813      	ldr	r3, [r2, #0]
 800cde4:	b410      	push	{r4}
 800cde6:	f023 0301 	bic.w	r3, r3, #1
 800cdea:	4c16      	ldr	r4, [pc, #88]	; (800ce44 <CRC_Lock+0x64>)
 800cdec:	6013      	str	r3, [r2, #0]
 800cdee:	6823      	ldr	r3, [r4, #0]
 800cdf0:	b933      	cbnz	r3, 800ce00 <CRC_Lock+0x20>
 800cdf2:	4b15      	ldr	r3, [pc, #84]	; (800ce48 <CRC_Lock+0x68>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cdfa:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800cdfe:	d00f      	beq.n	800ce20 <CRC_Lock+0x40>
 800ce00:	4a12      	ldr	r2, [pc, #72]	; (800ce4c <CRC_Lock+0x6c>)
 800ce02:	2301      	movs	r3, #1
 800ce04:	6013      	str	r3, [r2, #0]
 800ce06:	6813      	ldr	r3, [r2, #0]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1fc      	bne.n	800ce06 <CRC_Lock+0x26>
 800ce0c:	4b10      	ldr	r3, [pc, #64]	; (800ce50 <CRC_Lock+0x70>)
 800ce0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce12:	6018      	str	r0, [r3, #0]
 800ce14:	6818      	ldr	r0, [r3, #0]
 800ce16:	1a08      	subs	r0, r1, r0
 800ce18:	fab0 f080 	clz	r0, r0
 800ce1c:	0940      	lsrs	r0, r0, #5
 800ce1e:	4770      	bx	lr
 800ce20:	4a0c      	ldr	r2, [pc, #48]	; (800ce54 <CRC_Lock+0x74>)
 800ce22:	2301      	movs	r3, #1
 800ce24:	6013      	str	r3, [r2, #0]
 800ce26:	6813      	ldr	r3, [r2, #0]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d1fc      	bne.n	800ce26 <CRC_Lock+0x46>
 800ce2c:	4b0a      	ldr	r3, [pc, #40]	; (800ce58 <CRC_Lock+0x78>)
 800ce2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce32:	6018      	str	r0, [r3, #0]
 800ce34:	6818      	ldr	r0, [r3, #0]
 800ce36:	1a40      	subs	r0, r0, r1
 800ce38:	fab0 f080 	clz	r0, r0
 800ce3c:	0940      	lsrs	r0, r0, #5
 800ce3e:	4770      	bx	lr
 800ce40:	e0002000 	.word	0xe0002000
 800ce44:	e0042000 	.word	0xe0042000
 800ce48:	5c001000 	.word	0x5c001000
 800ce4c:	40023008 	.word	0x40023008
 800ce50:	40023000 	.word	0x40023000
 800ce54:	58024c08 	.word	0x58024c08
 800ce58:	58024c00 	.word	0x58024c00

0800ce5c <memset>:
 800ce5c:	4402      	add	r2, r0
 800ce5e:	4603      	mov	r3, r0
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d100      	bne.n	800ce66 <memset+0xa>
 800ce64:	4770      	bx	lr
 800ce66:	f803 1b01 	strb.w	r1, [r3], #1
 800ce6a:	e7f9      	b.n	800ce60 <memset+0x4>

0800ce6c <__errno>:
 800ce6c:	4b01      	ldr	r3, [pc, #4]	; (800ce74 <__errno+0x8>)
 800ce6e:	6818      	ldr	r0, [r3, #0]
 800ce70:	4770      	bx	lr
 800ce72:	bf00      	nop
 800ce74:	200005e8 	.word	0x200005e8

0800ce78 <__libc_init_array>:
 800ce78:	b570      	push	{r4, r5, r6, lr}
 800ce7a:	4d0d      	ldr	r5, [pc, #52]	; (800ceb0 <__libc_init_array+0x38>)
 800ce7c:	4c0d      	ldr	r4, [pc, #52]	; (800ceb4 <__libc_init_array+0x3c>)
 800ce7e:	1b64      	subs	r4, r4, r5
 800ce80:	10a4      	asrs	r4, r4, #2
 800ce82:	2600      	movs	r6, #0
 800ce84:	42a6      	cmp	r6, r4
 800ce86:	d109      	bne.n	800ce9c <__libc_init_array+0x24>
 800ce88:	4d0b      	ldr	r5, [pc, #44]	; (800ceb8 <__libc_init_array+0x40>)
 800ce8a:	4c0c      	ldr	r4, [pc, #48]	; (800cebc <__libc_init_array+0x44>)
 800ce8c:	f000 fbfe 	bl	800d68c <_init>
 800ce90:	1b64      	subs	r4, r4, r5
 800ce92:	10a4      	asrs	r4, r4, #2
 800ce94:	2600      	movs	r6, #0
 800ce96:	42a6      	cmp	r6, r4
 800ce98:	d105      	bne.n	800cea6 <__libc_init_array+0x2e>
 800ce9a:	bd70      	pop	{r4, r5, r6, pc}
 800ce9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cea0:	4798      	blx	r3
 800cea2:	3601      	adds	r6, #1
 800cea4:	e7ee      	b.n	800ce84 <__libc_init_array+0xc>
 800cea6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ceaa:	4798      	blx	r3
 800ceac:	3601      	adds	r6, #1
 800ceae:	e7f2      	b.n	800ce96 <__libc_init_array+0x1e>
 800ceb0:	0800d7c4 	.word	0x0800d7c4
 800ceb4:	0800d7c4 	.word	0x0800d7c4
 800ceb8:	0800d7c4 	.word	0x0800d7c4
 800cebc:	0800d7c8 	.word	0x0800d7c8

0800cec0 <powf>:
 800cec0:	b508      	push	{r3, lr}
 800cec2:	ed2d 8b04 	vpush	{d8-d9}
 800cec6:	eeb0 8a60 	vmov.f32	s16, s1
 800ceca:	eeb0 9a40 	vmov.f32	s18, s0
 800cece:	f000 f883 	bl	800cfd8 <__ieee754_powf>
 800ced2:	eeb4 8a48 	vcmp.f32	s16, s16
 800ced6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceda:	eef0 8a40 	vmov.f32	s17, s0
 800cede:	d63e      	bvs.n	800cf5e <powf+0x9e>
 800cee0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800cee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cee8:	d112      	bne.n	800cf10 <powf+0x50>
 800ceea:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ceee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef2:	d039      	beq.n	800cf68 <powf+0xa8>
 800cef4:	eeb0 0a48 	vmov.f32	s0, s16
 800cef8:	f000 f839 	bl	800cf6e <finitef>
 800cefc:	b378      	cbz	r0, 800cf5e <powf+0x9e>
 800cefe:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cf02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf06:	d52a      	bpl.n	800cf5e <powf+0x9e>
 800cf08:	f7ff ffb0 	bl	800ce6c <__errno>
 800cf0c:	2322      	movs	r3, #34	; 0x22
 800cf0e:	e014      	b.n	800cf3a <powf+0x7a>
 800cf10:	f000 f82d 	bl	800cf6e <finitef>
 800cf14:	b998      	cbnz	r0, 800cf3e <powf+0x7e>
 800cf16:	eeb0 0a49 	vmov.f32	s0, s18
 800cf1a:	f000 f828 	bl	800cf6e <finitef>
 800cf1e:	b170      	cbz	r0, 800cf3e <powf+0x7e>
 800cf20:	eeb0 0a48 	vmov.f32	s0, s16
 800cf24:	f000 f823 	bl	800cf6e <finitef>
 800cf28:	b148      	cbz	r0, 800cf3e <powf+0x7e>
 800cf2a:	eef4 8a68 	vcmp.f32	s17, s17
 800cf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf32:	d7e9      	bvc.n	800cf08 <powf+0x48>
 800cf34:	f7ff ff9a 	bl	800ce6c <__errno>
 800cf38:	2321      	movs	r3, #33	; 0x21
 800cf3a:	6003      	str	r3, [r0, #0]
 800cf3c:	e00f      	b.n	800cf5e <powf+0x9e>
 800cf3e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800cf42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf46:	d10a      	bne.n	800cf5e <powf+0x9e>
 800cf48:	eeb0 0a49 	vmov.f32	s0, s18
 800cf4c:	f000 f80f 	bl	800cf6e <finitef>
 800cf50:	b128      	cbz	r0, 800cf5e <powf+0x9e>
 800cf52:	eeb0 0a48 	vmov.f32	s0, s16
 800cf56:	f000 f80a 	bl	800cf6e <finitef>
 800cf5a:	2800      	cmp	r0, #0
 800cf5c:	d1d4      	bne.n	800cf08 <powf+0x48>
 800cf5e:	eeb0 0a68 	vmov.f32	s0, s17
 800cf62:	ecbd 8b04 	vpop	{d8-d9}
 800cf66:	bd08      	pop	{r3, pc}
 800cf68:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800cf6c:	e7f7      	b.n	800cf5e <powf+0x9e>

0800cf6e <finitef>:
 800cf6e:	b082      	sub	sp, #8
 800cf70:	ed8d 0a01 	vstr	s0, [sp, #4]
 800cf74:	9801      	ldr	r0, [sp, #4]
 800cf76:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800cf7a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800cf7e:	bfac      	ite	ge
 800cf80:	2000      	movge	r0, #0
 800cf82:	2001      	movlt	r0, #1
 800cf84:	b002      	add	sp, #8
 800cf86:	4770      	bx	lr

0800cf88 <__ieee754_sqrtf>:
 800cf88:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cf8c:	4770      	bx	lr
	...

0800cf90 <roundf>:
 800cf90:	ee10 0a10 	vmov	r0, s0
 800cf94:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800cf98:	3a7f      	subs	r2, #127	; 0x7f
 800cf9a:	2a16      	cmp	r2, #22
 800cf9c:	dc15      	bgt.n	800cfca <roundf+0x3a>
 800cf9e:	2a00      	cmp	r2, #0
 800cfa0:	da08      	bge.n	800cfb4 <roundf+0x24>
 800cfa2:	3201      	adds	r2, #1
 800cfa4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800cfa8:	d101      	bne.n	800cfae <roundf+0x1e>
 800cfaa:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800cfae:	ee00 3a10 	vmov	s0, r3
 800cfb2:	4770      	bx	lr
 800cfb4:	4907      	ldr	r1, [pc, #28]	; (800cfd4 <roundf+0x44>)
 800cfb6:	4111      	asrs	r1, r2
 800cfb8:	4208      	tst	r0, r1
 800cfba:	d0fa      	beq.n	800cfb2 <roundf+0x22>
 800cfbc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cfc0:	4113      	asrs	r3, r2
 800cfc2:	4403      	add	r3, r0
 800cfc4:	ea23 0301 	bic.w	r3, r3, r1
 800cfc8:	e7f1      	b.n	800cfae <roundf+0x1e>
 800cfca:	2a80      	cmp	r2, #128	; 0x80
 800cfcc:	d1f1      	bne.n	800cfb2 <roundf+0x22>
 800cfce:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cfd2:	4770      	bx	lr
 800cfd4:	007fffff 	.word	0x007fffff

0800cfd8 <__ieee754_powf>:
 800cfd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfdc:	ee10 4a90 	vmov	r4, s1
 800cfe0:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800cfe4:	ed2d 8b02 	vpush	{d8}
 800cfe8:	ee10 7a10 	vmov	r7, s0
 800cfec:	eeb0 8a40 	vmov.f32	s16, s0
 800cff0:	eef0 8a60 	vmov.f32	s17, s1
 800cff4:	d10c      	bne.n	800d010 <__ieee754_powf+0x38>
 800cff6:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800cffa:	007f      	lsls	r7, r7, #1
 800cffc:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 800d000:	f240 8292 	bls.w	800d528 <__ieee754_powf+0x550>
 800d004:	ee38 0a28 	vadd.f32	s0, s16, s17
 800d008:	ecbd 8b02 	vpop	{d8}
 800d00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d010:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800d014:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800d018:	dcf4      	bgt.n	800d004 <__ieee754_powf+0x2c>
 800d01a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800d01e:	dd08      	ble.n	800d032 <__ieee754_powf+0x5a>
 800d020:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800d024:	d1ee      	bne.n	800d004 <__ieee754_powf+0x2c>
 800d026:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800d02a:	0064      	lsls	r4, r4, #1
 800d02c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800d030:	e7e6      	b.n	800d000 <__ieee754_powf+0x28>
 800d032:	2f00      	cmp	r7, #0
 800d034:	da20      	bge.n	800d078 <__ieee754_powf+0xa0>
 800d036:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800d03a:	da2d      	bge.n	800d098 <__ieee754_powf+0xc0>
 800d03c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800d040:	f2c0 827b 	blt.w	800d53a <__ieee754_powf+0x562>
 800d044:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800d048:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800d04c:	fa48 f603 	asr.w	r6, r8, r3
 800d050:	fa06 f303 	lsl.w	r3, r6, r3
 800d054:	4543      	cmp	r3, r8
 800d056:	f040 8270 	bne.w	800d53a <__ieee754_powf+0x562>
 800d05a:	f006 0601 	and.w	r6, r6, #1
 800d05e:	f1c6 0602 	rsb	r6, r6, #2
 800d062:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800d066:	d11f      	bne.n	800d0a8 <__ieee754_powf+0xd0>
 800d068:	2c00      	cmp	r4, #0
 800d06a:	f280 8263 	bge.w	800d534 <__ieee754_powf+0x55c>
 800d06e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d072:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d076:	e7c7      	b.n	800d008 <__ieee754_powf+0x30>
 800d078:	2600      	movs	r6, #0
 800d07a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800d07e:	d1f0      	bne.n	800d062 <__ieee754_powf+0x8a>
 800d080:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800d084:	f000 8250 	beq.w	800d528 <__ieee754_powf+0x550>
 800d088:	dd08      	ble.n	800d09c <__ieee754_powf+0xc4>
 800d08a:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800d390 <__ieee754_powf+0x3b8>
 800d08e:	2c00      	cmp	r4, #0
 800d090:	bfa8      	it	ge
 800d092:	eeb0 0a68 	vmovge.f32	s0, s17
 800d096:	e7b7      	b.n	800d008 <__ieee754_powf+0x30>
 800d098:	2602      	movs	r6, #2
 800d09a:	e7ee      	b.n	800d07a <__ieee754_powf+0xa2>
 800d09c:	2c00      	cmp	r4, #0
 800d09e:	f280 8246 	bge.w	800d52e <__ieee754_powf+0x556>
 800d0a2:	eeb1 0a68 	vneg.f32	s0, s17
 800d0a6:	e7af      	b.n	800d008 <__ieee754_powf+0x30>
 800d0a8:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800d0ac:	d102      	bne.n	800d0b4 <__ieee754_powf+0xdc>
 800d0ae:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d0b2:	e7a9      	b.n	800d008 <__ieee754_powf+0x30>
 800d0b4:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800d0b8:	eeb0 0a48 	vmov.f32	s0, s16
 800d0bc:	d107      	bne.n	800d0ce <__ieee754_powf+0xf6>
 800d0be:	2f00      	cmp	r7, #0
 800d0c0:	db05      	blt.n	800d0ce <__ieee754_powf+0xf6>
 800d0c2:	ecbd 8b02 	vpop	{d8}
 800d0c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ca:	f7ff bf5d 	b.w	800cf88 <__ieee754_sqrtf>
 800d0ce:	f000 fa4d 	bl	800d56c <fabsf>
 800d0d2:	b125      	cbz	r5, 800d0de <__ieee754_powf+0x106>
 800d0d4:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800d0d8:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800d0dc:	d115      	bne.n	800d10a <__ieee754_powf+0x132>
 800d0de:	2c00      	cmp	r4, #0
 800d0e0:	bfbc      	itt	lt
 800d0e2:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800d0e6:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d0ea:	2f00      	cmp	r7, #0
 800d0ec:	da8c      	bge.n	800d008 <__ieee754_powf+0x30>
 800d0ee:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800d0f2:	4335      	orrs	r5, r6
 800d0f4:	d104      	bne.n	800d100 <__ieee754_powf+0x128>
 800d0f6:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d0fa:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d0fe:	e783      	b.n	800d008 <__ieee754_powf+0x30>
 800d100:	2e01      	cmp	r6, #1
 800d102:	d181      	bne.n	800d008 <__ieee754_powf+0x30>
 800d104:	eeb1 0a40 	vneg.f32	s0, s0
 800d108:	e77e      	b.n	800d008 <__ieee754_powf+0x30>
 800d10a:	0ff8      	lsrs	r0, r7, #31
 800d10c:	3801      	subs	r0, #1
 800d10e:	ea56 0300 	orrs.w	r3, r6, r0
 800d112:	d104      	bne.n	800d11e <__ieee754_powf+0x146>
 800d114:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d118:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d11c:	e774      	b.n	800d008 <__ieee754_powf+0x30>
 800d11e:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800d122:	dd73      	ble.n	800d20c <__ieee754_powf+0x234>
 800d124:	4b9b      	ldr	r3, [pc, #620]	; (800d394 <__ieee754_powf+0x3bc>)
 800d126:	429d      	cmp	r5, r3
 800d128:	dc08      	bgt.n	800d13c <__ieee754_powf+0x164>
 800d12a:	2c00      	cmp	r4, #0
 800d12c:	da0b      	bge.n	800d146 <__ieee754_powf+0x16e>
 800d12e:	2000      	movs	r0, #0
 800d130:	ecbd 8b02 	vpop	{d8}
 800d134:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d138:	f000 baa2 	b.w	800d680 <__math_oflowf>
 800d13c:	4b96      	ldr	r3, [pc, #600]	; (800d398 <__ieee754_powf+0x3c0>)
 800d13e:	429d      	cmp	r5, r3
 800d140:	dd08      	ble.n	800d154 <__ieee754_powf+0x17c>
 800d142:	2c00      	cmp	r4, #0
 800d144:	dcf3      	bgt.n	800d12e <__ieee754_powf+0x156>
 800d146:	2000      	movs	r0, #0
 800d148:	ecbd 8b02 	vpop	{d8}
 800d14c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d150:	f000 ba90 	b.w	800d674 <__math_uflowf>
 800d154:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d158:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d15c:	eddf 6a8f 	vldr	s13, [pc, #572]	; 800d39c <__ieee754_powf+0x3c4>
 800d160:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800d164:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d168:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d16c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d170:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d174:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d178:	eddf 7a89 	vldr	s15, [pc, #548]	; 800d3a0 <__ieee754_powf+0x3c8>
 800d17c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800d180:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800d3a4 <__ieee754_powf+0x3cc>
 800d184:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d188:	ed9f 7a87 	vldr	s14, [pc, #540]	; 800d3a8 <__ieee754_powf+0x3d0>
 800d18c:	eef0 6a67 	vmov.f32	s13, s15
 800d190:	eee0 6a07 	vfma.f32	s13, s0, s14
 800d194:	ee16 3a90 	vmov	r3, s13
 800d198:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d19c:	f023 030f 	bic.w	r3, r3, #15
 800d1a0:	ee06 3a90 	vmov	s13, r3
 800d1a4:	eee0 6a47 	vfms.f32	s13, s0, s14
 800d1a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d1ac:	3e01      	subs	r6, #1
 800d1ae:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800d1b2:	4306      	orrs	r6, r0
 800d1b4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d1b8:	f024 040f 	bic.w	r4, r4, #15
 800d1bc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800d1c0:	bf08      	it	eq
 800d1c2:	eeb0 8a47 	vmoveq.f32	s16, s14
 800d1c6:	ee07 4a10 	vmov	s14, r4
 800d1ca:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d1ce:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800d1d2:	ee07 3a90 	vmov	s15, r3
 800d1d6:	eee7 0a27 	vfma.f32	s1, s14, s15
 800d1da:	ee07 4a10 	vmov	s14, r4
 800d1de:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d1e2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d1e6:	ee17 1a10 	vmov	r1, s14
 800d1ea:	2900      	cmp	r1, #0
 800d1ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d1f0:	f340 817c 	ble.w	800d4ec <__ieee754_powf+0x514>
 800d1f4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800d1f8:	f340 80f8 	ble.w	800d3ec <__ieee754_powf+0x414>
 800d1fc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d204:	bf4c      	ite	mi
 800d206:	2001      	movmi	r0, #1
 800d208:	2000      	movpl	r0, #0
 800d20a:	e791      	b.n	800d130 <__ieee754_powf+0x158>
 800d20c:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 800d210:	bf01      	itttt	eq
 800d212:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800d3ac <__ieee754_powf+0x3d4>
 800d216:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d21a:	f06f 0317 	mvneq.w	r3, #23
 800d21e:	ee17 5a90 	vmoveq	r5, s15
 800d222:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800d226:	bf18      	it	ne
 800d228:	2300      	movne	r3, #0
 800d22a:	3a7f      	subs	r2, #127	; 0x7f
 800d22c:	441a      	add	r2, r3
 800d22e:	4b60      	ldr	r3, [pc, #384]	; (800d3b0 <__ieee754_powf+0x3d8>)
 800d230:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800d234:	429d      	cmp	r5, r3
 800d236:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800d23a:	dd06      	ble.n	800d24a <__ieee754_powf+0x272>
 800d23c:	4b5d      	ldr	r3, [pc, #372]	; (800d3b4 <__ieee754_powf+0x3dc>)
 800d23e:	429d      	cmp	r5, r3
 800d240:	f340 80a4 	ble.w	800d38c <__ieee754_powf+0x3b4>
 800d244:	3201      	adds	r2, #1
 800d246:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800d24a:	2500      	movs	r5, #0
 800d24c:	4b5a      	ldr	r3, [pc, #360]	; (800d3b8 <__ieee754_powf+0x3e0>)
 800d24e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800d252:	ee07 1a10 	vmov	s14, r1
 800d256:	edd3 5a00 	vldr	s11, [r3]
 800d25a:	4b58      	ldr	r3, [pc, #352]	; (800d3bc <__ieee754_powf+0x3e4>)
 800d25c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800d260:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d264:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800d268:	1049      	asrs	r1, r1, #1
 800d26a:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800d26e:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800d272:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800d276:	ee37 6a65 	vsub.f32	s12, s14, s11
 800d27a:	ee07 1a90 	vmov	s15, r1
 800d27e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800d282:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800d286:	ee15 7a10 	vmov	r7, s10
 800d28a:	401f      	ands	r7, r3
 800d28c:	ee06 7a90 	vmov	s13, r7
 800d290:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800d294:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d298:	ee65 7a05 	vmul.f32	s15, s10, s10
 800d29c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d2a0:	eddf 5a47 	vldr	s11, [pc, #284]	; 800d3c0 <__ieee754_powf+0x3e8>
 800d2a4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800d3c4 <__ieee754_powf+0x3ec>
 800d2a8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800d2ac:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800d3c8 <__ieee754_powf+0x3f0>
 800d2b0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d2b4:	eddf 5a39 	vldr	s11, [pc, #228]	; 800d39c <__ieee754_powf+0x3c4>
 800d2b8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d2bc:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800d3cc <__ieee754_powf+0x3f4>
 800d2c0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d2c4:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d3d0 <__ieee754_powf+0x3f8>
 800d2c8:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d2cc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d2d0:	ee35 7a26 	vadd.f32	s14, s10, s13
 800d2d4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800d2d8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d2dc:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800d2e0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800d2e4:	eef0 5a67 	vmov.f32	s11, s15
 800d2e8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800d2ec:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d2f0:	ee15 1a90 	vmov	r1, s11
 800d2f4:	4019      	ands	r1, r3
 800d2f6:	ee05 1a90 	vmov	s11, r1
 800d2fa:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800d2fe:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800d302:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d306:	ee67 7a85 	vmul.f32	s15, s15, s10
 800d30a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d30e:	eeb0 6a67 	vmov.f32	s12, s15
 800d312:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d316:	ee16 1a10 	vmov	r1, s12
 800d31a:	4019      	ands	r1, r3
 800d31c:	ee07 1a10 	vmov	s14, r1
 800d320:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800d324:	ee06 1a10 	vmov	s12, r1
 800d328:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d32c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800d3d4 <__ieee754_powf+0x3fc>
 800d330:	4929      	ldr	r1, [pc, #164]	; (800d3d8 <__ieee754_powf+0x400>)
 800d332:	eddf 5a2a 	vldr	s11, [pc, #168]	; 800d3dc <__ieee754_powf+0x404>
 800d336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d33a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800d3e0 <__ieee754_powf+0x408>
 800d33e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d342:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800d346:	ed91 7a00 	vldr	s14, [r1]
 800d34a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d34e:	ee07 2a10 	vmov	s14, r2
 800d352:	eef0 6a67 	vmov.f32	s13, s15
 800d356:	4a23      	ldr	r2, [pc, #140]	; (800d3e4 <__ieee754_powf+0x40c>)
 800d358:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d35c:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800d360:	ed92 5a00 	vldr	s10, [r2]
 800d364:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d368:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d36c:	ee76 6a87 	vadd.f32	s13, s13, s14
 800d370:	ee16 2a90 	vmov	r2, s13
 800d374:	4013      	ands	r3, r2
 800d376:	ee06 3a90 	vmov	s13, r3
 800d37a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d37e:	ee37 7a45 	vsub.f32	s14, s14, s10
 800d382:	eea6 7a65 	vfms.f32	s14, s12, s11
 800d386:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d38a:	e70f      	b.n	800d1ac <__ieee754_powf+0x1d4>
 800d38c:	2501      	movs	r5, #1
 800d38e:	e75d      	b.n	800d24c <__ieee754_powf+0x274>
 800d390:	00000000 	.word	0x00000000
 800d394:	3f7ffff3 	.word	0x3f7ffff3
 800d398:	3f800007 	.word	0x3f800007
 800d39c:	3eaaaaab 	.word	0x3eaaaaab
 800d3a0:	3fb8aa3b 	.word	0x3fb8aa3b
 800d3a4:	36eca570 	.word	0x36eca570
 800d3a8:	3fb8aa00 	.word	0x3fb8aa00
 800d3ac:	4b800000 	.word	0x4b800000
 800d3b0:	001cc471 	.word	0x001cc471
 800d3b4:	005db3d6 	.word	0x005db3d6
 800d3b8:	0800d7a4 	.word	0x0800d7a4
 800d3bc:	fffff000 	.word	0xfffff000
 800d3c0:	3e6c3255 	.word	0x3e6c3255
 800d3c4:	3e53f142 	.word	0x3e53f142
 800d3c8:	3e8ba305 	.word	0x3e8ba305
 800d3cc:	3edb6db7 	.word	0x3edb6db7
 800d3d0:	3f19999a 	.word	0x3f19999a
 800d3d4:	3f76384f 	.word	0x3f76384f
 800d3d8:	0800d7b4 	.word	0x0800d7b4
 800d3dc:	3f763800 	.word	0x3f763800
 800d3e0:	369dc3a0 	.word	0x369dc3a0
 800d3e4:	0800d7ac 	.word	0x0800d7ac
 800d3e8:	3338aa3c 	.word	0x3338aa3c
 800d3ec:	f040 8093 	bne.w	800d516 <__ieee754_powf+0x53e>
 800d3f0:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800d3e8 <__ieee754_powf+0x410>
 800d3f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d3f8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d3fc:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d404:	f73f aefa 	bgt.w	800d1fc <__ieee754_powf+0x224>
 800d408:	15db      	asrs	r3, r3, #23
 800d40a:	3b7e      	subs	r3, #126	; 0x7e
 800d40c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800d410:	4118      	asrs	r0, r3
 800d412:	4408      	add	r0, r1
 800d414:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d418:	4a49      	ldr	r2, [pc, #292]	; (800d540 <__ieee754_powf+0x568>)
 800d41a:	3b7f      	subs	r3, #127	; 0x7f
 800d41c:	411a      	asrs	r2, r3
 800d41e:	4002      	ands	r2, r0
 800d420:	ee07 2a10 	vmov	s14, r2
 800d424:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d428:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d42c:	f1c3 0317 	rsb	r3, r3, #23
 800d430:	4118      	asrs	r0, r3
 800d432:	2900      	cmp	r1, #0
 800d434:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d438:	bfb8      	it	lt
 800d43a:	4240      	neglt	r0, r0
 800d43c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d440:	eddf 6a40 	vldr	s13, [pc, #256]	; 800d544 <__ieee754_powf+0x56c>
 800d444:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800d548 <__ieee754_powf+0x570>
 800d448:	ee17 3a10 	vmov	r3, s14
 800d44c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d450:	f023 030f 	bic.w	r3, r3, #15
 800d454:	ee07 3a10 	vmov	s14, r3
 800d458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d45c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d460:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d464:	eddf 7a39 	vldr	s15, [pc, #228]	; 800d54c <__ieee754_powf+0x574>
 800d468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d46c:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d470:	eef0 6a67 	vmov.f32	s13, s15
 800d474:	eee7 6a06 	vfma.f32	s13, s14, s12
 800d478:	eef0 5a66 	vmov.f32	s11, s13
 800d47c:	eee7 5a46 	vfms.f32	s11, s14, s12
 800d480:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d484:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d488:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800d550 <__ieee754_powf+0x578>
 800d48c:	eddf 5a31 	vldr	s11, [pc, #196]	; 800d554 <__ieee754_powf+0x57c>
 800d490:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d494:	eddf 5a30 	vldr	s11, [pc, #192]	; 800d558 <__ieee754_powf+0x580>
 800d498:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d49c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800d55c <__ieee754_powf+0x584>
 800d4a0:	eea5 6a87 	vfma.f32	s12, s11, s14
 800d4a4:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800d560 <__ieee754_powf+0x588>
 800d4a8:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d4ac:	eeb0 6a66 	vmov.f32	s12, s13
 800d4b0:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800d4b4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d4b8:	ee66 5a86 	vmul.f32	s11, s13, s12
 800d4bc:	ee36 6a47 	vsub.f32	s12, s12, s14
 800d4c0:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800d4c4:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800d4c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d4d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d4d4:	ee10 3a10 	vmov	r3, s0
 800d4d8:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d4dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d4e0:	da1f      	bge.n	800d522 <__ieee754_powf+0x54a>
 800d4e2:	f000 f84b 	bl	800d57c <scalbnf>
 800d4e6:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d4ea:	e58d      	b.n	800d008 <__ieee754_powf+0x30>
 800d4ec:	4a1d      	ldr	r2, [pc, #116]	; (800d564 <__ieee754_powf+0x58c>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	dd07      	ble.n	800d502 <__ieee754_powf+0x52a>
 800d4f2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4fa:	bf4c      	ite	mi
 800d4fc:	2001      	movmi	r0, #1
 800d4fe:	2000      	movpl	r0, #0
 800d500:	e622      	b.n	800d148 <__ieee754_powf+0x170>
 800d502:	d108      	bne.n	800d516 <__ieee754_powf+0x53e>
 800d504:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d508:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d50c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d510:	f6ff af7a 	blt.w	800d408 <__ieee754_powf+0x430>
 800d514:	e7ed      	b.n	800d4f2 <__ieee754_powf+0x51a>
 800d516:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800d51a:	f73f af75 	bgt.w	800d408 <__ieee754_powf+0x430>
 800d51e:	2000      	movs	r0, #0
 800d520:	e78c      	b.n	800d43c <__ieee754_powf+0x464>
 800d522:	ee00 3a10 	vmov	s0, r3
 800d526:	e7de      	b.n	800d4e6 <__ieee754_powf+0x50e>
 800d528:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d52c:	e56c      	b.n	800d008 <__ieee754_powf+0x30>
 800d52e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800d568 <__ieee754_powf+0x590>
 800d532:	e569      	b.n	800d008 <__ieee754_powf+0x30>
 800d534:	eeb0 0a48 	vmov.f32	s0, s16
 800d538:	e566      	b.n	800d008 <__ieee754_powf+0x30>
 800d53a:	2600      	movs	r6, #0
 800d53c:	e591      	b.n	800d062 <__ieee754_powf+0x8a>
 800d53e:	bf00      	nop
 800d540:	ff800000 	.word	0xff800000
 800d544:	3f317218 	.word	0x3f317218
 800d548:	3f317200 	.word	0x3f317200
 800d54c:	35bfbe8c 	.word	0x35bfbe8c
 800d550:	b5ddea0e 	.word	0xb5ddea0e
 800d554:	3331bb4c 	.word	0x3331bb4c
 800d558:	388ab355 	.word	0x388ab355
 800d55c:	bb360b61 	.word	0xbb360b61
 800d560:	3e2aaaab 	.word	0x3e2aaaab
 800d564:	43160000 	.word	0x43160000
 800d568:	00000000 	.word	0x00000000

0800d56c <fabsf>:
 800d56c:	ee10 3a10 	vmov	r3, s0
 800d570:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d574:	ee00 3a10 	vmov	s0, r3
 800d578:	4770      	bx	lr
	...

0800d57c <scalbnf>:
 800d57c:	ee10 3a10 	vmov	r3, s0
 800d580:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d584:	d02b      	beq.n	800d5de <scalbnf+0x62>
 800d586:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d58a:	d302      	bcc.n	800d592 <scalbnf+0x16>
 800d58c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d590:	4770      	bx	lr
 800d592:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d596:	d123      	bne.n	800d5e0 <scalbnf+0x64>
 800d598:	4b24      	ldr	r3, [pc, #144]	; (800d62c <scalbnf+0xb0>)
 800d59a:	eddf 7a25 	vldr	s15, [pc, #148]	; 800d630 <scalbnf+0xb4>
 800d59e:	4298      	cmp	r0, r3
 800d5a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d5a4:	db17      	blt.n	800d5d6 <scalbnf+0x5a>
 800d5a6:	ee10 3a10 	vmov	r3, s0
 800d5aa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d5ae:	3a19      	subs	r2, #25
 800d5b0:	f24c 3150 	movw	r1, #50000	; 0xc350
 800d5b4:	4288      	cmp	r0, r1
 800d5b6:	dd15      	ble.n	800d5e4 <scalbnf+0x68>
 800d5b8:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800d634 <scalbnf+0xb8>
 800d5bc:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800d638 <scalbnf+0xbc>
 800d5c0:	ee10 3a10 	vmov	r3, s0
 800d5c4:	eeb0 7a67 	vmov.f32	s14, s15
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	bfb8      	it	lt
 800d5cc:	eef0 7a66 	vmovlt.f32	s15, s13
 800d5d0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d5d4:	4770      	bx	lr
 800d5d6:	eddf 7a19 	vldr	s15, [pc, #100]	; 800d63c <scalbnf+0xc0>
 800d5da:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d5de:	4770      	bx	lr
 800d5e0:	0dd2      	lsrs	r2, r2, #23
 800d5e2:	e7e5      	b.n	800d5b0 <scalbnf+0x34>
 800d5e4:	4410      	add	r0, r2
 800d5e6:	28fe      	cmp	r0, #254	; 0xfe
 800d5e8:	dce6      	bgt.n	800d5b8 <scalbnf+0x3c>
 800d5ea:	2800      	cmp	r0, #0
 800d5ec:	dd06      	ble.n	800d5fc <scalbnf+0x80>
 800d5ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d5f2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d5f6:	ee00 3a10 	vmov	s0, r3
 800d5fa:	4770      	bx	lr
 800d5fc:	f110 0f16 	cmn.w	r0, #22
 800d600:	da09      	bge.n	800d616 <scalbnf+0x9a>
 800d602:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d63c <scalbnf+0xc0>
 800d606:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800d640 <scalbnf+0xc4>
 800d60a:	ee10 3a10 	vmov	r3, s0
 800d60e:	eeb0 7a67 	vmov.f32	s14, s15
 800d612:	2b00      	cmp	r3, #0
 800d614:	e7d9      	b.n	800d5ca <scalbnf+0x4e>
 800d616:	3019      	adds	r0, #25
 800d618:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d61c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d620:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800d644 <scalbnf+0xc8>
 800d624:	ee07 3a90 	vmov	s15, r3
 800d628:	e7d7      	b.n	800d5da <scalbnf+0x5e>
 800d62a:	bf00      	nop
 800d62c:	ffff3cb0 	.word	0xffff3cb0
 800d630:	4c000000 	.word	0x4c000000
 800d634:	7149f2ca 	.word	0x7149f2ca
 800d638:	f149f2ca 	.word	0xf149f2ca
 800d63c:	0da24260 	.word	0x0da24260
 800d640:	8da24260 	.word	0x8da24260
 800d644:	33000000 	.word	0x33000000

0800d648 <with_errnof>:
 800d648:	b513      	push	{r0, r1, r4, lr}
 800d64a:	4604      	mov	r4, r0
 800d64c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800d650:	f7ff fc0c 	bl	800ce6c <__errno>
 800d654:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d658:	6004      	str	r4, [r0, #0]
 800d65a:	b002      	add	sp, #8
 800d65c:	bd10      	pop	{r4, pc}

0800d65e <xflowf>:
 800d65e:	b130      	cbz	r0, 800d66e <xflowf+0x10>
 800d660:	eef1 7a40 	vneg.f32	s15, s0
 800d664:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d668:	2022      	movs	r0, #34	; 0x22
 800d66a:	f7ff bfed 	b.w	800d648 <with_errnof>
 800d66e:	eef0 7a40 	vmov.f32	s15, s0
 800d672:	e7f7      	b.n	800d664 <xflowf+0x6>

0800d674 <__math_uflowf>:
 800d674:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d67c <__math_uflowf+0x8>
 800d678:	f7ff bff1 	b.w	800d65e <xflowf>
 800d67c:	10000000 	.word	0x10000000

0800d680 <__math_oflowf>:
 800d680:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d688 <__math_oflowf+0x8>
 800d684:	f7ff bfeb 	b.w	800d65e <xflowf>
 800d688:	70000000 	.word	0x70000000

0800d68c <_init>:
 800d68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68e:	bf00      	nop
 800d690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d692:	bc08      	pop	{r3}
 800d694:	469e      	mov	lr, r3
 800d696:	4770      	bx	lr

0800d698 <_fini>:
 800d698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d69a:	bf00      	nop
 800d69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d69e:	bc08      	pop	{r3}
 800d6a0:	469e      	mov	lr, r3
 800d6a2:	4770      	bx	lr
