
****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param xicom.use_bs_reader 1
# set_param tcl.collectionResultDisplayLimit 0
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set part xc7z035ffg676-2
# set tool_flow Vivado
# set ip_vlnv xilinx.com:ip:ila:6.2
# set ip_module_name u_ila_2_CV
# set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {4096} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {19} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {64} {PARAM_VALUE.C_PROBE10_TYPE} {0} {PARAM_VALUE.C_PROBE10_WIDTH} {10} {PARAM_VALUE.C_PROBE11_TYPE} {0} {PARAM_VALUE.C_PROBE11_WIDTH} {1} {PARAM_VALUE.C_PROBE12_TYPE} {0} {PARAM_VALUE.C_PROBE12_WIDTH} {1} {PARAM_VALUE.C_PROBE13_TYPE} {0} {PARAM_VALUE.C_PROBE13_WIDTH} {1} {PARAM_VALUE.C_PROBE14_TYPE} {0} {PARAM_VALUE.C_PROBE14_WIDTH} {1} {PARAM_VALUE.C_PROBE15_TYPE} {0} {PARAM_VALUE.C_PROBE15_WIDTH} {1} {PARAM_VALUE.C_PROBE16_TYPE} {0} {PARAM_VALUE.C_PROBE16_WIDTH} {1} {PARAM_VALUE.C_PROBE17_TYPE} {0} {PARAM_VALUE.C_PROBE17_WIDTH} {1} {PARAM_VALUE.C_PROBE18_TYPE} {0} {PARAM_VALUE.C_PROBE18_WIDTH} {1} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {32} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {8} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {3} {PARAM_VALUE.C_PROBE4_TYPE} {0} {PARAM_VALUE.C_PROBE4_WIDTH} {32} {PARAM_VALUE.C_PROBE5_TYPE} {0} {PARAM_VALUE.C_PROBE5_WIDTH} {12} {PARAM_VALUE.C_PROBE6_TYPE} {0} {PARAM_VALUE.C_PROBE6_WIDTH} {12} {PARAM_VALUE.C_PROBE7_TYPE} {0} {PARAM_VALUE.C_PROBE7_WIDTH} {12} {PARAM_VALUE.C_PROBE8_TYPE} {0} {PARAM_VALUE.C_PROBE8_WIDTH} {12} {PARAM_VALUE.C_PROBE9_TYPE} {0} {PARAM_VALUE.C_PROBE9_WIDTH} {5} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
# set output_xci /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/out/result.xci
# set output_dcp /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/out/result.dcp
# set output_dir /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/out
# set ip_repo_paths {}
# set ip_output_repo /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {/home/xyh/Xilinx/Vivado/2017.4/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_2_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_2_CV'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_2_CV/u_ila_2_CV_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_2_CV'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'u_ila_2_CV'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_2_CV'...
synth_opts = 
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 184 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Coretcl 2-1485] Using cached IP synthesis design for IP /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_2_CV/u_ila_2_CV.xci : /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.cache/ip/2017.4/017c86b16d9b1c63/u_ila_2_CV.dcp
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1676.957 ; gain = 368.652 ; free physical = 14595 ; free virtual = 24051
Running: write_checkpoint -force u_ila_2_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/u_ila_2_CV.0/run/u_ila_2_CV.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2255.547 ; gain = 578.590 ; free physical = 14174 ; free virtual = 23632
INFO: [#UNDEF] Time taken for copying files = 1560
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $tool_flow $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow-19-3805} ERROR "Failed to generate and synthesize debug IP $ip_vlnv. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 18:38:13 2021...
