Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:08:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_place_timing_summary.rpt
| Design       : fpu_mul
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[1]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[1]_replica_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[4]_replica/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[4]_replica_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_10/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_11/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_13/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_14/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_15/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_16/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_17/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_18/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_19/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_20/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_21/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_22/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_23/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_24/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_26/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_27/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_29/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_30/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_4/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_6/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_7/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_8/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/psdsp_9/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.086       -7.347                     28                  279        0.179        0.000                      0                  279        4.500        0.000                       0                   247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.086       -7.347                     28                  279        0.179        0.000                      0                  279        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           28  Failing Endpoints,  Worst Slack       -1.086ns,  Total Violation       -7.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 u5/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ine_o1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 4.082ns (36.951%)  route 6.965ns (63.049%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.704     0.704    u5/clk
    SLICE_X34Y96         FDRE                                         r  u5/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  u5/prod_reg[4]/Q
                         net (fo=11, estimated)       0.547     1.644    u5/fract_denorm[4]
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.097     1.741 f  u5/shift_out_reg[47]_i_78/O
                         net (fo=1, estimated)        0.282     2.023    u5/shift_out_reg[47]_i_78_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.097     2.120 f  u5/shift_out_reg[47]_i_75/O
                         net (fo=1, estimated)        0.193     2.313    u5/shift_out_reg[47]_i_75_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.410 f  u5/shift_out_reg[47]_i_70/O
                         net (fo=1, estimated)        0.096     2.506    u5/shift_out_reg[47]_i_70_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.097     2.603 f  u5/shift_out_reg[47]_i_63/O
                         net (fo=1, estimated)        0.323     2.926    u5/shift_out_reg[47]_i_63_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I1_O)        0.097     3.023 f  u5/shift_out_reg[47]_i_59/O
                         net (fo=1, estimated)        0.298     3.321    u5/shift_out_reg[47]_i_59_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.097     3.418 f  u5/shift_out_reg[47]_i_45/O
                         net (fo=1, estimated)        0.199     3.617    u5/shift_out_reg[47]_i_45_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.097     3.714 f  u5/shift_out_reg[47]_i_30/O
                         net (fo=4, estimated)        0.225     3.939    u5/u4/fi_ldz[1]
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.097     4.036 r  u5/out_o1[23]_i_13/O
                         net (fo=4, estimated)        0.216     4.252    u5/out_o1[23]_i_13_n_0
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.097     4.349 r  u5/out_o1[29]_i_19/O
                         net (fo=5, estimated)        0.246     4.595    u5/out_o1[29]_i_19_n_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.097     4.692 r  u5/out_o1[29]_i_14/O
                         net (fo=2, estimated)        0.730     5.422    u5/out_o1[29]_i_14_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I4_O)        0.097     5.519 r  u5/out_o1[29]_i_18/O
                         net (fo=1, routed)           0.000     5.519    u5/out_o1[29]_i_18_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.898 r  u5/out_o1_reg[29]_i_9/CO[3]
                         net (fo=1, estimated)        0.000     5.898    u5/out_o1_reg[29]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.055 f  u5/out_o1_reg[29]_i_6/O[0]
                         net (fo=11, estimated)       0.238     6.293    u5/u4/exp_next_mi[8]
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.209     6.502 r  u5/shift_out_reg[47]_i_12__0/O
                         net (fo=8, estimated)        0.491     6.993    u5/shift_out_reg[47]_i_12__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I3_O)        0.097     7.090 r  u5/out_o1[22]_i_20/O
                         net (fo=4, estimated)        0.310     7.400    u5/out_o1[22]_i_20_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I0_O)        0.097     7.497 r  u5/out_o1[22]_i_18/O
                         net (fo=25, estimated)       0.264     7.761    u4/u7/out_o1_reg[0]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.097     7.858 r  u4/u7/out_o1[0]_i_2/O
                         net (fo=4, estimated)        0.343     8.201    u4/u1/out_o1_reg[4]
    SLICE_X37Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     8.633 r  u4/u1/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.633    u4/u1/out_o1_reg[4]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.722 r  u4/u1/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.722    u4/u1/out_o1_reg[8]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.811 r  u4/u1/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.811    u4/u1/out_o1_reg[12]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.900 r  u4/u1/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.900    u4/u1/out_o1_reg[16]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.989 r  u4/u1/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.989    u4/u1/out_o1_reg[20]_i_2_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     9.162 r  u4/u1/out_o1_reg[22]_i_3/CO[2]
                         net (fo=12, estimated)       0.251     9.413    u5/fract_out_pl1[22]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.237     9.650 f  u5/out_o1[22]_i_6/O
                         net (fo=2, estimated)        0.594    10.244    u5/out_o1[22]_i_6_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.097    10.341 f  u5/out_o1[22]_i_2/O
                         net (fo=29, estimated)       0.270    10.611    u4/u1/zero_o1_i_2_2
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.097    10.708 r  u4/u1/zero_o1_i_6/O
                         net (fo=1, estimated)        0.607    11.315    u4/u1/zero_o1_i_6_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.097    11.412 r  u4/u1/zero_o1_i_2/O
                         net (fo=4, estimated)        0.242    11.654    u0/ine_o1_reg_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.097    11.751 r  u0/ine_o1_i_1/O
                         net (fo=1, routed)           0.000    11.751    ine_mul
    SLICE_X40Y99         FDRE                                         r  ine_o1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=247, unset)          0.669    10.669    clk
    SLICE_X40Y99         FDRE                                         r  ine_o1_reg/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.032    10.665    ine_o1_reg
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                 -1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 out_o1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.010%)  route 0.130ns (47.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.411     0.411    clk
    SLICE_X41Y101        FDRE                                         r  out_o1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  out_o1_reg[1]/Q
                         net (fo=1, estimated)        0.130     0.682    out_o1[1]
    SLICE_X41Y102        FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    clk
    SLICE_X41Y102        FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.070     0.502    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.723         10.000      7.277      DSP48_X2Y38    u5/prod1_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y103  exp_ovf_r_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y103  exp_ovf_r_reg[0]/C



