{
    "spec": "Module name: CODEC2_encoder_one_frame_mode2400. Module specification: This module implements a CODEC2 speech encoder for 2400 bps mode, processing one frame of speech input at a time. It takes inputs such as clock (clk), reset (rst), start signal (start_oneframe), previous frame data (in_mex_x, in_mem_y, in_prevf0, in_xq0, in_xq1), and speech samples (out_speech, read_c2_sn_out, out_mem_fir, out_sq). The module outputs encoded bits (encoded_bits), updated frame data (out_mem_x, out_mem_y, out_prevf0, out_xq0, out_xq1), memory control signals (addr_speech, addr_sn, write_c2_sn,",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: CODEC2_encoder_one_frame_mode2400.\n\nExplanation: This module appears to be an encoder for the CODEC2 speech compression algorithm, specifically for the 2400 bps mode. It processes one frame of speech input at a time. The module takes various input parameters including speech samples, previous frame data, and configuration values. It then performs several encoding steps such as pitch analysis, LSP (Line Spectral Pair) computation, and quantization. The module outputs encoded bits representing the compressed speech frame, along with updated state information for the next frame. The encoding process involves multiple stages including speech analysis, parameter extraction, and bit packing, implemented through a state machine with numerous states for different processing steps."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nInput ports:\n[clk, rst, start_oneframe, in_mex_x, in_mem_y, in_prevf0, in_xq0, in_xq1, out_speech, read_c2_sn_out, out_mem_fir, out_sq]\n\nExplanation:\n- clk, rst: Clock and reset signals for synchronous operation\n- start_oneframe: Trigger to start processing a new frame\n- in_mex_x, in_mem_y: Input memory data for x and y\n- in_prevf0: Previous frame's fundamental frequency\n- in_xq0, in_xq1: Previous quantized excitation values\n- out_speech: Input speech samples\n- read_c2_sn_out: Input data from speech memory\n- out_mem_fir, out_sq: Input data from FIR and square root memories\n\nOutput ports:\n[encoded_bits, out_mem_x, out_mem_y, out_prevf0, out_xq0, out_xq1, addr_speech, addr_sn, write_c2_sn, re_c2_sn, we_c2_sn, addr_mem_fir, in_mem_fir, read_fir, write_fir, addr_nlp_sq, in_sq, read_sq, write_sq, done_oneframe, c_encode_model_wo, c_pitch1, c_pitch2, c_cmax1, c_cmax2]\n\nExplanation:\n- encoded_bits: Final encoded output representing the compressed speech frame\n- out_mem_x, out_mem_y: Updated memory data for x and y\n- out_prevf0: Updated previous frame's fundamental frequency\n- out_xq0, out_xq1: Updated quantized excitation values\n- addr_speech, addr_sn: Address signals for speech and sn memories\n- write_c2_sn: Data to be written to sn memory\n- re_c2_sn, we_c2_sn: Read and write enable signals for sn memory\n- addr_mem_fir, in_mem_fir, read_fir, write_fir: Control signals for FIR memory\n- addr_nlp_sq, in_sq, read_sq, write_sq: Control signals for square root memory\n- done_oneframe: Signal indicating completion of frame processing\n- c_encode_model_wo, c_pitch1, c_pitch2, c_cmax1, c_cmax2: Encoded model parameters"
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nInternal signals: [STATE, NEXT_STATE, i, j, i1, j1, sn_data, startaof, aof_mem_x_in, aof_mem_y_in, aof_out_mem_fir, aof_out_sq, aof_in_prev_f0, aof_out_sn, aof_voiced1, c_w0_1, check_pitch1, startspeech, s_out_sn, startewoe, encode_model_wo, encode_in_e, xq0, xq1, lsp, toGray, clsp0-clsp9, start_elsp, in_index].\n\nExplanation:\n- STATE, NEXT_STATE: Current and next state of the state machine controlling the encoding process.\n- i, j, i1, j1: Loop counters used in various stages of the encoding process.\n- sn_data: Temporary storage for speech sample data.\n- startaof: Control signal to start the analyse_one_frame module.\n- aof_mem_x_in, aof_mem_y_in: Input memory data for the analyse_one_frame module.\n- aof_out_mem_fir, aof_out_sq: Output data from FIR and square root memories for analyse_one_frame.\n- aof_in_prev_f0, aof_out_sn: Previous fundamental frequency and speech sample for analyse_one_frame.\n- aof_voiced1: Voiced/unvoiced decision from the first frame analysis.\n- c_w0_1: Fundamental frequency from the first frame analysis.\n- check_pitch1: Pitch value from the first frame analysis.\n- startspeech: Control signal to start the speech_to_uq_lsps_modified module.\n- s_out_sn: Speech sample input for the speech_to_uq_lsps_modified module.\n- startewoe: Control signal to start the encode_WoE module.\n- encode_model_wo, encode_in_e: Model parameters for the encode_WoE module.\n- xq0, xq1: Quantized excitation values for the encode_WoE module.\n- lsp: Counter for LSP (Line Spectral Pair) processing.\n- toGray: Temporary storage for Gray code conversion.\n- clsp0-clsp9: Encoded LSP values.\n- start_elsp: Control signal to start the encode_lsp_scalar_index module.\n- in_index: Input index for the encode_lsp_scalar_index module.\n\nThese internal signals are used to control the flow of the encoding process, store intermediate results, and facilitate communication between different sub-modules within the CODEC2 encoder."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\nmodule CODEC2_encoder_one_frame_mode2400 (start_oneframe,clk, rst,\n\t\t\t\t\t\t\t\t\t\t in_mex_x, in_mem_y ,  in_prevf0, in_xq0, in_xq1,\n\t\t\t\t\t\t\t\t\t\t out_speech,read_c2_sn_out,out_mem_fir,out_sq,\t\t\n\t\t\t\t\t\t\t\t\t  \n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\tout_mem_x,out_mem_y,out_prevf0, out_xq0, out_xq1,\n\t\t\t\t\t\t\t\t\t\t\tencoded_bits,\n\t\t\t\t\t\t\t\t\t\t\taddr_speech,addr_sn,write_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\tre_c2_sn,we_c2_sn,\t\t\n\t\t\t\t\t\t\t\t\t\t\taddr_mem_fir, in_mem_fir ,read_fir,write_fir,\n\t\t\t\t\t\t\t\t\t\t\taddr_nlp_sq, in_sq ,read_sq,write_sq,\n\t\t\t\t\t\t\t\t\t\t\tdone_oneframe,\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\tc_encode_model_wo,c_pitch1,c_pitch2, c_cmax1, c_cmax2\n\t\t\t\t\t\t\t\t    \t);  \n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\n\n\n\t\t\t\tparameter N = 32;\n\t\t\t\tparameter Q = 16;\n\t\t\t\tparameter BITS_WIDTH = 48;\n\t\t\t\t\n\t\t\t\tparameter N1 = 80;\n\t\t\t\tparameter Q1 = 16;\n\n\t\t\t\tinput clk,rst,start_oneframe;\n\t\t\t\tinput  [N1-1:0] in_mex_x,in_mem_y;\n\t\t\t\tinput  [N-1:0] in_prevf0,in_xq0, in_xq1;\n\t\t\t\tinput [N-1:0] out_speech,read_c2_sn_out;\n\t\t\t\tinput [N1-1:0] out_mem_fir,out_sq;\n\t\t\t\t\n\t\t\t\t\n\n\t\t\t\toutput reg [BITS_WIDTH-1 : 0] encoded_bits;\n\t\t\t\t\n\t\t\t\toutput reg [N1-1:0] out_mem_x,out_mem_y;\n\t\t\t\toutput reg [N-1:0] out_prevf0, out_xq0, out_xq1;\n\t\t\t    output reg [9:0] addr_speech, addr_sn, addr_mem_fir, addr_nlp_sq;\n\t\t\t\toutput reg [N-1:0] write_c2_sn;\n\t\t\t\toutput reg [N1-1:0] in_mem_fir, in_sq;\n\t\t\t\t\n\t\t\t\toutput reg [9:0] c_cmax1, c_cmax2;\n\n\t\t\t\toutput reg done_oneframe,re_c2_sn, we_c2_sn, read_fir, \n\t\t\t\t\t\t\t\t\t    write_fir, read_sq,write_sq;\n\t\t\t\t\n\t\t\t\treg [N-1:0] check_sum;\n\t\n\t\t\t\treg [N-1:0] c_w0_1,c_w0_2,c_w0,c_w1;\n\t\t\t\t\t\n\t\t\t\treg [N-1:0] check_pitch1, check_best_fo1, check_pitch2, check_best_fo2;\n\t\t\t\t\n\t\t\t\treg [N-1:0] c_e,ch_lsp;\n\t\t\t\t\n\t\t\t\toutput reg [N-1:0] c_encode_model_wo,c_pitch1,c_pitch2;\n\t\t\t\t\n\t\t\t\treg [N-1:0] c_sn; \n\t\t\t\t \n\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\t\t\t\t \n\n\n\n\n\nparameter START = 7'd0,\n          START_AOF1 = 7'd1,\n          RUN_AOF1 = 7'd2,\n          START_AOF2 = 7'd3,\n          RUN_AOF2 = 7'd4,\n          DONE = 7'd5,\n\t\t\t INIT_FOR_2 = 7'd6,\n\t\t\t CHECK_FOR2 = 7'd7,\n\t\t\t READ_SN2 = 7'd8,\n\t\t\t SET_DELAY_3 = 7'd9,\n\t\t\t SET_DELAY_4 = 7'd10,\n\t\t\t READ_DATA_SN2 = 7'd11,\n\t\t\t INCR_FOR2 = 7'd12,\n\t\t\t GET_AOF1 = 7'd13,\n\t\t\t AA_SET_ADDR = 7'd14,\n\t\t\t AA_SET_ADDR1 = 7'd15,\n\t\t\t AA_SET_ADDR2 = 7'd16,\n\t\t\t AA_SET_ADDR_GET = 7'd17,\n\t\t\t INIT_FOR_4 = 7'd18,\n\t\t\tCHECK_FOR_4 = 7'd19,\n\t\t\tREAD_SN4 = 7'd20,\n\t\t\tSET_DELAY_5 = 7'd21,\n\t\t\tSET_DELAY_6 = 7'd22,\n\t\t\tREAD_DATA_SN4 = 7'd23,\n\t\t\tINCR_FOR_4 = 7'd24,\n\t\t\tGET_AOF2 = 7'd25,\n\t\t\tSTART_SPEECH = 7'd26,\n\t\t\tRUN_SPEECH = 7'd27,\n\t\t\tGET_SPEECH = 7'd28,\n\t\t\tSTART_ENCODEWOE = 7'd29,\n\t\t\tRUN_ENCODEWOE = 7'd30,\n\t\t\tGET_ENCODEWOE = 7'd31,\n\t\t\tINIT_FOR_LSP = 7'd32,\n\t\t\tCHECK_LSP = 7'd33,\n\t\t\tSET_DATA_LSP = 7'd34,\n\t\t\tINCR_LSP = 7'd35,\n\t\t\tSTART_ELSP1 = 7'd36,\n\t\t\tSET_INDEX = 7'd37,\n\t\t\tRUN_ELSP = 7'd38,\n\t\t\tGET_ELSP = 7'd39,\n\t\t\tINCR_INDEX = 7'd40,\n\t\t\tCHECK_INDEX = 7'd41,\n\t\t\tINDEX_TO_GRAY = 7'd42,\n\t\t\tSET_ENCODED_BITS = 7'd43,\n\t\t\tINIT_FOR_1 = 7'd44,\n\t\t\tCHECK_FOR1 = 7'd45,\n\t\t\tREAD_SN1 = 7'd46,\n\t\t\tSET_DELAY_1 = 7'd47,\n\t\t\tSET_DELAY_2 = 7'd48,\n\t\t\tREAD_DATA_SN1 = 7'd49,\n\t\t\tSET_ADDR_SN1 = 7'd50,\n\t\t\tWRITE_SN1 = 7'd51,\n\t\t\tINCR_FOR1 = 7'd52,\n\t\t\tINIT_FOR_3 = 7'd53,\n\t\t\tCHECK_FOR3 = 7'd54,\n\t\t\tREAD_SN3 = 7'd55,\n\t\t\tSET_DELAY_7 = 7'd56,\n\t\t\tSET_DELAY_8 = 7'd57,\n\t\t\tREAD_DATA_SN3 = 7'd58,\n\t\t\tSET_ADDR_SN3 = 7'd59,\n\t\t\tWRITE_SN3 = 7'd60,\n\t\t\tINCR_FOR3 = 7'd61;\n\t\t\t\n\nreg [6:0] STATE, NEXT_STATE;\n\nparameter [9:0] N_SAMP = 10'd80,\n\t\t\t\tM_PITCH = 10'd320;\n\n\n\n reg [9:0] i,j;\n reg [N-1:0] sn_data;\n \n \n \n reg [N-1:0] a1_in1;\n reg [N-1:0] a1_in2;\n wire [N-1:0] a1_out;\n \n qadd   #(Q,N)\t\t\tadder1    (a1_in1,a1_in2,a1_out);\n \n\n\n\n\n\nreg startaof;\nreg [N1-1:0] aof_mem_x_in,aof_mem_y_in, aof_out_mem_fir, aof_out_sq;\nreg [N-1:0] aof_in_prev_f0, aof_out_sn;\nwire [N1-1:0] aof_mem_x_out,aof_mem_y_out,aof_in_mem_fir,aof_in_sq;\nwire [N-1:0] aof_out_prev_f0,out_best_f0,aof_w0_out,aof_nlp_pitch;\nwire [9:0] aof_addr_sn,aof_addr_mem_fir,aof_addr_nlp_sq;\nwire voiced_bit,doneaof,aof_read_fir,aof_write_fir,aof_read_sq,aof_write_sq;\nwire [9:0] c_cmax;\nwire [N-1:0] aof_check_i;\nwire [N1-1:0] c_outreal,aof_check_in_real,aof_check_in_imag;\n\nanalyse_one_frame aof (\tstartaof,clk,rst,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t aof_mem_x_in,aof_mem_y_in,aof_in_prev_f0,aof_out_sn,aof_out_mem_fir,aof_out_sq,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t     aof_mem_x_out,aof_mem_y_out,aof_out_prev_f0,out_best_f0,aof_w0_out,voiced_bit,aof_addr_sn,\n\t\t\t\t\t\t\t aof_addr_mem_fir,aof_in_mem_fir,aof_nlp_pitch,aof_read_fir,aof_write_fir,\n\t\t\t\t\t\t\t \n\t\t\t\t\t\t\t aof_addr_nlp_sq,aof_in_sq,aof_read_sq,aof_write_sq,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t doneaof ,c_cmax,aof_check_i\n\t\t\t\t\t\t\t \n\t\t\t\t\t\t\t );\n\t\t\t\t\t\t\t \nwire [N-1:0] aof_c_w0,aof_c_w1;\nreg aof_voiced1;\t\t\t\n\nreg [9:0] i1,j1;\t\n\n\nreg startspeech;\nreg [N-1:0] s_out_sn;\nwire [N-1:0] E_speech,lsp0,lsp1,lsp2,lsp3,lsp4,lsp5,lsp6,lsp7,lsp8,lsp9,check_corr;\nwire [9:0] s_addr_sn;\nwire donespeech;\n\nspeech_to_uq_lsps_modified speech_module(startspeech,clk,rst,s_out_sn,\n\t\t\t\t\t\t\tE_speech,lsp0,lsp1,lsp2,lsp3,lsp4,lsp5,lsp6,lsp7,lsp8,lsp9,s_addr_sn,\n\t\t\t\t\t\t\tdonespeech);\n\n\t\t\t\t\t\t\t\n\n\nreg startewoe;\nreg [N-1:0] encode_model_wo,encode_in_e;\nreg [N-1:0] xq0, xq1;\nwire [N-1:0] encode_out_n1,e_out_xq0,e_out_xq1;\nwire doneewoe;\n\n\nencode_WoE encode_module(startewoe,clk,rst,encode_model_wo,encode_in_e,xq0,xq1,e_out_xq0,e_out_xq1,encode_out_n1,doneewoe);\n\t\t \nreg [3:0] lsp;\nreg [7:0] toGray;\n\n\n\nreg [3:0] clsp0,clsp1,clsp2,clsp3,clsp4,clsp5,clsp6,clsp7,clsp8,clsp9;\nreg start_elsp;\nreg [3:0] in_index;\nreg [N-1:0] in_lsp0,in_lsp1,in_lsp2,in_lsp3,in_lsp4,in_lsp5,in_lsp6,in_lsp7,in_lsp8,in_lsp9;\n\nwire [3:0] out_index;\nwire done_elsp;\n\nencode_lsp_scalar_index e_lsp_scalar(start_elsp,clk,rst,in_index,\n\t\t\t\t\t\t\t\t\tin_lsp0,in_lsp1,in_lsp2,in_lsp3,in_lsp4,in_lsp5,in_lsp6,in_lsp7,in_lsp8,in_lsp9,\n\t\t\t\t\t\t\t\t\tout_index,\n\t\t\t\t\t\t\t\t\tdone_elsp);\n\n\n\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\t\tSTATE <= START;\n\telse\n\t\tSTATE <= NEXT_STATE;\n\nend\n\n\nalways@(*)\nbegin\n\tcase(STATE)\n\t\n\t\t \n\n\n\n\t\t\n\t\t\n\t\t\n\t\t\n\t   \n\t   \n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN1:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_1:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_2:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN1:\n\t\tbegin\n\t\t\tsn_data = read_c2_sn_out;\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_ADDR_SN1:\n\t\tbegin\n\t\t\taddr_sn = i;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\t\n\t\tend\n\t\t\n\t\tWRITE_SN1:\n\t\tbegin\n\t\t\twrite_c2_sn = sn_data;\n\t\t\taddr_sn = i;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN2:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_3:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_4:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN2:\n\t\tbegin\n\t\t\t\n\t\t\twrite_c2_sn = out_speech;\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\tSTART_AOF1:\n\t\tbegin\n\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\n\t\tend\n\t\n\t\tRUN_AOF1:\n\t\tbegin\n\t\t\t\n\t\t\taof_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = aof_addr_sn;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\t\t\taddr_mem_fir = aof_addr_mem_fir;\n\t\t\taof_out_mem_fir = out_mem_fir;\n\t\t\tin_mem_fir = aof_in_mem_fir;\n\t\t\tread_fir = aof_read_fir;\n\t\t\twrite_fir = aof_write_fir;\n\t\t\t\t\n\t\t\taddr_nlp_sq = aof_addr_nlp_sq;\n\t\t\taof_out_sq = out_sq;\n\t\t\tin_sq = aof_in_sq;\n\t\t\tread_sq = aof_read_sq;\n\t\t\twrite_sq = aof_write_sq;\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN3:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_5:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_6:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN3:\n\t\tbegin\n\t\t\tsn_data = read_c2_sn_out;\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_ADDR_SN3:\n\t\tbegin\n\t\t\taddr_sn = j;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\t\n\t\tend\n\t\t\n\t\tWRITE_SN3:\n\t\tbegin\n\t\t\twrite_c2_sn = sn_data;\n\t\t\taddr_sn = j;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\n\t\tend\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN4:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tSET_DELAY_7:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tSET_DELAY_8:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN4:\n\t\tbegin\n\t\t\twrite_c2_sn = out_speech;\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t   \n\t\t\n\n\n\n\t\t\n\t\tSTART_AOF2:\n\t\tbegin\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\tend\n\n\t\tRUN_AOF2:\n\t\tbegin\n\t\t\taof_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = aof_addr_sn;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\t\t\taddr_mem_fir = aof_addr_mem_fir;\n\t\t\taof_out_mem_fir = out_mem_fir;\n\t\t\tin_mem_fir = aof_in_mem_fir;\n\t\t\tread_fir = aof_read_fir;\n\t\t\twrite_fir = aof_write_fir;\n\t\t\t\t\n\t\t\taddr_nlp_sq = aof_addr_nlp_sq;\n\t\t\taof_out_sq = out_sq;\n\t\t\tin_sq = aof_in_sq;\n\t\t\tread_sq = aof_read_sq;\n\t\t\twrite_sq = aof_write_sq;\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\t\n\t\tSTART_SPEECH:\n\t\tbegin\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\n\t\tRUN_SPEECH:\n\t\tbegin\n\t\t\ts_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = s_addr_sn; \n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\n\t\t\n\t\t\n\tAA_SET_ADDR:\n\tbegin\n\t\taddr_sn = 10'd248;\n\t\twe_c2_sn = 1'b0;\n\t\tre_c2_sn = 1'b1;\n\t\t\n\tend\n\t\n\tAA_SET_ADDR1:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\tend\n\t\n\tAA_SET_ADDR2:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\tend\n\t\n\tAA_SET_ADDR_GET:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\n\tend\n\t\n\tdefault:\n\tbegin\n\t\t    addr_sn = 10'd0;\n\t\t\tre_c2_sn = 10'd0;\n\t\t\twe_c2_sn = 10'd0;\n\t\t\taddr_speech = 10'd0;\n\t\t\t\n\t\t\t\n\t\t\n\tend\n\t\n\tendcase\n\n\n\nend \n\n\nalways@(*)                              \nbegin\n\tcase(STATE)\n\n\tSTART:\n\tbegin\n\t\tif(start_oneframe)\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START;\n\t\tend\n\t\t\n\tend\n\t\n\tINIT_FOR_1:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR1;\n\tend\n\t\n\tCHECK_FOR1:\n\tbegin\n\t\tif(i < M_PITCH - N_SAMP)\n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_2;\n\t\tend\n\tend\n\t\n\tREAD_SN1:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_1;\n\t\t\n\tend\n\t\n\tSET_DELAY_1:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_2;\n\tend\n\t\n\tSET_DELAY_2:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN1;\n\tend\n\t\n\tREAD_DATA_SN1:\n\tbegin\n\t\tNEXT_STATE = SET_ADDR_SN1;\n\tend\n    \n\tSET_ADDR_SN1:\n\tbegin\n\t\tNEXT_STATE = WRITE_SN1;\n\tend\n\t\n\tWRITE_SN1:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR1;\n\tend\n\t\n\tINCR_FOR1:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR1;\n\tend\n\t\n\t\n\n\n\n\t\n\tINIT_FOR_2:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR2;\n\tend\n\t\n\tCHECK_FOR2:\n\tbegin\n\t\tif(i1 < N_SAMP)   \n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN2;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_AOF1;   \n\t\tend\n\tend\n\t\n\tREAD_SN2:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_3;\n\tend\n\t\n\tSET_DELAY_3:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_4;\n\tend\n\t\n\tSET_DELAY_4:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN2;\n\tend\n\t\n\tREAD_DATA_SN2:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR2; \n\tend\n    \n\t\n\tINCR_FOR2:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR2;\n\tend\n\t\n\tSTART_AOF1:\n\tbegin\n\t\tNEXT_STATE = RUN_AOF1;\n\tend\n\n\tRUN_AOF1:\n\tbegin\n\t\tif(doneaof)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_AOF1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_AOF1;\n\t\tend\n\tend\n\t\n\tGET_AOF1:\n\tbegin\n\t\tNEXT_STATE =  INIT_FOR_3; \n\tend\n\t\n\t\n\n\n\n\t\n\tINIT_FOR_3:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR3;\n\tend\n\t\n\tCHECK_FOR3:\n\tbegin\n\t\tif(j < 10'd160)\n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN3;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_4;\n\t\tend\n\tend\n\t\n\tREAD_SN3:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_5;\n\tend\n\t\n\tSET_DELAY_5:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_6;\n\tend\n\t\n\tSET_DELAY_6:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN3;\n\tend\n\t\n\tREAD_DATA_SN3:\n\tbegin\n\t\tNEXT_STATE = SET_ADDR_SN3;\n\tend\n\t\n\tSET_ADDR_SN3:\n\tbegin\n\t\tNEXT_STATE = WRITE_SN3;\n\tend\n\t\n\tWRITE_SN3:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR3;\n\tend\n\t\n\tINCR_FOR3:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR3;\n\tend\n\t\n\tINIT_FOR_4:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR_4;\n\tend\n\t\n\tCHECK_FOR_4:\n\tbegin\n\t\tif(j1 < 10'd160)   \n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN4;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_AOF2;   \n\t\tend\n\tend\n\t\n\tREAD_SN4:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_7;\n\tend\n\t\n\tSET_DELAY_7:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_8;\n\tend\n\t\n\tSET_DELAY_8:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN4;\n\tend\n\t\n\tREAD_DATA_SN4:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR_4; \n\tend\n   \n\tINCR_FOR_4:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR_4;\n\tend\n\t\n\tSTART_AOF2:\n\tbegin\n\t\tNEXT_STATE = RUN_AOF2;\n\tend\n\n\tRUN_AOF2:\n\tbegin\n\t\tif(doneaof)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_AOF2;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_AOF2;\n\t\tend\n\n\tend\n\t\n\tGET_AOF2:\n\tbegin\n\t\tNEXT_STATE = START_SPEECH;\n\tend\n\t\n\tSTART_SPEECH:\n\tbegin\n\t\tNEXT_STATE = RUN_SPEECH;\n\tend\n\n\tRUN_SPEECH:\n\tbegin\n\t\tif(donespeech)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_SPEECH;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_SPEECH;\n\t\tend\n\n\tend\n\t\n\tGET_SPEECH:\n\tbegin\n\t\tNEXT_STATE = START_ENCODEWOE;\n\tend\n\t\n\tSTART_ENCODEWOE:\n\tbegin\n\t\tNEXT_STATE = RUN_ENCODEWOE;\n\tend\n\n\tRUN_ENCODEWOE:\n\tbegin\n\t\tif(doneewoe)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_ENCODEWOE;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_ENCODEWOE;\n\t\tend\n\tend\n\t\n\tGET_ENCODEWOE:\n\tbegin\n\t\tNEXT_STATE = INIT_FOR_LSP;\n\tend\n\t\n\tINIT_FOR_LSP:\n\tbegin\n\t\tNEXT_STATE = CHECK_LSP;\n\tend\n\t\n\tCHECK_LSP:\n\tbegin\n\t\tif(lsp < 4'd10)\n\t\tbegin\n\t\t\tNEXT_STATE = SET_DATA_LSP;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_ELSP1;\n\t\tend\n\tend\n\t\n\tSET_DATA_LSP:\n\tbegin\n\t\tNEXT_STATE = INCR_LSP;\n\tend\n\t\n\tINCR_LSP:\n\tbegin\n\t\tNEXT_STATE = CHECK_LSP;\n\tend\n\t\n\tSTART_ELSP1:\n\tbegin\n\t\tNEXT_STATE = SET_INDEX;\n\tend\n\t\n\tSET_INDEX:\n\tbegin\n\t\tNEXT_STATE = RUN_ELSP;\n\tend\n\n\tRUN_ELSP:\n\tbegin\n\t\tif(done_elsp)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_ELSP;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_ELSP;\n\t\tend\n\tend\n\t\n\tGET_ELSP:\n\tbegin\n\t\tNEXT_STATE = INCR_INDEX;\n\tend\n\t\n\tINCR_INDEX:\n\tbegin\n\t\tNEXT_STATE = CHECK_INDEX;\n\tend\n\t\t\n\tCHECK_INDEX:\n\tbegin\t\n\t\tif(in_index < 4'd10)\n\t\tbegin\n\t\t\tNEXT_STATE = SET_INDEX;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INDEX_TO_GRAY;\n\t\tend\n\t\t\n\tend\n\t\n\tINDEX_TO_GRAY:\n\tbegin\n\t\tNEXT_STATE = SET_ENCODED_BITS;\n\tend\n\t\n\tSET_ENCODED_BITS:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\t\n\tAA_SET_ADDR:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR1;\n\tend\n\t\n\tAA_SET_ADDR1:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR2;\n\tend\n\t\n\tAA_SET_ADDR2:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR_GET;\n\tend\n\t\n\tAA_SET_ADDR_GET:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\t\n\t\n\tDONE:\n\tbegin\n\t\tNEXT_STATE = START;\n\tend\n\n\tdefault:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\n\tendcase\nend\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\tbegin\n\t\tdone_oneframe <= 1'b0;\n\t\t\t\n\tend\n\n\telse\n\tbegin\n\t\tcase(STATE)\n\n\t\tSTART:\n\t\tbegin\n\t\t\tdone_oneframe <= 1'b0;\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t  \n\t\tINIT_FOR_1:\n\t\tbegin\n\t\t\ti <= 10'd0;\n\t\t\tencoded_bits <= 48'd0;\n\t\t\tcheck_sum <= 32'b0;\n\t\tend\n\t\t\n\t\tCHECK_FOR1:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN1:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_1:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_2:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN1:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_ADDR_SN1:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tWRITE_SN1:\n\t\tbegin\n\t\t\t\n\t\t\n\t\tend\n\t\t\n\t\tINCR_FOR1:\n\t\tbegin\n\t\t\ti <= i + 10'd1;\n\t\tend\n\t\t\n\t\t\n\t\tINIT_FOR_2:\n\t\tbegin\n\t\t\ti1 <= 10'd0;\n\t\tend\n\t\t\t\n\n\t\tCHECK_FOR2:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN2:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_3:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN2:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\t\n\t\t\n\t\tINCR_FOR2:\n\t\tbegin\n\t\t\ti1 <= i1 + 10'd1;\n\t\tend\n\n\n\t\tSTART_AOF1:\n\t\tbegin\n\t\t\tstartaof <= 1'b1;\n\t\t\t\t\n\t\t    \n\n \n\t\t\t\n\t\t\taof_mem_x_in <= in_mex_x;\n\t\t\taof_mem_y_in <= in_mem_y;\n\t\t\taof_in_prev_f0 <= in_prevf0;  \n\t\t\t\n\t\tend\n\n\t\tRUN_AOF1:\n\t\tbegin\t\t\t\n\t\t\tstartaof <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_AOF1:\n\t\tbegin\n\t\t\t\n\t\t\taof_voiced1 <= voiced_bit;\n\t\t\tc_w0_1 <= aof_w0_out;\n\t\t\t\n\t\t\tcheck_pitch1 <= aof_nlp_pitch;\n\t\t\tc_cmax1 <= c_cmax;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\tc_pitch1 <= aof_nlp_pitch;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tINIT_FOR_3:\n\t\tbegin\n\t\t\tj <= 10'd0;\n\t\tend\n\t\t\n\t\tCHECK_FOR3:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN3:\n\t\tbegin\n\t\t\n\t\t\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_5:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_6:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN3:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_ADDR_SN3:\n\t\tbegin\n\t\t\n\t\t\n\t\t\n\t\tend\n\t\t\n\t\tWRITE_SN3:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tINCR_FOR3:\n\t\tbegin\n\t\t\tj <= j + 10'd1;\n\t\tend\n\t\t\n\t\tINIT_FOR_4:\n\t\tbegin\n\t\t\tj1 <= 10'd0;\n\t\tend\n\t\t\n\t\tCHECK_FOR_4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_7:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_8:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t   \n\t\tINCR_FOR_4:\n\t\tbegin\n\t\t\tj1 <= j1 + 10'd1;\n\t\tend\n\t\t\n\t\tSTART_AOF2:\n\t\tbegin\n\t\t\tstartaof <= 1'b1;\n\t\t\t\t\n\t\t    aof_mem_x_in <= aof_mem_x_out;\n\t\t\taof_mem_y_in <= aof_mem_y_out;\n\t\t\taof_in_prev_f0 <= aof_out_prev_f0;   \n\t\tend\n\n\t\tRUN_AOF2:\n\t\tbegin\n\t\t\tstartaof <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_AOF2:\n\t\tbegin\n\t\t\tc_pitch2 <= aof_nlp_pitch;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\t\n\t\t\tout_mem_x <= aof_mem_x_out;\n\t\t\tout_mem_y <= aof_mem_y_out;\n\t\t\tout_prevf0 <= aof_out_prev_f0;\n\t\t\t\n\t\t\tencoded_bits <= {aof_voiced1,voiced_bit,46'd0};\n\t\t\t\n\t\t\tc_cmax2 <= aof_check_i;\n\t\tend\n\t\t\n\t\tSTART_SPEECH:\n\t\tbegin\n\t\t\tstartspeech <= 1'b1;\n\t\t\t\n\t\tend\n\n\t\tRUN_SPEECH:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\tstartspeech <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_SPEECH:\n\t\tbegin\n\t\t\tc_e <= E_speech;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSTART_ENCODEWOE:\n\t\tbegin\n\t\t\tstartewoe <= 1'b1;\n\t\t\tencode_in_e <= E_speech;\n\t\t\tencode_model_wo <= aof_w0_out;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\n\n\t\t\t\n\n\t\t\t\n\t\t\txq0 <= in_xq0;\n\t\t\txq1 <= in_xq1; \n\t\tend\n\n\t\tRUN_ENCODEWOE:\n\t\tbegin\n\t\t\tstartewoe <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_ENCODEWOE:\n\t\tbegin\n\t\t\tc_sn <= encode_out_n1; \n\t\t\t\n\t\t\tout_xq0 <= e_out_xq0;\n\t\t\tout_xq1 <= e_out_xq1;\n\t\t\t\n\t\t\ttoGray[7] <= encode_out_n1[7];\n\t\t\ttoGray[6] <= encode_out_n1[7] ^ encode_out_n1[6];\n\t\t\ttoGray[5] <= encode_out_n1[6] ^ encode_out_n1[5];\n\t\t\ttoGray[4] <= encode_out_n1[5] ^ encode_out_n1[4];\n\t\t\ttoGray[3] <= encode_out_n1[4] ^ encode_out_n1[3];\n\t\t\ttoGray[2] <= encode_out_n1[3] ^ encode_out_n1[2];\n\t\t\ttoGray[1] <= encode_out_n1[2] ^ encode_out_n1[1];\n\t\t\ttoGray[0] <= encode_out_n1[1] ^ encode_out_n1[0];\n\t\tend\n\t\t\n\t\tINIT_FOR_LSP:\n\t\tbegin\n\t\t\tlsp <= 4'd0;\n\t\t\tencoded_bits <= {encoded_bits[47:46],toGray,38'd0};\n\t\tend\n\t\t\n\t\tCHECK_LSP:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DATA_LSP:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\tcase(lsp)\n\t\t\t\n\t\t\t4'd0:\t\n\t\t\tbegin\n\t\t\t\tin_lsp0 <= lsp0;\n\t\t\tend\n\t\t\t4'd1:\n\t\t\tbegin\n\t\t\t\tin_lsp1 <= lsp1;\n\t\t\tend\n\t\t\t4'd2:\n\t\t\tbegin\n\t\t\t\tin_lsp2 <= lsp2;\n\t\t\tend\t\t\t\n\t\t\t4'd3:\t\n\t\t\tbegin\n\t\t\t\tin_lsp3 <= lsp3;\n\t\t\tend\t\n\t\t\t4'd4:\n\t\t\tbegin\n\t\t\t\tin_lsp4 <= lsp4;\n\t\t\tend\t\t\t\t\n\t\t\t4'd5:\t\n\t\t\tbegin\n\t\t\t\tin_lsp5 <= lsp5;\n\t\t\tend\t\n\t\t\t4'd6:\n\t\t\tbegin\n\t\t\t\tin_lsp6 <= lsp6;\n\t\t\tend\t\t\t\t\n\t\t\t4'd7:\n\t\t\tbegin\n\t\t\t\tin_lsp7 <= lsp7;\n\t\t\tend\t\t\t\t\n\t\t\t4'd8:\n\t\t\tbegin\n\t\t\t\tin_lsp8 <= lsp8;\n\t\t\tend\t\t\t\t\n\t\t\t4'd9:\t\n\t\t\tbegin\n\t\t\t\tin_lsp9 <= lsp9;\n\t\t\tend\t\n\t\t\t\n\t\t\tendcase\n\t\t\t\n\t\tend\n\t\t\n\t\tINCR_LSP:\n\t\tbegin\n\t\t\tlsp <= lsp + 4'd1;\n\t\tend\n\t\t\n\t\tSTART_ELSP1:\n\t\tbegin\n\t\t\tin_index <= 4'd0;\n\t\tend\n\t\t\n\t\tSET_INDEX:\n\t\tbegin\n\t\t\tstart_elsp <= 1'b1;\n\t\tend\n\n\t\tRUN_ELSP:\n\t\tbegin\n\t\t\tstart_elsp <= 1'b0;\t\t\n\t\tend\n\t\t\n\t\tGET_ELSP:\n\t\tbegin\n\t\t\tcase(in_index)\n\t\t\t4'd0:\n\t\t\t\tbegin\n\t\t\t\tclsp0 <= out_index;\n\t\t\t\tend\n\t\t\t4'd1:\t\n\t\t\t\tbegin\n\t\t\t\tclsp1 <= out_index;\n\t\t\t\tend\n\t\t\t4'd2:\t\n\t\t\t\tbegin\n\t\t\t\tclsp2 <= out_index;\n\t\t\t\tend\n\t\t\t4'd3:\t\n\t\t\t\tbegin\n\t\t\t\tclsp3 <= out_index;\n\t\t\t\tend\n\t\t\t4'd4:\n\t\t\t\tbegin\n\t\t\t\tclsp4 <= out_index;\n\t\t\t\tend\n\t\t\t4'd5:\t\n\t\t\t\tbegin\n\t\t\t\tclsp5 <= out_index;\n\t\t\t\tend\n\t\t\t4'd6:\t\n\t\t\t\tbegin\n\t\t\t\tclsp6 <= out_index;\n\t\t\t\tend\n\t\t\t4'd7:\n\t\t\t\tbegin\n\t\t\t\tclsp7 <= out_index;\n\t\t\t\tend\n\t\t\t4'd8:\n\t\t\t\tbegin\n\t\t\t\tclsp8 <= out_index;\n\t\t\t\tend\n\t\t\t4'd9:\n\t\t\t\tbegin\n\t\t\t\tclsp9 <= out_index;\n\t\t\t\tend\n\t\t\tendcase \n\t\t\t\t\t\t\t\t\t\n\t\tend\n\t\t\n\t\tINCR_INDEX:\n\t\tbegin\n\t\t\tin_index <= in_index + 4'd1;\n\t\tend\n\t\t\n\t\tCHECK_INDEX:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tINDEX_TO_GRAY:\n\t\tbegin\n\t\t\tcase(clsp0)\n\t\t\t\t4'd0 : clsp0 <= 4'd0;\n\t\t\t\t4'd1 : clsp0 <= 4'd1;\n\t\t\t\t4'd2 : clsp0 <= 4'd3;\n\t\t\t\t4'd3 : clsp0 <= 4'd2;\n\t\t\t\t4'd4 : clsp0 <= 4'd6;\n\t\t\t\t4'd5 : clsp0 <= 4'd7;\n\t\t\t\t4'd6 : clsp0 <= 4'd5;\n\t\t\t\t4'd7 : clsp0 <= 4'd4;\n\t\t\t\t4'd8 : clsp0 <= 4'd12;\n\t\t\t\t4'd9 : clsp0 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp1)\n\t\t\t\t4'd0 : clsp1 <= 4'd0;\n\t\t\t\t4'd1 : clsp1 <= 4'd1;\n\t\t\t\t4'd2 : clsp1 <= 4'd3;\n\t\t\t\t4'd3 : clsp1 <= 4'd2;\n\t\t\t\t4'd4 : clsp1 <= 4'd6;\n\t\t\t\t4'd5 : clsp1 <= 4'd7;\n\t\t\t\t4'd6 : clsp1 <= 4'd5;\n\t\t\t\t4'd7 : clsp1 <= 4'd4;\n\t\t\t\t4'd8 : clsp1 <= 4'd12;\n\t\t\t\t4'd9 : clsp1 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp2)\n\t\t\t\t4'd0 : clsp2 <= 4'd0;\n\t\t\t\t4'd1 : clsp2 <= 4'd1;\n\t\t\t\t4'd2 : clsp2 <= 4'd3;\n\t\t\t\t4'd3 : clsp2 <= 4'd2;\n\t\t\t\t4'd4 : clsp2 <= 4'd6;\n\t\t\t\t4'd5 : clsp2 <= 4'd7;\n\t\t\t\t4'd6 : clsp2 <= 4'd5;\n\t\t\t\t4'd7 : clsp2 <= 4'd4;\n\t\t\t\t4'd8 : clsp2 <= 4'd12;\n\t\t\t\t4'd9 : clsp2 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp3)\n\t\t\t\t4'd0 : clsp3 <= 4'd0;\n\t\t\t\t4'd1 : clsp3 <= 4'd1;\n\t\t\t\t4'd2 : clsp3 <= 4'd3;\n\t\t\t\t4'd3 : clsp3 <= 4'd2;\n\t\t\t\t4'd4 : clsp3 <= 4'd6;\n\t\t\t\t4'd5 : clsp3 <= 4'd7;\n\t\t\t\t4'd6 : clsp3 <= 4'd5;\n\t\t\t\t4'd7 : clsp3 <= 4'd4;\n\t\t\t\t4'd8 : clsp3 <= 4'd12;\n\t\t\t\t4'd9 : clsp3 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp4)\n\t\t\t\t4'd0 : clsp4 <= 4'd0;\n\t\t\t\t4'd1 : clsp4 <= 4'd1;\n\t\t\t\t4'd2 : clsp4 <= 4'd3;\n\t\t\t\t4'd3 : clsp4 <= 4'd2;\n\t\t\t\t4'd4 : clsp4 <= 4'd6;\n\t\t\t\t4'd5 : clsp4 <= 4'd7;\n\t\t\t\t4'd6 : clsp4 <= 4'd5;\n\t\t\t\t4'd7 : clsp4 <= 4'd4;\n\t\t\t\t4'd8 : clsp4 <= 4'd12;\n\t\t\t\t4'd9 : clsp4 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp5)\n\t\t\t\t4'd0 : clsp5 <= 4'd0;\n\t\t\t\t4'd1 : clsp5 <= 4'd1;\n\t\t\t\t4'd2 : clsp5 <= 4'd3;\n\t\t\t\t4'd3 : clsp5 <= 4'd2;\n\t\t\t\t4'd4 : clsp5 <= 4'd6;\n\t\t\t\t4'd5 : clsp5 <= 4'd7;\n\t\t\t\t4'd6 : clsp5 <= 4'd5;\n\t\t\t\t4'd7 : clsp5 <= 4'd4;\n\t\t\t\t4'd8 : clsp5 <= 4'd12;\n\t\t\t\t4'd9 : clsp5 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp6)\n\t\t\t\t4'd0 : clsp6 <= 4'd0;\n\t\t\t\t4'd1 : clsp6 <= 4'd1;\n\t\t\t\t4'd2 : clsp6 <= 4'd3;\n\t\t\t\t4'd3 : clsp6 <= 4'd2;\n\t\t\t\t4'd4 : clsp6 <= 4'd6;\n\t\t\t\t4'd5 : clsp6 <= 4'd7;\n\t\t\t\t4'd6 : clsp6 <= 4'd5;\n\t\t\t\t4'd7 : clsp6 <= 4'd4;\n\t\t\t\t4'd8 : clsp6 <= 4'd12;\n\t\t\t\t4'd9 : clsp6 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp7)\n\t\t\t\t4'd0 : clsp7 <= 3'd0;\n\t\t\t\t4'd1 : clsp7 <= 3'd1;\n\t\t\t\t4'd2 : clsp7 <= 3'd3;\n\t\t\t\t4'd3 : clsp7 <= 3'd2;\n\t\t\t\t4'd4 : clsp7 <= 3'd6;\n\t\t\t\t4'd5 : clsp7 <= 3'd7;\n\t\t\t\t4'd6 : clsp7 <= 3'd5;\n\t\t\t\t4'd7 : clsp7 <= 3'd4;\n\t\t\t\t4'd8 : clsp7 <= 3'd12;\n\t\t\t\t4'd9 : clsp7 <= 3'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp8)\n\t\t\t\t4'd0 : clsp8 <= 3'd0;\n\t\t\t\t4'd1 : clsp8 <= 3'd1;\n\t\t\t\t4'd2 : clsp8 <= 3'd3;\n\t\t\t\t4'd3 : clsp8 <= 3'd2;\n\t\t\t\t4'd4 : clsp8 <= 3'd6;\n\t\t\t\t4'd5 : clsp8 <= 3'd7;\n\t\t\t\t4'd6 : clsp8 <= 3'd5;\n\t\t\t\t4'd7 : clsp8 <= 3'd4;\n\t\t\t\t4'd8 : clsp8 <= 3'd12;\n\t\t\t\t4'd9 : clsp8 <= 3'd13;\n\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp9)\n\t\t\t\t4'd0 : clsp9 <= 2'd0;\n\t\t\t\t4'd1 : clsp9 <= 2'd1;\n\t\t\t\t4'd2 : clsp9 <= 2'd3;\n\t\t\t\t4'd3 : clsp9 <= 2'd2;\n\t\t\t\t4'd4 : clsp9 <= 2'd6;\n\t\t\t\t4'd5 : clsp9 <= 2'd7;\n\t\t\t\t4'd6 : clsp9 <= 2'd5;\n\t\t\t\t4'd7 : clsp9 <= 2'd4;\n\t\t\t\t4'd8 : clsp9 <= 2'd12;\n\t\t\t\t4'd9 : clsp9 <= 2'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\t\n\t\tend\n\t\n\t\tSET_ENCODED_BITS:\n\t\tbegin\n\t\t\tencoded_bits <= {encoded_bits[47:38],clsp0,clsp1,clsp2,clsp3,clsp4,\n\t\t\t\t\t\t\t\t\t\t\t\tclsp5,clsp6,clsp7[2:0],clsp8[2:0],clsp9[1:0],2'd0};\n\t\tend\t\n\t\t\n\t\t\n\t\t\n\t\tAA_SET_ADDR:\n\t\tbegin\n\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR1:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR2:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR_GET:\n\t\tbegin\n\t\t\t\n\t\tend\t\n\t\t\n\t\tDONE:\n\t\tbegin\n\t\t\tdone_oneframe <= 1'b1;\n\t\t\t\t\t\n\t\tend\n\n\t\tendcase\n\tend\n\nend\n\n\nendmodule```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: CODEC2_encoder_one_frame_mode2400. Module specification: This module implements a CODEC2 speech encoder for 2400 bps mode, processing one frame of speech input at a time. It takes inputs such as clock (clk), reset (rst), start signal (start_oneframe), previous frame data (in_mex_x, in_mem_y, in_prevf0, in_xq0, in_xq1), and speech samples (out_speech, read_c2_sn_out, out_mem_fir, out_sq). The module outputs encoded bits (encoded_bits), updated frame data (out_mem_x, out_mem_y, out_prevf0, out_xq0, out_xq1), memory control signals (addr_speech, addr_sn, write_c2_sn,"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: CODEC2_encoder_one_frame_mode2400.\n\nExplanation: This module appears to be an encoder for the CODEC2 speech compression algorithm, specifically for the 2400 bps mode. It processes one frame of speech input at a time. The module takes various input parameters including speech samples, previous frame data, and configuration values. It then performs several encoding steps such as pitch analysis, LSP (Line Spectral Pair) computation, and quantization. The module outputs encoded bits representing the compressed speech frame, along with updated state information for the next frame. The encoding process involves multiple stages including speech analysis, parameter extraction, and bit packing, implemented through a state machine with numerous states for different processing steps."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nInput ports:\n[clk, rst, start_oneframe, in_mex_x, in_mem_y, in_prevf0, in_xq0, in_xq1, out_speech, read_c2_sn_out, out_mem_fir, out_sq]\n\nExplanation:\n- clk, rst: Clock and reset signals for synchronous operation\n- start_oneframe: Trigger to start processing a new frame\n- in_mex_x, in_mem_y: Input memory data for x and y\n- in_prevf0: Previous frame's fundamental frequency\n- in_xq0, in_xq1: Previous quantized excitation values\n- out_speech: Input speech samples\n- read_c2_sn_out: Input data from speech memory\n- out_mem_fir, out_sq: Input data from FIR and square root memories\n\nOutput ports:\n[encoded_bits, out_mem_x, out_mem_y, out_prevf0, out_xq0, out_xq1, addr_speech, addr_sn, write_c2_sn, re_c2_sn, we_c2_sn, addr_mem_fir, in_mem_fir, read_fir, write_fir, addr_nlp_sq, in_sq, read_sq, write_sq, done_oneframe, c_encode_model_wo, c_pitch1, c_pitch2, c_cmax1, c_cmax2]\n\nExplanation:\n- encoded_bits: Final encoded output representing the compressed speech frame\n- out_mem_x, out_mem_y: Updated memory data for x and y\n- out_prevf0: Updated previous frame's fundamental frequency\n- out_xq0, out_xq1: Updated quantized excitation values\n- addr_speech, addr_sn: Address signals for speech and sn memories\n- write_c2_sn: Data to be written to sn memory\n- re_c2_sn, we_c2_sn: Read and write enable signals for sn memory\n- addr_mem_fir, in_mem_fir, read_fir, write_fir: Control signals for FIR memory\n- addr_nlp_sq, in_sq, read_sq, write_sq: Control signals for square root memory\n- done_oneframe: Signal indicating completion of frame processing\n- c_encode_model_wo, c_pitch1, c_pitch2, c_cmax1, c_cmax2: Encoded model parameters"
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nInternal signals: [STATE, NEXT_STATE, i, j, i1, j1, sn_data, startaof, aof_mem_x_in, aof_mem_y_in, aof_out_mem_fir, aof_out_sq, aof_in_prev_f0, aof_out_sn, aof_voiced1, c_w0_1, check_pitch1, startspeech, s_out_sn, startewoe, encode_model_wo, encode_in_e, xq0, xq1, lsp, toGray, clsp0-clsp9, start_elsp, in_index].\n\nExplanation:\n- STATE, NEXT_STATE: Current and next state of the state machine controlling the encoding process.\n- i, j, i1, j1: Loop counters used in various stages of the encoding process.\n- sn_data: Temporary storage for speech sample data.\n- startaof: Control signal to start the analyse_one_frame module.\n- aof_mem_x_in, aof_mem_y_in: Input memory data for the analyse_one_frame module.\n- aof_out_mem_fir, aof_out_sq: Output data from FIR and square root memories for analyse_one_frame.\n- aof_in_prev_f0, aof_out_sn: Previous fundamental frequency and speech sample for analyse_one_frame.\n- aof_voiced1: Voiced/unvoiced decision from the first frame analysis.\n- c_w0_1: Fundamental frequency from the first frame analysis.\n- check_pitch1: Pitch value from the first frame analysis.\n- startspeech: Control signal to start the speech_to_uq_lsps_modified module.\n- s_out_sn: Speech sample input for the speech_to_uq_lsps_modified module.\n- startewoe: Control signal to start the encode_WoE module.\n- encode_model_wo, encode_in_e: Model parameters for the encode_WoE module.\n- xq0, xq1: Quantized excitation values for the encode_WoE module.\n- lsp: Counter for LSP (Line Spectral Pair) processing.\n- toGray: Temporary storage for Gray code conversion.\n- clsp0-clsp9: Encoded LSP values.\n- start_elsp: Control signal to start the encode_lsp_scalar_index module.\n- in_index: Input index for the encode_lsp_scalar_index module.\n\nThese internal signals are used to control the flow of the encoding process, store intermediate results, and facilitate communication between different sub-modules within the CODEC2 encoder."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>module CODEC2_encoder_one_frame_mode2400 (start_oneframe,clk, rst,\n\t\t\t\t\t\t\t\t\t\t in_mex_x, in_mem_y ,  in_prevf0, in_xq0, in_xq1,\n\t\t\t\t\t\t\t\t\t\t out_speech,read_c2_sn_out,out_mem_fir,out_sq,\t\t\n\t\t\t\t\t\t\t\t\t  \n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\tout_mem_x,out_mem_y,out_prevf0, out_xq0, out_xq1,\n\t\t\t\t\t\t\t\t\t\t\tencoded_bits,\n\t\t\t\t\t\t\t\t\t\t\taddr_speech,addr_sn,write_c2_sn,\n\t\t\t\t\t\t\t\t\t\t\tre_c2_sn,we_c2_sn,\t\t\n\t\t\t\t\t\t\t\t\t\t\taddr_mem_fir, in_mem_fir ,read_fir,write_fir,\n\t\t\t\t\t\t\t\t\t\t\taddr_nlp_sq, in_sq ,read_sq,write_sq,\n\t\t\t\t\t\t\t\t\t\t\tdone_oneframe,\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\tc_encode_model_wo,c_pitch1,c_pitch2, c_cmax1, c_cmax2\n\t\t\t\t\t\t\t\t    \t);  \n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\n\n\n\t\t\t\tparameter N = 32;\n\t\t\t\tparameter Q = 16;\n\t\t\t\tparameter BITS_WIDTH = 48;\n\t\t\t\t\n\t\t\t\tparameter N1 = 80;\n\t\t\t\tparameter Q1 = 16;\n\n\t\t\t\tinput clk,rst,start_oneframe;\n\t\t\t\tinput  [N1-1:0] in_mex_x,in_mem_y;\n\t\t\t\tinput  [N-1:0] in_prevf0,in_xq0, in_xq1;\n\t\t\t\tinput [N-1:0] out_speech,read_c2_sn_out;\n\t\t\t\tinput [N1-1:0] out_mem_fir,out_sq;\n\t\t\t\t\n\t\t\t\t\n\n\t\t\t\toutput reg [BITS_WIDTH-1 : 0] encoded_bits;\n\t\t\t\t\n\t\t\t\toutput reg [N1-1:0] out_mem_x,out_mem_y;\n\t\t\t\toutput reg [N-1:0] out_prevf0, out_xq0, out_xq1;\n\t\t\t    output reg [9:0] addr_speech, addr_sn, addr_mem_fir, addr_nlp_sq;\n\t\t\t\toutput reg [N-1:0] write_c2_sn;\n\t\t\t\toutput reg [N1-1:0] in_mem_fir, in_sq;\n\t\t\t\t\n\t\t\t\toutput reg [9:0] c_cmax1, c_cmax2;\n\n\t\t\t\toutput reg done_oneframe,re_c2_sn, we_c2_sn, read_fir, \n\t\t\t\t\t\t\t\t\t    write_fir, read_sq,write_sq;\n\t\t\t\t\n\t\t\t\treg [N-1:0] check_sum;\n\t\n\t\t\t\treg [N-1:0] c_w0_1,c_w0_2,c_w0,c_w1;\n\t\t\t\t\t\n\t\t\t\treg [N-1:0] check_pitch1, check_best_fo1, check_pitch2, check_best_fo2;\n\t\t\t\t\n\t\t\t\treg [N-1:0] c_e,ch_lsp;\n\t\t\t\t\n\t\t\t\toutput reg [N-1:0] c_encode_model_wo,c_pitch1,c_pitch2;\n\t\t\t\t\n\t\t\t\treg [N-1:0] c_sn; \n\t\t\t\t \n\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n\t\t\t\t \n\n\n\n\n\nparameter START = 7'd0,\n          START_AOF1 = 7'd1,\n          RUN_AOF1 = 7'd2,\n          START_AOF2 = 7'd3,\n          RUN_AOF2 = 7'd4,\n          DONE = 7'd5,\n\t\t\t INIT_FOR_2 = 7'd6,\n\t\t\t CHECK_FOR2 = 7'd7,\n\t\t\t READ_SN2 = 7'd8,\n\t\t\t SET_DELAY_3 = 7'd9,\n\t\t\t SET_DELAY_4 = 7'd10,\n\t\t\t READ_DATA_SN2 = 7'd11,\n\t\t\t INCR_FOR2 = 7'd12,\n\t\t\t GET_AOF1 = 7'd13,\n\t\t\t AA_SET_ADDR = 7'd14,\n\t\t\t AA_SET_ADDR1 = 7'd15,\n\t\t\t AA_SET_ADDR2 = 7'd16,\n\t\t\t AA_SET_ADDR_GET = 7'd17,\n\t\t\t INIT_FOR_4 = 7'd18,\n\t\t\tCHECK_FOR_4 = 7'd19,\n\t\t\tREAD_SN4 = 7'd20,\n\t\t\tSET_DELAY_5 = 7'd21,\n\t\t\tSET_DELAY_6 = 7'd22,\n\t\t\tREAD_DATA_SN4 = 7'd23,\n\t\t\tINCR_FOR_4 = 7'd24,\n\t\t\tGET_AOF2 = 7'd25,\n\t\t\tSTART_SPEECH = 7'd26,\n\t\t\tRUN_SPEECH = 7'd27,\n\t\t\tGET_SPEECH = 7'd28,\n\t\t\tSTART_ENCODEWOE = 7'd29,\n\t\t\tRUN_ENCODEWOE = 7'd30,\n\t\t\tGET_ENCODEWOE = 7'd31,\n\t\t\tINIT_FOR_LSP = 7'd32,\n\t\t\tCHECK_LSP = 7'd33,\n\t\t\tSET_DATA_LSP = 7'd34,\n\t\t\tINCR_LSP = 7'd35,\n\t\t\tSTART_ELSP1 = 7'd36,\n\t\t\tSET_INDEX = 7'd37,\n\t\t\tRUN_ELSP = 7'd38,\n\t\t\tGET_ELSP = 7'd39,\n\t\t\tINCR_INDEX = 7'd40,\n\t\t\tCHECK_INDEX = 7'd41,\n\t\t\tINDEX_TO_GRAY = 7'd42,\n\t\t\tSET_ENCODED_BITS = 7'd43,\n\t\t\tINIT_FOR_1 = 7'd44,\n\t\t\tCHECK_FOR1 = 7'd45,\n\t\t\tREAD_SN1 = 7'd46,\n\t\t\tSET_DELAY_1 = 7'd47,\n\t\t\tSET_DELAY_2 = 7'd48,\n\t\t\tREAD_DATA_SN1 = 7'd49,\n\t\t\tSET_ADDR_SN1 = 7'd50,\n\t\t\tWRITE_SN1 = 7'd51,\n\t\t\tINCR_FOR1 = 7'd52,\n\t\t\tINIT_FOR_3 = 7'd53,\n\t\t\tCHECK_FOR3 = 7'd54,\n\t\t\tREAD_SN3 = 7'd55,\n\t\t\tSET_DELAY_7 = 7'd56,\n\t\t\tSET_DELAY_8 = 7'd57,\n\t\t\tREAD_DATA_SN3 = 7'd58,\n\t\t\tSET_ADDR_SN3 = 7'd59,\n\t\t\tWRITE_SN3 = 7'd60,\n\t\t\tINCR_FOR3 = 7'd61;\n\t\t\t\n\nreg [6:0] STATE, NEXT_STATE;\n\nparameter [9:0] N_SAMP = 10'd80,\n\t\t\t\tM_PITCH = 10'd320;\n\n\n\n reg [9:0] i,j;\n reg [N-1:0] sn_data;\n \n \n \n reg [N-1:0] a1_in1;\n reg [N-1:0] a1_in2;\n wire [N-1:0] a1_out;\n \n qadd   #(Q,N)\t\t\tadder1    (a1_in1,a1_in2,a1_out);\n \n\n\n\n\n\nreg startaof;\nreg [N1-1:0] aof_mem_x_in,aof_mem_y_in, aof_out_mem_fir, aof_out_sq;\nreg [N-1:0] aof_in_prev_f0, aof_out_sn;\nwire [N1-1:0] aof_mem_x_out,aof_mem_y_out,aof_in_mem_fir,aof_in_sq;\nwire [N-1:0] aof_out_prev_f0,out_best_f0,aof_w0_out,aof_nlp_pitch;\nwire [9:0] aof_addr_sn,aof_addr_mem_fir,aof_addr_nlp_sq;\nwire voiced_bit,doneaof,aof_read_fir,aof_write_fir,aof_read_sq,aof_write_sq;\nwire [9:0] c_cmax;\nwire [N-1:0] aof_check_i;\nwire [N1-1:0] c_outreal,aof_check_in_real,aof_check_in_imag;\n\nanalyse_one_frame aof (\tstartaof,clk,rst,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t aof_mem_x_in,aof_mem_y_in,aof_in_prev_f0,aof_out_sn,aof_out_mem_fir,aof_out_sq,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t     aof_mem_x_out,aof_mem_y_out,aof_out_prev_f0,out_best_f0,aof_w0_out,voiced_bit,aof_addr_sn,\n\t\t\t\t\t\t\t aof_addr_mem_fir,aof_in_mem_fir,aof_nlp_pitch,aof_read_fir,aof_write_fir,\n\t\t\t\t\t\t\t \n\t\t\t\t\t\t\t aof_addr_nlp_sq,aof_in_sq,aof_read_sq,aof_write_sq,\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t doneaof ,c_cmax,aof_check_i\n\t\t\t\t\t\t\t \n\t\t\t\t\t\t\t );\n\t\t\t\t\t\t\t \nwire [N-1:0] aof_c_w0,aof_c_w1;\nreg aof_voiced1;\t\t\t\n\nreg [9:0] i1,j1;\t\n\n\nreg startspeech;\nreg [N-1:0] s_out_sn;\nwire [N-1:0] E_speech,lsp0,lsp1,lsp2,lsp3,lsp4,lsp5,lsp6,lsp7,lsp8,lsp9,check_corr;\nwire [9:0] s_addr_sn;\nwire donespeech;\n\nspeech_to_uq_lsps_modified speech_module(startspeech,clk,rst,s_out_sn,\n\t\t\t\t\t\t\tE_speech,lsp0,lsp1,lsp2,lsp3,lsp4,lsp5,lsp6,lsp7,lsp8,lsp9,s_addr_sn,\n\t\t\t\t\t\t\tdonespeech);\n\n\t\t\t\t\t\t\t\n\n\nreg startewoe;\nreg [N-1:0] encode_model_wo,encode_in_e;\nreg [N-1:0] xq0, xq1;\nwire [N-1:0] encode_out_n1,e_out_xq0,e_out_xq1;\nwire doneewoe;\n\n\nencode_WoE encode_module(startewoe,clk,rst,encode_model_wo,encode_in_e,xq0,xq1,e_out_xq0,e_out_xq1,encode_out_n1,doneewoe);\n\t\t \nreg [3:0] lsp;\nreg [7:0] toGray;\n\n\n\nreg [3:0] clsp0,clsp1,clsp2,clsp3,clsp4,clsp5,clsp6,clsp7,clsp8,clsp9;\nreg start_elsp;\nreg [3:0] in_index;\nreg [N-1:0] in_lsp0,in_lsp1,in_lsp2,in_lsp3,in_lsp4,in_lsp5,in_lsp6,in_lsp7,in_lsp8,in_lsp9;\n\nwire [3:0] out_index;\nwire done_elsp;\n\nencode_lsp_scalar_index e_lsp_scalar(start_elsp,clk,rst,in_index,\n\t\t\t\t\t\t\t\t\tin_lsp0,in_lsp1,in_lsp2,in_lsp3,in_lsp4,in_lsp5,in_lsp6,in_lsp7,in_lsp8,in_lsp9,\n\t\t\t\t\t\t\t\t\tout_index,\n\t\t\t\t\t\t\t\t\tdone_elsp);\n\n\n\n\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\t\tSTATE <= START;\n\telse\n\t\tSTATE <= NEXT_STATE;\n\nend\n\n\nalways@(*)\nbegin\n\tcase(STATE)\n\t\n\t\t \n\n\n\n\t\t\n\t\t\n\t\t\n\t\t\n\t   \n\t   \n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN1:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_1:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_2:\n\t\tbegin\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN1:\n\t\tbegin\n\t\t\tsn_data = read_c2_sn_out;\n\t\t\taddr_sn = i + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_ADDR_SN1:\n\t\tbegin\n\t\t\taddr_sn = i;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\t\n\t\tend\n\t\t\n\t\tWRITE_SN1:\n\t\tbegin\n\t\t\twrite_c2_sn = sn_data;\n\t\t\taddr_sn = i;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN2:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_3:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_4:\n\t\tbegin\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN2:\n\t\tbegin\n\t\t\t\n\t\t\twrite_c2_sn = out_speech;\n\t\t\taddr_speech = i1;\n\t\t\taddr_sn = i1 + 10'd240;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\tSTART_AOF1:\n\t\tbegin\n\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\n\t\tend\n\t\n\t\tRUN_AOF1:\n\t\tbegin\n\t\t\t\n\t\t\taof_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = aof_addr_sn;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\t\t\taddr_mem_fir = aof_addr_mem_fir;\n\t\t\taof_out_mem_fir = out_mem_fir;\n\t\t\tin_mem_fir = aof_in_mem_fir;\n\t\t\tread_fir = aof_read_fir;\n\t\t\twrite_fir = aof_write_fir;\n\t\t\t\t\n\t\t\taddr_nlp_sq = aof_addr_nlp_sq;\n\t\t\taof_out_sq = out_sq;\n\t\t\tin_sq = aof_in_sq;\n\t\t\tread_sq = aof_read_sq;\n\t\t\twrite_sq = aof_write_sq;\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN3:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_5:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_DELAY_6:\n\t\tbegin\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN3:\n\t\tbegin\n\t\t\tsn_data = read_c2_sn_out;\n\t\t\taddr_sn = j + N_SAMP;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\twe_c2_sn = 1'b0;\n\t\tend\n\t\t\n\t\tSET_ADDR_SN3:\n\t\tbegin\n\t\t\taddr_sn = j;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\t\n\t\tend\n\t\t\n\t\tWRITE_SN3:\n\t\tbegin\n\t\t\twrite_c2_sn = sn_data;\n\t\t\taddr_sn = j;\n\t\t\tre_c2_sn = 1'd0;\n\t\t\twe_c2_sn = 1'd1;\n\t\tend\n\t\t\n\t\t\n\n\n\n\n\n\n\n\n\t\t\n\t\tREAD_SN4:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tSET_DELAY_7:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tSET_DELAY_8:\n\t\tbegin\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t\t\n\t\tREAD_DATA_SN4:\n\t\tbegin\n\t\t\twrite_c2_sn = out_speech;\n\t\t\taddr_speech = j1;\n\t\t\taddr_sn = j1 + 10'd160;\n\t\t\tre_c2_sn = 1'b0;\n\t\t\twe_c2_sn = 1'b1;\n\t\tend\n\t   \n\t\t\n\n\n\n\t\t\n\t\tSTART_AOF2:\n\t\tbegin\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\tend\n\n\t\tRUN_AOF2:\n\t\tbegin\n\t\t\taof_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = aof_addr_sn;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\t\t\taddr_mem_fir = aof_addr_mem_fir;\n\t\t\taof_out_mem_fir = out_mem_fir;\n\t\t\tin_mem_fir = aof_in_mem_fir;\n\t\t\tread_fir = aof_read_fir;\n\t\t\twrite_fir = aof_write_fir;\n\t\t\t\t\n\t\t\taddr_nlp_sq = aof_addr_nlp_sq;\n\t\t\taof_out_sq = out_sq;\n\t\t\tin_sq = aof_in_sq;\n\t\t\tread_sq = aof_read_sq;\n\t\t\twrite_sq = aof_write_sq;\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t\n\t\t\n\t\tSTART_SPEECH:\n\t\tbegin\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\n\t\tRUN_SPEECH:\n\t\tbegin\n\t\t\ts_out_sn = read_c2_sn_out;\n\t\t\taddr_sn = s_addr_sn; \n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\n\t\t\n\t\t\n\tAA_SET_ADDR:\n\tbegin\n\t\taddr_sn = 10'd248;\n\t\twe_c2_sn = 1'b0;\n\t\tre_c2_sn = 1'b1;\n\t\t\n\tend\n\t\n\tAA_SET_ADDR1:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\t\n\tend\n\t\n\tAA_SET_ADDR2:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\t\t\n\tend\n\t\n\tAA_SET_ADDR_GET:\n\tbegin\n\t\t\taddr_sn = 10'd248;\n\t\t\twe_c2_sn = 1'b0;\n\t\t\tre_c2_sn = 1'b1;\n\n\tend\n\t\n\tdefault:\n\tbegin\n\t\t    addr_sn = 10'd0;\n\t\t\tre_c2_sn = 10'd0;\n\t\t\twe_c2_sn = 10'd0;\n\t\t\taddr_speech = 10'd0;\n\t\t\t\n\t\t\t\n\t\t\n\tend\n\t\n\tendcase\n\n\n\nend \n\n\nalways@(*)                              \nbegin\n\tcase(STATE)\n\n\tSTART:\n\tbegin\n\t\tif(start_oneframe)\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START;\n\t\tend\n\t\t\n\tend\n\t\n\tINIT_FOR_1:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR1;\n\tend\n\t\n\tCHECK_FOR1:\n\tbegin\n\t\tif(i < M_PITCH - N_SAMP)\n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_2;\n\t\tend\n\tend\n\t\n\tREAD_SN1:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_1;\n\t\t\n\tend\n\t\n\tSET_DELAY_1:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_2;\n\tend\n\t\n\tSET_DELAY_2:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN1;\n\tend\n\t\n\tREAD_DATA_SN1:\n\tbegin\n\t\tNEXT_STATE = SET_ADDR_SN1;\n\tend\n    \n\tSET_ADDR_SN1:\n\tbegin\n\t\tNEXT_STATE = WRITE_SN1;\n\tend\n\t\n\tWRITE_SN1:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR1;\n\tend\n\t\n\tINCR_FOR1:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR1;\n\tend\n\t\n\t\n\n\n\n\t\n\tINIT_FOR_2:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR2;\n\tend\n\t\n\tCHECK_FOR2:\n\tbegin\n\t\tif(i1 < N_SAMP)   \n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN2;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_AOF1;   \n\t\tend\n\tend\n\t\n\tREAD_SN2:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_3;\n\tend\n\t\n\tSET_DELAY_3:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_4;\n\tend\n\t\n\tSET_DELAY_4:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN2;\n\tend\n\t\n\tREAD_DATA_SN2:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR2; \n\tend\n    \n\t\n\tINCR_FOR2:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR2;\n\tend\n\t\n\tSTART_AOF1:\n\tbegin\n\t\tNEXT_STATE = RUN_AOF1;\n\tend\n\n\tRUN_AOF1:\n\tbegin\n\t\tif(doneaof)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_AOF1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_AOF1;\n\t\tend\n\tend\n\t\n\tGET_AOF1:\n\tbegin\n\t\tNEXT_STATE =  INIT_FOR_3; \n\tend\n\t\n\t\n\n\n\n\t\n\tINIT_FOR_3:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR3;\n\tend\n\t\n\tCHECK_FOR3:\n\tbegin\n\t\tif(j < 10'd160)\n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN3;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INIT_FOR_4;\n\t\tend\n\tend\n\t\n\tREAD_SN3:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_5;\n\tend\n\t\n\tSET_DELAY_5:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_6;\n\tend\n\t\n\tSET_DELAY_6:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN3;\n\tend\n\t\n\tREAD_DATA_SN3:\n\tbegin\n\t\tNEXT_STATE = SET_ADDR_SN3;\n\tend\n\t\n\tSET_ADDR_SN3:\n\tbegin\n\t\tNEXT_STATE = WRITE_SN3;\n\tend\n\t\n\tWRITE_SN3:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR3;\n\tend\n\t\n\tINCR_FOR3:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR3;\n\tend\n\t\n\tINIT_FOR_4:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR_4;\n\tend\n\t\n\tCHECK_FOR_4:\n\tbegin\n\t\tif(j1 < 10'd160)   \n\t\tbegin\n\t\t\tNEXT_STATE = READ_SN4;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_AOF2;   \n\t\tend\n\tend\n\t\n\tREAD_SN4:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_7;\n\tend\n\t\n\tSET_DELAY_7:\n\tbegin\n\t\tNEXT_STATE = SET_DELAY_8;\n\tend\n\t\n\tSET_DELAY_8:\n\tbegin\n\t\tNEXT_STATE = READ_DATA_SN4;\n\tend\n\t\n\tREAD_DATA_SN4:\n\tbegin\n\t\tNEXT_STATE = INCR_FOR_4; \n\tend\n   \n\tINCR_FOR_4:\n\tbegin\n\t\tNEXT_STATE = CHECK_FOR_4;\n\tend\n\t\n\tSTART_AOF2:\n\tbegin\n\t\tNEXT_STATE = RUN_AOF2;\n\tend\n\n\tRUN_AOF2:\n\tbegin\n\t\tif(doneaof)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_AOF2;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_AOF2;\n\t\tend\n\n\tend\n\t\n\tGET_AOF2:\n\tbegin\n\t\tNEXT_STATE = START_SPEECH;\n\tend\n\t\n\tSTART_SPEECH:\n\tbegin\n\t\tNEXT_STATE = RUN_SPEECH;\n\tend\n\n\tRUN_SPEECH:\n\tbegin\n\t\tif(donespeech)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_SPEECH;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_SPEECH;\n\t\tend\n\n\tend\n\t\n\tGET_SPEECH:\n\tbegin\n\t\tNEXT_STATE = START_ENCODEWOE;\n\tend\n\t\n\tSTART_ENCODEWOE:\n\tbegin\n\t\tNEXT_STATE = RUN_ENCODEWOE;\n\tend\n\n\tRUN_ENCODEWOE:\n\tbegin\n\t\tif(doneewoe)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_ENCODEWOE;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_ENCODEWOE;\n\t\tend\n\tend\n\t\n\tGET_ENCODEWOE:\n\tbegin\n\t\tNEXT_STATE = INIT_FOR_LSP;\n\tend\n\t\n\tINIT_FOR_LSP:\n\tbegin\n\t\tNEXT_STATE = CHECK_LSP;\n\tend\n\t\n\tCHECK_LSP:\n\tbegin\n\t\tif(lsp < 4'd10)\n\t\tbegin\n\t\t\tNEXT_STATE = SET_DATA_LSP;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = START_ELSP1;\n\t\tend\n\tend\n\t\n\tSET_DATA_LSP:\n\tbegin\n\t\tNEXT_STATE = INCR_LSP;\n\tend\n\t\n\tINCR_LSP:\n\tbegin\n\t\tNEXT_STATE = CHECK_LSP;\n\tend\n\t\n\tSTART_ELSP1:\n\tbegin\n\t\tNEXT_STATE = SET_INDEX;\n\tend\n\t\n\tSET_INDEX:\n\tbegin\n\t\tNEXT_STATE = RUN_ELSP;\n\tend\n\n\tRUN_ELSP:\n\tbegin\n\t\tif(done_elsp)\n\t\tbegin\n\t\t\tNEXT_STATE = GET_ELSP;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = RUN_ELSP;\n\t\tend\n\tend\n\t\n\tGET_ELSP:\n\tbegin\n\t\tNEXT_STATE = INCR_INDEX;\n\tend\n\t\n\tINCR_INDEX:\n\tbegin\n\t\tNEXT_STATE = CHECK_INDEX;\n\tend\n\t\t\n\tCHECK_INDEX:\n\tbegin\t\n\t\tif(in_index < 4'd10)\n\t\tbegin\n\t\t\tNEXT_STATE = SET_INDEX;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tNEXT_STATE = INDEX_TO_GRAY;\n\t\tend\n\t\t\n\tend\n\t\n\tINDEX_TO_GRAY:\n\tbegin\n\t\tNEXT_STATE = SET_ENCODED_BITS;\n\tend\n\t\n\tSET_ENCODED_BITS:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\t\n\tAA_SET_ADDR:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR1;\n\tend\n\t\n\tAA_SET_ADDR1:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR2;\n\tend\n\t\n\tAA_SET_ADDR2:\n\tbegin\n\t\tNEXT_STATE = AA_SET_ADDR_GET;\n\tend\n\t\n\tAA_SET_ADDR_GET:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\t\n\t\n\tDONE:\n\tbegin\n\t\tNEXT_STATE = START;\n\tend\n\n\tdefault:\n\tbegin\n\t\tNEXT_STATE = DONE;\n\tend\n\n\tendcase\nend\n\n\nalways@(posedge clk or negedge rst)     \nbegin\n\n\tif (rst == 1'b0)\n\tbegin\n\t\tdone_oneframe <= 1'b0;\n\t\t\t\n\tend\n\n\telse\n\tbegin\n\t\tcase(STATE)\n\n\t\tSTART:\n\t\tbegin\n\t\t\tdone_oneframe <= 1'b0;\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\t\n\n\n\n\t\t  \n\t\tINIT_FOR_1:\n\t\tbegin\n\t\t\ti <= 10'd0;\n\t\t\tencoded_bits <= 48'd0;\n\t\t\tcheck_sum <= 32'b0;\n\t\tend\n\t\t\n\t\tCHECK_FOR1:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN1:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_1:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_2:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN1:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_ADDR_SN1:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tWRITE_SN1:\n\t\tbegin\n\t\t\t\n\t\t\n\t\tend\n\t\t\n\t\tINCR_FOR1:\n\t\tbegin\n\t\t\ti <= i + 10'd1;\n\t\tend\n\t\t\n\t\t\n\t\tINIT_FOR_2:\n\t\tbegin\n\t\t\ti1 <= 10'd0;\n\t\tend\n\t\t\t\n\n\t\tCHECK_FOR2:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN2:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_3:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN2:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\t\n\t\t\n\t\tINCR_FOR2:\n\t\tbegin\n\t\t\ti1 <= i1 + 10'd1;\n\t\tend\n\n\n\t\tSTART_AOF1:\n\t\tbegin\n\t\t\tstartaof <= 1'b1;\n\t\t\t\t\n\t\t    \n\n \n\t\t\t\n\t\t\taof_mem_x_in <= in_mex_x;\n\t\t\taof_mem_y_in <= in_mem_y;\n\t\t\taof_in_prev_f0 <= in_prevf0;  \n\t\t\t\n\t\tend\n\n\t\tRUN_AOF1:\n\t\tbegin\t\t\t\n\t\t\tstartaof <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_AOF1:\n\t\tbegin\n\t\t\t\n\t\t\taof_voiced1 <= voiced_bit;\n\t\t\tc_w0_1 <= aof_w0_out;\n\t\t\t\n\t\t\tcheck_pitch1 <= aof_nlp_pitch;\n\t\t\tc_cmax1 <= c_cmax;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\tc_pitch1 <= aof_nlp_pitch;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tINIT_FOR_3:\n\t\tbegin\n\t\t\tj <= 10'd0;\n\t\tend\n\t\t\n\t\tCHECK_FOR3:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN3:\n\t\tbegin\n\t\t\n\t\t\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_5:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_6:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN3:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tSET_ADDR_SN3:\n\t\tbegin\n\t\t\n\t\t\n\t\t\n\t\tend\n\t\t\n\t\tWRITE_SN3:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tINCR_FOR3:\n\t\tbegin\n\t\t\tj <= j + 10'd1;\n\t\tend\n\t\t\n\t\tINIT_FOR_4:\n\t\tbegin\n\t\t\tj1 <= 10'd0;\n\t\tend\n\t\t\n\t\tCHECK_FOR_4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_SN4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_7:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DELAY_8:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tREAD_DATA_SN4:\n\t\tbegin\n\t\t\t\n\t\tend\n\t   \n\t\tINCR_FOR_4:\n\t\tbegin\n\t\t\tj1 <= j1 + 10'd1;\n\t\tend\n\t\t\n\t\tSTART_AOF2:\n\t\tbegin\n\t\t\tstartaof <= 1'b1;\n\t\t\t\t\n\t\t    aof_mem_x_in <= aof_mem_x_out;\n\t\t\taof_mem_y_in <= aof_mem_y_out;\n\t\t\taof_in_prev_f0 <= aof_out_prev_f0;   \n\t\tend\n\n\t\tRUN_AOF2:\n\t\tbegin\n\t\t\tstartaof <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_AOF2:\n\t\tbegin\n\t\t\tc_pitch2 <= aof_nlp_pitch;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\t\n\t\t\tout_mem_x <= aof_mem_x_out;\n\t\t\tout_mem_y <= aof_mem_y_out;\n\t\t\tout_prevf0 <= aof_out_prev_f0;\n\t\t\t\n\t\t\tencoded_bits <= {aof_voiced1,voiced_bit,46'd0};\n\t\t\t\n\t\t\tc_cmax2 <= aof_check_i;\n\t\tend\n\t\t\n\t\tSTART_SPEECH:\n\t\tbegin\n\t\t\tstartspeech <= 1'b1;\n\t\t\t\n\t\tend\n\n\t\tRUN_SPEECH:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\tstartspeech <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_SPEECH:\n\t\tbegin\n\t\t\tc_e <= E_speech;\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tSTART_ENCODEWOE:\n\t\tbegin\n\t\t\tstartewoe <= 1'b1;\n\t\t\tencode_in_e <= E_speech;\n\t\t\tencode_model_wo <= aof_w0_out;\n\t\t\tc_encode_model_wo <= aof_w0_out;\n\t\t\n\n\t\t\t\n\n\t\t\t\n\t\t\txq0 <= in_xq0;\n\t\t\txq1 <= in_xq1; \n\t\tend\n\n\t\tRUN_ENCODEWOE:\n\t\tbegin\n\t\t\tstartewoe <= 1'b0;\n\t\tend\n\t\t\n\t\tGET_ENCODEWOE:\n\t\tbegin\n\t\t\tc_sn <= encode_out_n1; \n\t\t\t\n\t\t\tout_xq0 <= e_out_xq0;\n\t\t\tout_xq1 <= e_out_xq1;\n\t\t\t\n\t\t\ttoGray[7] <= encode_out_n1[7];\n\t\t\ttoGray[6] <= encode_out_n1[7] ^ encode_out_n1[6];\n\t\t\ttoGray[5] <= encode_out_n1[6] ^ encode_out_n1[5];\n\t\t\ttoGray[4] <= encode_out_n1[5] ^ encode_out_n1[4];\n\t\t\ttoGray[3] <= encode_out_n1[4] ^ encode_out_n1[3];\n\t\t\ttoGray[2] <= encode_out_n1[3] ^ encode_out_n1[2];\n\t\t\ttoGray[1] <= encode_out_n1[2] ^ encode_out_n1[1];\n\t\t\ttoGray[0] <= encode_out_n1[1] ^ encode_out_n1[0];\n\t\tend\n\t\t\n\t\tINIT_FOR_LSP:\n\t\tbegin\n\t\t\tlsp <= 4'd0;\n\t\t\tencoded_bits <= {encoded_bits[47:46],toGray,38'd0};\n\t\tend\n\t\t\n\t\tCHECK_LSP:\n\t\tbegin\n\t\t\t\n\t\tend\n\t\t\n\t\tSET_DATA_LSP:\n\t\tbegin\n\t\t\t\n\t\t\t\n\t\t\tcase(lsp)\n\t\t\t\n\t\t\t4'd0:\t\n\t\t\tbegin\n\t\t\t\tin_lsp0 <= lsp0;\n\t\t\tend\n\t\t\t4'd1:\n\t\t\tbegin\n\t\t\t\tin_lsp1 <= lsp1;\n\t\t\tend\n\t\t\t4'd2:\n\t\t\tbegin\n\t\t\t\tin_lsp2 <= lsp2;\n\t\t\tend\t\t\t\n\t\t\t4'd3:\t\n\t\t\tbegin\n\t\t\t\tin_lsp3 <= lsp3;\n\t\t\tend\t\n\t\t\t4'd4:\n\t\t\tbegin\n\t\t\t\tin_lsp4 <= lsp4;\n\t\t\tend\t\t\t\t\n\t\t\t4'd5:\t\n\t\t\tbegin\n\t\t\t\tin_lsp5 <= lsp5;\n\t\t\tend\t\n\t\t\t4'd6:\n\t\t\tbegin\n\t\t\t\tin_lsp6 <= lsp6;\n\t\t\tend\t\t\t\t\n\t\t\t4'd7:\n\t\t\tbegin\n\t\t\t\tin_lsp7 <= lsp7;\n\t\t\tend\t\t\t\t\n\t\t\t4'd8:\n\t\t\tbegin\n\t\t\t\tin_lsp8 <= lsp8;\n\t\t\tend\t\t\t\t\n\t\t\t4'd9:\t\n\t\t\tbegin\n\t\t\t\tin_lsp9 <= lsp9;\n\t\t\tend\t\n\t\t\t\n\t\t\tendcase\n\t\t\t\n\t\tend\n\t\t\n\t\tINCR_LSP:\n\t\tbegin\n\t\t\tlsp <= lsp + 4'd1;\n\t\tend\n\t\t\n\t\tSTART_ELSP1:\n\t\tbegin\n\t\t\tin_index <= 4'd0;\n\t\tend\n\t\t\n\t\tSET_INDEX:\n\t\tbegin\n\t\t\tstart_elsp <= 1'b1;\n\t\tend\n\n\t\tRUN_ELSP:\n\t\tbegin\n\t\t\tstart_elsp <= 1'b0;\t\t\n\t\tend\n\t\t\n\t\tGET_ELSP:\n\t\tbegin\n\t\t\tcase(in_index)\n\t\t\t4'd0:\n\t\t\t\tbegin\n\t\t\t\tclsp0 <= out_index;\n\t\t\t\tend\n\t\t\t4'd1:\t\n\t\t\t\tbegin\n\t\t\t\tclsp1 <= out_index;\n\t\t\t\tend\n\t\t\t4'd2:\t\n\t\t\t\tbegin\n\t\t\t\tclsp2 <= out_index;\n\t\t\t\tend\n\t\t\t4'd3:\t\n\t\t\t\tbegin\n\t\t\t\tclsp3 <= out_index;\n\t\t\t\tend\n\t\t\t4'd4:\n\t\t\t\tbegin\n\t\t\t\tclsp4 <= out_index;\n\t\t\t\tend\n\t\t\t4'd5:\t\n\t\t\t\tbegin\n\t\t\t\tclsp5 <= out_index;\n\t\t\t\tend\n\t\t\t4'd6:\t\n\t\t\t\tbegin\n\t\t\t\tclsp6 <= out_index;\n\t\t\t\tend\n\t\t\t4'd7:\n\t\t\t\tbegin\n\t\t\t\tclsp7 <= out_index;\n\t\t\t\tend\n\t\t\t4'd8:\n\t\t\t\tbegin\n\t\t\t\tclsp8 <= out_index;\n\t\t\t\tend\n\t\t\t4'd9:\n\t\t\t\tbegin\n\t\t\t\tclsp9 <= out_index;\n\t\t\t\tend\n\t\t\tendcase \n\t\t\t\t\t\t\t\t\t\n\t\tend\n\t\t\n\t\tINCR_INDEX:\n\t\tbegin\n\t\t\tin_index <= in_index + 4'd1;\n\t\tend\n\t\t\n\t\tCHECK_INDEX:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tINDEX_TO_GRAY:\n\t\tbegin\n\t\t\tcase(clsp0)\n\t\t\t\t4'd0 : clsp0 <= 4'd0;\n\t\t\t\t4'd1 : clsp0 <= 4'd1;\n\t\t\t\t4'd2 : clsp0 <= 4'd3;\n\t\t\t\t4'd3 : clsp0 <= 4'd2;\n\t\t\t\t4'd4 : clsp0 <= 4'd6;\n\t\t\t\t4'd5 : clsp0 <= 4'd7;\n\t\t\t\t4'd6 : clsp0 <= 4'd5;\n\t\t\t\t4'd7 : clsp0 <= 4'd4;\n\t\t\t\t4'd8 : clsp0 <= 4'd12;\n\t\t\t\t4'd9 : clsp0 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp1)\n\t\t\t\t4'd0 : clsp1 <= 4'd0;\n\t\t\t\t4'd1 : clsp1 <= 4'd1;\n\t\t\t\t4'd2 : clsp1 <= 4'd3;\n\t\t\t\t4'd3 : clsp1 <= 4'd2;\n\t\t\t\t4'd4 : clsp1 <= 4'd6;\n\t\t\t\t4'd5 : clsp1 <= 4'd7;\n\t\t\t\t4'd6 : clsp1 <= 4'd5;\n\t\t\t\t4'd7 : clsp1 <= 4'd4;\n\t\t\t\t4'd8 : clsp1 <= 4'd12;\n\t\t\t\t4'd9 : clsp1 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp2)\n\t\t\t\t4'd0 : clsp2 <= 4'd0;\n\t\t\t\t4'd1 : clsp2 <= 4'd1;\n\t\t\t\t4'd2 : clsp2 <= 4'd3;\n\t\t\t\t4'd3 : clsp2 <= 4'd2;\n\t\t\t\t4'd4 : clsp2 <= 4'd6;\n\t\t\t\t4'd5 : clsp2 <= 4'd7;\n\t\t\t\t4'd6 : clsp2 <= 4'd5;\n\t\t\t\t4'd7 : clsp2 <= 4'd4;\n\t\t\t\t4'd8 : clsp2 <= 4'd12;\n\t\t\t\t4'd9 : clsp2 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp3)\n\t\t\t\t4'd0 : clsp3 <= 4'd0;\n\t\t\t\t4'd1 : clsp3 <= 4'd1;\n\t\t\t\t4'd2 : clsp3 <= 4'd3;\n\t\t\t\t4'd3 : clsp3 <= 4'd2;\n\t\t\t\t4'd4 : clsp3 <= 4'd6;\n\t\t\t\t4'd5 : clsp3 <= 4'd7;\n\t\t\t\t4'd6 : clsp3 <= 4'd5;\n\t\t\t\t4'd7 : clsp3 <= 4'd4;\n\t\t\t\t4'd8 : clsp3 <= 4'd12;\n\t\t\t\t4'd9 : clsp3 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp4)\n\t\t\t\t4'd0 : clsp4 <= 4'd0;\n\t\t\t\t4'd1 : clsp4 <= 4'd1;\n\t\t\t\t4'd2 : clsp4 <= 4'd3;\n\t\t\t\t4'd3 : clsp4 <= 4'd2;\n\t\t\t\t4'd4 : clsp4 <= 4'd6;\n\t\t\t\t4'd5 : clsp4 <= 4'd7;\n\t\t\t\t4'd6 : clsp4 <= 4'd5;\n\t\t\t\t4'd7 : clsp4 <= 4'd4;\n\t\t\t\t4'd8 : clsp4 <= 4'd12;\n\t\t\t\t4'd9 : clsp4 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp5)\n\t\t\t\t4'd0 : clsp5 <= 4'd0;\n\t\t\t\t4'd1 : clsp5 <= 4'd1;\n\t\t\t\t4'd2 : clsp5 <= 4'd3;\n\t\t\t\t4'd3 : clsp5 <= 4'd2;\n\t\t\t\t4'd4 : clsp5 <= 4'd6;\n\t\t\t\t4'd5 : clsp5 <= 4'd7;\n\t\t\t\t4'd6 : clsp5 <= 4'd5;\n\t\t\t\t4'd7 : clsp5 <= 4'd4;\n\t\t\t\t4'd8 : clsp5 <= 4'd12;\n\t\t\t\t4'd9 : clsp5 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp6)\n\t\t\t\t4'd0 : clsp6 <= 4'd0;\n\t\t\t\t4'd1 : clsp6 <= 4'd1;\n\t\t\t\t4'd2 : clsp6 <= 4'd3;\n\t\t\t\t4'd3 : clsp6 <= 4'd2;\n\t\t\t\t4'd4 : clsp6 <= 4'd6;\n\t\t\t\t4'd5 : clsp6 <= 4'd7;\n\t\t\t\t4'd6 : clsp6 <= 4'd5;\n\t\t\t\t4'd7 : clsp6 <= 4'd4;\n\t\t\t\t4'd8 : clsp6 <= 4'd12;\n\t\t\t\t4'd9 : clsp6 <= 4'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp7)\n\t\t\t\t4'd0 : clsp7 <= 3'd0;\n\t\t\t\t4'd1 : clsp7 <= 3'd1;\n\t\t\t\t4'd2 : clsp7 <= 3'd3;\n\t\t\t\t4'd3 : clsp7 <= 3'd2;\n\t\t\t\t4'd4 : clsp7 <= 3'd6;\n\t\t\t\t4'd5 : clsp7 <= 3'd7;\n\t\t\t\t4'd6 : clsp7 <= 3'd5;\n\t\t\t\t4'd7 : clsp7 <= 3'd4;\n\t\t\t\t4'd8 : clsp7 <= 3'd12;\n\t\t\t\t4'd9 : clsp7 <= 3'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp8)\n\t\t\t\t4'd0 : clsp8 <= 3'd0;\n\t\t\t\t4'd1 : clsp8 <= 3'd1;\n\t\t\t\t4'd2 : clsp8 <= 3'd3;\n\t\t\t\t4'd3 : clsp8 <= 3'd2;\n\t\t\t\t4'd4 : clsp8 <= 3'd6;\n\t\t\t\t4'd5 : clsp8 <= 3'd7;\n\t\t\t\t4'd6 : clsp8 <= 3'd5;\n\t\t\t\t4'd7 : clsp8 <= 3'd4;\n\t\t\t\t4'd8 : clsp8 <= 3'd12;\n\t\t\t\t4'd9 : clsp8 <= 3'd13;\n\n\t\t\tendcase\n\t\t\t\n\t\t\tcase(clsp9)\n\t\t\t\t4'd0 : clsp9 <= 2'd0;\n\t\t\t\t4'd1 : clsp9 <= 2'd1;\n\t\t\t\t4'd2 : clsp9 <= 2'd3;\n\t\t\t\t4'd3 : clsp9 <= 2'd2;\n\t\t\t\t4'd4 : clsp9 <= 2'd6;\n\t\t\t\t4'd5 : clsp9 <= 2'd7;\n\t\t\t\t4'd6 : clsp9 <= 2'd5;\n\t\t\t\t4'd7 : clsp9 <= 2'd4;\n\t\t\t\t4'd8 : clsp9 <= 2'd12;\n\t\t\t\t4'd9 : clsp9 <= 2'd13;\n\t\t\tendcase\n\t\t\t\n\t\t\t\n\t\tend\n\t\n\t\tSET_ENCODED_BITS:\n\t\tbegin\n\t\t\tencoded_bits <= {encoded_bits[47:38],clsp0,clsp1,clsp2,clsp3,clsp4,\n\t\t\t\t\t\t\t\t\t\t\t\tclsp5,clsp6,clsp7[2:0],clsp8[2:0],clsp9[1:0],2'd0};\n\t\tend\t\n\t\t\n\t\t\n\t\t\n\t\tAA_SET_ADDR:\n\t\tbegin\n\t\t\n\t\t\t\n\t\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR1:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR2:\n\t\tbegin\n\t\t\n\t\tend\n\t\t\n\t\tAA_SET_ADDR_GET:\n\t\tbegin\n\t\t\t\n\t\tend\t\n\t\t\n\t\tDONE:\n\t\tbegin\n\t\t\tdone_oneframe <= 1'b1;\n\t\t\t\t\t\n\t\tend\n\n\t\tendcase\n\tend\n\nend\n\n\nendmodule</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: CODEC2_encoder_one_frame_mode2400. Module specification: This module implements a CODEC2 speech encoder for 2400 bps mode, processing one frame of speech input at a time. It takes inputs such as clock (clk), reset (rst), start signal (start_oneframe), previous frame data (in_mex_x, in_mem_y, in_prevf0, in_xq0, in_xq1), and speech samples (out_speech, read_c2_sn_out, out_mem_fir, out_sq). The module outputs encoded bits (encoded_bits), updated frame data (out_mem_x, out_mem_y, out_prevf0, out_xq0, out_xq1), memory control signals (addr_speech, addr_sn, write_c2_sn,"
                }
            ]
        }
    ]
}