{"Source Block": ["hdl/library/xilinx/common/ad_data_in.v@147:181@HdlStmIf", "    .CNTVALUEOUT (up_drdata));\n  end\n  endgenerate\n\n  generate\n  if ((IODELAY_FPGA_TECHNOLOGY == ULTRASCALE) || (IODELAY_FPGA_TECHNOLOGY == ULTRASCALE_PLUS)) begin\n  assign up_drdata = up_drdata_s[8:4];\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYE3 #(\n    .SIM_DEVICE (IODELAY_SIM_DEVICE),\n    .DELAY_SRC (\"IDATAIN\"),\n    .DELAY_TYPE (\"VAR_LOAD\"),\n    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n    .DELAY_FORMAT (\"COUNT\"))\n  i_rx_data_idelay (\n    .CASC_RETURN (1'b0),\n    .CASC_IN (1'b0),\n    .CASC_OUT (),\n    .CE (1'b0),\n    .CLK (up_clk),\n    .INC (1'b0),\n    .LOAD (up_dld),\n    .CNTVALUEIN ({up_dwdata, 4'd0}),\n    .CNTVALUEOUT (up_drdata_s),\n    .DATAIN (1'b0),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .RST (1'b0),\n    .EN_VTC (~up_dld));\n  end\n  endgenerate\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == NONE) begin\n  assign rx_data_idelay_s = rx_data_ibuf_s;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[153, "  assign up_drdata = up_drdata_s[8:4];\n"], [154, "  (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [155, "  IDELAYE3 #(\n"], [156, "    .SIM_DEVICE (IODELAY_SIM_DEVICE),\n"], [157, "    .DELAY_SRC (\"IDATAIN\"),\n"], [158, "    .DELAY_TYPE (\"VAR_LOAD\"),\n"], [159, "    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n"], [160, "    .DELAY_FORMAT (\"COUNT\"))\n"], [161, "  i_rx_data_idelay (\n"], [162, "    .CASC_RETURN (1'b0),\n"], [163, "    .CASC_IN (1'b0),\n"], [164, "    .CASC_OUT (),\n"], [165, "    .CE (1'b0),\n"], [166, "    .CLK (up_clk),\n"], [167, "    .INC (1'b0),\n"], [168, "    .LOAD (up_dld),\n"], [169, "    .CNTVALUEIN ({up_dwdata, 4'd0}),\n"], [170, "    .CNTVALUEOUT (up_drdata_s),\n"], [171, "    .DATAIN (1'b0),\n"], [172, "    .IDATAIN (rx_data_ibuf_s),\n"], [173, "    .DATAOUT (rx_data_idelay_s),\n"], [174, "    .RST (1'b0),\n"], [175, "    .EN_VTC (~up_dld));\n"]], "Add": [[175, "    assign up_drdata = up_drdata_s[8:4];\n"], [175, "    (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [175, "    IDELAYE3 #(\n"], [175, "      .SIM_DEVICE (IODELAY_SIM_DEVICE),\n"], [175, "      .DELAY_SRC (\"IDATAIN\"),\n"], [175, "      .DELAY_TYPE (\"VAR_LOAD\"),\n"], [175, "      .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n"], [175, "      .DELAY_FORMAT (\"COUNT\")\n"], [175, "    ) i_rx_data_idelay (\n"], [175, "      .CASC_RETURN (1'b0),\n"], [175, "      .CASC_IN (1'b0),\n"], [175, "      .CASC_OUT (),\n"], [175, "      .CE (1'b0),\n"], [175, "      .CLK (up_clk),\n"], [175, "      .INC (1'b0),\n"], [175, "      .LOAD (up_dld),\n"], [175, "      .CNTVALUEIN ({up_dwdata, 4'd0}),\n"], [175, "      .CNTVALUEOUT (up_drdata_s),\n"], [175, "      .DATAIN (1'b0),\n"], [175, "      .IDATAIN (rx_data_ibuf_s),\n"], [175, "      .DATAOUT (rx_data_idelay_s),\n"], [175, "      .RST (1'b0),\n"], [175, "      .EN_VTC (~up_dld));\n"]]}}