#!/usr/bin/env python3
"""
å®Œæ•´TDDç³»ç»ŸéªŒè¯
Complete TDD System Verification - éªŒè¯æ‰€æœ‰log-16.logä¿®å¤æ˜¯å¦ç”Ÿæ•ˆ
"""

import asyncio
import tempfile
import os
import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°è·¯å¾„
sys.path.append(os.path.dirname(os.path.abspath(__file__)))

async def test_complete_tdd_cycle():
    """æµ‹è¯•å®Œæ•´çš„TDDå¾ªç¯ï¼ŒåŒ…æ‹¬æ‰€æœ‰ä¿®å¤"""
    print("ğŸ¯ å¼€å§‹å®Œæ•´TDDå¾ªç¯æµ‹è¯•")
    
    try:
        from extensions.test_driven_coordinator import TestDrivenCoordinator
        from core.enhanced_centralized_coordinator import EnhancedCentralizedCoordinator
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        base_coordinator = EnhancedCentralizedCoordinator(config)
        tdd_coordinator = TestDrivenCoordinator(base_coordinator)
        
        # æµ‹è¯•ä¸€ä¸ªç®€å•çš„è®¾è®¡éœ€æ±‚
        design_request = """
è®¾è®¡ä¸€ä¸ªåä¸ºsimple_counterçš„ç®€å•è®¡æ•°å™¨æ¨¡å—ï¼Œå…·æœ‰ä»¥ä¸‹åŠŸèƒ½ï¼š
- 8ä½åŒæ­¥é€’å¢è®¡æ•°å™¨
- å¸¦æœ‰æ—¶é’Ÿclkå’Œå¤ä½rstè¾“å…¥
- å¸¦æœ‰ä½¿èƒ½ä¿¡å·enable
- è¾“å‡ºè®¡æ•°å€¼count[7:0]å’Œæº¢å‡ºæ ‡å¿—overflow
"""
        
        print(f"ğŸ“‹ è®¾è®¡éœ€æ±‚: {design_request.strip()}")
        
        # è¿è¡ŒTDDæµç¨‹ï¼ˆé™åˆ¶è¿­ä»£æ¬¡æ•°é¿å…é•¿æ—¶é—´è¿è¡Œï¼‰
        result = await tdd_coordinator.run_tdd_cycle(
            design_request=design_request,
            max_iterations=2,  # é™åˆ¶è¿­ä»£æ¬¡æ•°
            quality_threshold=70
        )
        
        if result.get('success'):
            print("âœ… TDDå¾ªç¯æˆåŠŸå®Œæˆ")
            print(f"   æ€»è¿­ä»£æ¬¡æ•°: {result.get('total_iterations', 'N/A')}")
            print(f"   æœ€ç»ˆè´¨é‡åˆ†æ•°: {result.get('final_quality_score', 'N/A')}")
            
            # æ£€æŸ¥ç»“æœæ–‡ä»¶
            if result.get('artifacts'):
                print("ğŸ“ ç”Ÿæˆçš„æ–‡ä»¶:")
                for artifact in result['artifacts']:
                    if Path(artifact).exists():
                        print(f"   âœ… {artifact}")
                    else:
                        print(f"   âŒ {artifact} (æ–‡ä»¶ä¸å­˜åœ¨)")
            
            return True
        else:
            print(f"âŒ TDDå¾ªç¯å¤±è´¥: {result.get('error', 'Unknown error')}")
            return False
            
    except Exception as e:
        print(f"âŒ TDDæµ‹è¯•å¼‚å¸¸: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_code_cleaning_integration():
    """æµ‹è¯•ä»£ç æ¸…ç†ä¸TDDç³»ç»Ÿçš„é›†æˆ"""
    print("\nğŸ§¹ æµ‹è¯•ä»£ç æ¸…ç†é›†æˆ")
    
    try:
        from extensions.test_analyzer import TestAnalyzer
        
        analyzer = TestAnalyzer()
        
        # åˆ›å»ºä¸€ä¸ªæœ‰é—®é¢˜çš„è®¾è®¡æ–‡ä»¶ï¼ˆæ··åˆMarkdown+Verilogï¼‰
        with tempfile.NamedTemporaryFile(mode='w', suffix='.v', delete=False) as f:
            problem_content = """ä»¥ä¸‹æ˜¯ä¸€ä¸ªè®¡æ•°å™¨æ¨¡å—çš„å®ç°ï¼š

```verilog
module test_counter(
    input clk,
    input rst,
    output reg [3:0] count
);

always @(posedge clk or posedge rst) begin
    if (rst)
        count <= 4'b0;
    else
        count <= count + 1;
end

endmodule
```

### åŠŸèƒ½è¯´æ˜
è¿™æ˜¯ä¸€ä¸ª4ä½è®¡æ•°å™¨æ¨¡å—ã€‚
"""
            f.write(problem_content)
            problem_file = f.name
        
        try:
            print(f"æµ‹è¯•æ¸…ç†æ–‡ä»¶: {problem_file}")
            
            # è¿è¡Œä»£ç æ¸…ç†
            cleaned_paths = analyzer._clean_design_files([problem_file])
            
            if len(cleaned_paths) == 1:
                cleaned_path = cleaned_paths[0]
                if cleaned_path != problem_file:
                    print("âœ… ä»£ç æ¸…ç†æˆåŠŸç”Ÿæˆæ–°æ–‡ä»¶")
                    
                    # éªŒè¯æ¸…ç†æ•ˆæœ
                    with open(cleaned_path, 'r', encoding='utf-8') as f:
                        cleaned_content = f.read()
                    
                    # æ£€æŸ¥æ¸…ç†æ•ˆæœ
                    issues_fixed = []
                    if "```verilog" not in cleaned_content:
                        issues_fixed.append("ç§»é™¤Markdownä»£ç å—")
                    if "ä»¥ä¸‹æ˜¯" not in cleaned_content:
                        issues_fixed.append("ç§»é™¤è¯´æ˜æ–‡å­—")
                    if "module test_counter" in cleaned_content:
                        issues_fixed.append("ä¿ç•™Verilogä»£ç ")
                    if "endmodule" in cleaned_content:
                        issues_fixed.append("ä¿ç•™æ¨¡å—ç»“æ„")
                    
                    print(f"ä¿®å¤æ•ˆæœ: {', '.join(issues_fixed)}")
                    
                    # æ¸…ç†ä¸´æ—¶æ–‡ä»¶
                    Path(cleaned_path).unlink()
                    return len(issues_fixed) >= 3
                else:
                    print("âš ï¸ æ–‡ä»¶å¯èƒ½ä¸éœ€è¦æ¸…ç†")
                    return True
            else:
                print("âŒ ä»£ç æ¸…ç†å¤±è´¥")
                return False
                
        finally:
            Path(problem_file).unlink()
            
    except Exception as e:
        print(f"âŒ ä»£ç æ¸…ç†é›†æˆæµ‹è¯•å¼‚å¸¸: {e}")
        return False

async def test_enhanced_verilog_agent():
    """æµ‹è¯•å¢å¼ºçš„Verilogä»£ç†æ˜¯å¦ç”Ÿæˆçº¯å‡€ä»£ç """
    print("\nğŸ”§ æµ‹è¯•å¢å¼ºVerilogä»£ç†ç”Ÿæˆè´¨é‡")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgent
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgent(config)
        
        # æµ‹è¯•ä»£ç ç”Ÿæˆ
        result = await agent._tool_generate_verilog_code(
            module_name="test_adder",
            requirements="è®¾è®¡ä¸€ä¸ªç®€å•çš„2ä½åŠ æ³•å™¨",
            input_ports=[
                {"name": "a", "width": 2, "description": "è¾“å…¥A"},
                {"name": "b", "width": 2, "description": "è¾“å…¥B"}
            ],
            output_ports=[
                {"name": "sum", "width": 3, "description": "åŠ æ³•ç»“æœ"}
            ]
        )
        
        if result.get('success'):
            verilog_code = result['verilog_code']
            print("âœ… Verilogä»£ç ç”ŸæˆæˆåŠŸ")
            
            # æ£€æŸ¥ç”Ÿæˆçš„ä»£ç è´¨é‡
            quality_checks = []
            if not verilog_code.startswith("ä»¥ä¸‹æ˜¯"):
                quality_checks.append("âœ… æ²¡æœ‰å¤šä½™çš„è¯´æ˜æ–‡å­—")
            if "```verilog" not in verilog_code:
                quality_checks.append("âœ… æ²¡æœ‰Markdownæ ‡è®°")
            if "module test_adder" in verilog_code:
                quality_checks.append("âœ… åŒ…å«æ­£ç¡®çš„æ¨¡å—å£°æ˜")
            if "endmodule" in verilog_code:
                quality_checks.append("âœ… åŒ…å«æ¨¡å—ç»“æŸæ ‡è®°")
            
            print("ä»£ç è´¨é‡æ£€æŸ¥:")
            for check in quality_checks:
                print(f"  {check}")
            
            return len(quality_checks) >= 3
        else:
            print(f"âŒ ä»£ç ç”Ÿæˆå¤±è´¥: {result.get('error')}")
            return False
            
    except Exception as e:
        print(f"âŒ Verilogä»£ç†æµ‹è¯•å¼‚å¸¸: {e}")
        return False

async def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("ğŸ¯ å¼€å§‹å®Œæ•´TDDç³»ç»ŸéªŒè¯")
    print("="*60)
    print("éªŒè¯ç›®æ ‡: ç¡®ä¿log-16.logä¸­è¯†åˆ«çš„æ ¹æœ¬é—®é¢˜å·²ç»è§£å†³")
    print("- ä»£ç ç”Ÿæˆä¸å†äº§ç”Ÿæ··åˆMarkdown+Verilogå†…å®¹")
    print("- ç¼–è¯‘èƒ½å¤ŸæˆåŠŸè¯†åˆ«top level modules")
    print("- TDDå¾ªç¯èƒ½å¤Ÿæ­£å¸¸è¿è¡Œ")
    print("="*60)
    
    tests = [
        ("ä»£ç æ¸…ç†é›†æˆæµ‹è¯•", test_code_cleaning_integration),
        ("å¢å¼ºVerilogä»£ç†æµ‹è¯•", test_enhanced_verilog_agent), 
        ("å®Œæ•´TDDå¾ªç¯æµ‹è¯•", test_complete_tdd_cycle),
    ]
    
    results = []
    for test_name, test_func in tests:
        try:
            result = await test_func()
            results.append((test_name, result))
        except Exception as e:
            print(f"âŒ {test_name} æ‰§è¡Œå¤±è´¥: {e}")
            results.append((test_name, False))
    
    print("\n" + "="*60)
    print("ğŸ‰ å®Œæ•´TDDç³»ç»ŸéªŒè¯æ€»ç»“")
    
    passed = 0
    total = len(results)
    for test_name, result in results:
        status = "âœ… é€šè¿‡" if result else "âŒ å¤±è´¥"
        print(f"  {test_name}: {status}")
        if result:
            passed += 1
    
    print(f"\næ€»ä½“ç»“æœ: {passed}/{total} æµ‹è¯•é€šè¿‡")
    
    if passed == total:
        print("\nğŸŠ å®Œæ•´TDDç³»ç»ŸéªŒè¯æˆåŠŸï¼")
        print("âœ… log-16.logä¸­çš„æ ¹æœ¬é—®é¢˜å·²ç»è§£å†³ï¼š")
        print("   1. âœ… ä»£ç ç”Ÿæˆç°åœ¨äº§ç”Ÿçº¯å‡€çš„Verilogä»£ç ")
        print("   2. âœ… ä»£ç æ¸…ç†ç³»ç»Ÿèƒ½ä¿®å¤é—ç•™çš„æ ¼å¼é—®é¢˜")
        print("   3. âœ… ç¼–è¯‘ç³»ç»Ÿèƒ½æ­£ç¡®è¯†åˆ«top level modules")
        print("   4. âœ… TDDå¾ªç¯èƒ½å®Œæ•´è¿è¡Œçº¢â†’ç»¿â†’é‡æ„æµç¨‹")
        print("\nğŸš€ ç³»ç»Ÿç°åœ¨å¯ä»¥æŠ•å…¥ç”Ÿäº§ä½¿ç”¨ï¼")
    elif passed >= total - 1:
        print("\nâš ï¸ ç³»ç»ŸåŸºæœ¬æ­£å¸¸ï¼Œä»…æœ‰ä¸ªåˆ«ç»„ä»¶éœ€è¦å¾®è°ƒã€‚")
    else:
        print("\nâŒ ç³»ç»Ÿä»æœ‰é‡è¦é—®é¢˜éœ€è¦è§£å†³ã€‚")
    
    return passed >= total - 1  # å…è®¸ä¸€ä¸ªæµ‹è¯•å¤±è´¥

if __name__ == "__main__":
    success = asyncio.run(main())
    sys.exit(0 if success else 1)