$date
  Mon Aug  5 23:20:51 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module decoder_3to8_dataflow_tb $end
$var reg 3 ! x[2:0] $end
$var reg 8 " y[7:0] $end
$var reg 3 # count[2:0] $end
$scope module dut $end
$var reg 3 $ x[2:0] $end
$var reg 8 % y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00000001 "
b000 #
b000 $
b00000001 %
#5000000
#15000000
b001 #
#20000000
b001 !
b00000010 "
b001 $
b00000010 %
#30000000
b010 #
#35000000
b010 !
b00000100 "
b010 $
b00000100 %
#45000000
b011 #
#50000000
b011 !
b00001000 "
b011 $
b00001000 %
#60000000
b100 #
#65000000
b100 !
b00010000 "
b100 $
b00010000 %
#75000000
b101 #
#80000000
b101 !
b00100000 "
b101 $
b00100000 %
#90000000
b110 #
#95000000
b110 !
b01000000 "
b110 $
b01000000 %
#105000000
b111 #
#110000000
b111 !
b10000000 "
b111 $
b10000000 %
#120000000
b000 #
