<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CCMN (register) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CCMN (register)</h2><p>Conditional compare negative (register)</p>
      <p class="aml">This instruction sets the value of the condition flags to
the result of the comparison of a register value and the inverse of another
register value if the condition is TRUE, and an immediate value otherwise.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td colspan="5" class="lr">Rm</td><td colspan="4" class="lr">cond</td><td class="lr">0</td><td class="lr">0</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">nzcv</td></tr><tr class="secondrow"><td/><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="8"/><td colspan="5"/><td colspan="4"/><td/><td class="droppedname">o2</td><td colspan="5"/><td class="droppedname">o3</td><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="CCMN_32_condcmp_reg"/>
        Applies when
        <span class="bitdiff"> (sf == 0)</span><p class="asm-code">CCMN  <a href="#WnOrWZR__3" title="Is the 32-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Wn&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, #<a href="#nzcv" title="Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the &quot;nzcv&quot; field.">&lt;nzcv&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="CCMN_64_condcmp_reg"/>
        Applies when
        <span class="bitdiff"> (sf == 1)</span><p class="asm-code">CCMN  <a href="#XnOrXZR__12" title="Is the 64-bit name of the first general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>, <a href="#XmOrXZR__4" title="Is the 64-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, #<a href="#nzcv" title="Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the &quot;nzcv&quot; field.">&lt;nzcv&gt;</a>, <a href="#cond_option" title="Is one of the standard conditions, encoded in the standard way, and ">&lt;cond&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">let n : integer{} = UInt(Rn);
let m : integer{} = UInt(Rm);
let datasize : integer{} = 32 &lt;&lt; UInt(sf);
let condition : bits(4) = cond;
var flags : bits(4) = nzcv;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn&gt;</td><td><a id="WnOrWZR__3"/>
        
          <p class="aml">Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm&gt;</td><td><a id="WmOrWZR__2"/>
        
          <p class="aml">Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;nzcv&gt;</td><td><a id="nzcv"/>
        
          <p class="aml">Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;cond&gt;</td><td><a id="cond_option"/>
        <p>Is one of the standard conditions, encoded in the standard way, and 
          encoded in
          <q>cond</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">cond</th>
                <th class="symbol">&lt;cond&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol">EQ</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">NE</td>
              </tr>
              <tr>
                <td class="bitfield">0010</td>
                <td class="symbol">CS</td>
              </tr>
              <tr>
                <td class="bitfield">0011</td>
                <td class="symbol">CC</td>
              </tr>
              <tr>
                <td class="bitfield">0100</td>
                <td class="symbol">MI</td>
              </tr>
              <tr>
                <td class="bitfield">0101</td>
                <td class="symbol">PL</td>
              </tr>
              <tr>
                <td class="bitfield">0110</td>
                <td class="symbol">VS</td>
              </tr>
              <tr>
                <td class="bitfield">0111</td>
                <td class="symbol">VC</td>
              </tr>
              <tr>
                <td class="bitfield">1000</td>
                <td class="symbol">HI</td>
              </tr>
              <tr>
                <td class="bitfield">1001</td>
                <td class="symbol">LS</td>
              </tr>
              <tr>
                <td class="bitfield">1010</td>
                <td class="symbol">GE</td>
              </tr>
              <tr>
                <td class="bitfield">1011</td>
                <td class="symbol">LT</td>
              </tr>
              <tr>
                <td class="bitfield">1100</td>
                <td class="symbol">GT</td>
              </tr>
              <tr>
                <td class="bitfield">1101</td>
                <td class="symbol">LE</td>
              </tr>
              <tr>
                <td class="bitfield">1110</td>
                <td class="symbol">AL</td>
              </tr>
              <tr>
                <td class="bitfield">1111</td>
                <td class="symbol">NV</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR__12"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="XmOrXZR__4"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#func_ConditionHolds_1" title="">ConditionHolds</a>(condition) then
    let operand1 : bits(datasize) = X{}(n);
    let operand2 : bits(datasize) = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(m);
    (-, flags) = <a href="shared_pseudocode.html#func_AddWithCarry_4" title="">AddWithCarry</a>{datasize}(operand1, operand2, '0');
end;
PSTATE.[N,Z,C,V] = flags;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
