#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  7 19:08:43 2021
# Process ID: 2536
# Current directory: C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.runs/synth_1
# Command line: vivado.exe -log assign_5a.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source assign_5a.tcl
# Log file: C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.runs/synth_1/assign_5a.vds
# Journal file: C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source assign_5a.tcl -notrace
Command: synth_design -top assign_5a -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.770 ; gain = 244.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'assign_5a' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'assign_5a' (1#1) [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:16]
WARNING: [Synth 8-3917] design assign_5a has port done driven by constant 1
WARNING: [Synth 8-3331] design assign_5a has unconnected port din_valid
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 646.711 ; gain = 317.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 646.711 ; gain = 317.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 646.711 ; gain = 317.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'rahat_reg' in module 'assign_5a'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                              000 |                              000
                       b |                              001 |                              001
                       d |                              010 |                              011
                       e |                              011 |                              100
                       c |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rahat_reg' using encoding 'sequential' in module 'assign_5a'
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 646.711 ; gain = 317.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module assign_5a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design assign_5a has port done driven by constant 1
WARNING: [Synth 8-3331] design assign_5a has unconnected port din_valid
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 821.738 ; gain = 492.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 821.738 ; gain = 492.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 821.738 ; gain = 492.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[7] with 1st driver pin 'count_reg[7]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[7] with 2nd driver pin 'rinti_reg[7]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[6] with 1st driver pin 'count_reg[6]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[6] with 2nd driver pin 'rinti_reg[6]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[5] with 1st driver pin 'count_reg[5]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[5] with 2nd driver pin 'rinti_reg[5]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[4] with 1st driver pin 'count_reg[4]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[4] with 2nd driver pin 'rinti_reg[4]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[3] with 1st driver pin 'count_reg[3]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[3] with 2nd driver pin 'rinti_reg[3]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[2] with 1st driver pin 'count_reg[2]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[2] with 2nd driver pin 'rinti_reg[2]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[1] with 1st driver pin 'count_reg[1]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[1] with 2nd driver pin 'rinti_reg[1]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[0] with 1st driver pin 'count_reg[0]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin count_OBUF[0] with 2nd driver pin 'rinti_reg[0]/Q' [C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.srcs/sources_1/new/assign_5a.vhd:74]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     4|
|5     |LUT4 |     2|
|6     |LUT5 |     2|
|7     |LUT6 |     2|
|8     |FDCE |     3|
|9     |FDRE |     8|
|10    |LD   |     8|
|11    |IBUF |     3|
|12    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 823.676 ; gain = 494.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 5 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 938.332 ; gain = 633.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ALL FPGA/A5- Md_Islam/assign_5a/assign_5a.runs/synth_1/assign_5a.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file assign_5a_utilization_synth.rpt -pb assign_5a_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  7 19:09:23 2021...
