0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v,1612766341,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v,,OV7670_config,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v,1612802953,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v,,OV7670_config_rom,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v,1611886101,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v,,SCCB_interface,,,,,,,,
C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v,1612804665,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v,,camera_configure,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v,1611870795,verilog,,C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v,,BRAM_1_FIFO_wrapper,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v,1612806163,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v,,camera_interface_input,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v,1612310615,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v,,camera_interface_output,,,,,,,,
C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v,1612806167,verilog,,C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v,,camera_interface_top,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v,1612902866,verilog,,C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v,,BRAM_1_FIFO_fifo_generator_0_0,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v,1611870795,verilog,,C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v,,BRAM_1_FIFO,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.sim/sim_1/behav/xsim/glbl.v,1612902869,verilog,,,,glbl,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v,1612803291,verilog,,,,test_tb,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v,1612803750,verilog,,C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v,,test_top,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v,1612583807,verilog,,C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v,,vga_input,,,,,,,,
C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v,1612565167,verilog,,C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v,,vga_timing_generator,,,,,,,,
C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v,1612802775,verilog,,C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v,,master_control,,,,,,,,
