#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Nov 14 12:02:53 2016
# Process ID: 1236
# Log file: C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/vivado.log
# Journal file: C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 742.656 ; gain = 179.695
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Datapath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav'
"xvlog -m64 -prj Datapath_testbench_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alumux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sim_1/new/Datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 58abcc6d1e8e4559b4b10ccf04fa7313 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_testbench_behav xil_defaultlib.Datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port Address [C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port instruction [C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" Line 1. Module Single_Cycle_Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" Line 1. Module Reg2mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" Line 1. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" Line 1. Module datamux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" Line 1. Module movk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" Line 1. Module Single_Cycle_Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" Line 1. Module Reg2mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" Line 1. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" Line 1. Module datamux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" Line 1. Module movk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Reg2mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.alumux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.datamux
Compiling module xil_defaultlib.movk
Compiling module xil_defaultlib.Single_Cycle_Datapath
Compiling module xil_defaultlib.Datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_testbench_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav/xsim.dir/Datapath_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav/xsim.dir/Datapath_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 14 12:03:21 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 14 12:03:21 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_testbench_behav -key {Behavioral:sim_1:Functional:Datapath_testbench} -tclbatch {Datapath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source Datapath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 746.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 12:10:44 2016...
