{
    "1": {
        "name": "compute_add_Pipeline_execute",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "38",
        "total_instructions": "38",
        "calls": "",
        "basicblocks": "5",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "load_input",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "20",
        "total_instructions": "42",
        "calls": "8",
        "basicblocks": "1"
    },
    "3": {
        "name": "entry_proc",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "4",
        "total_instructions": "4",
        "calls": "",
        "basicblocks": "1"
    },
    "4": {
        "name": "compute_add",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "19",
        "total_instructions": "57",
        "calls": "1",
        "basicblocks": "1"
    },
    "5": {
        "name": "store_result",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "21",
        "total_instructions": "43",
        "calls": "6",
        "basicblocks": "1"
    },
    "0": {
        "name": "vmul2",
        "file": "vmul2.cpp",
        "fileloc": "91",
        "instructions": "42",
        "total_instructions": "222",
        "calls": "3 2 7 4 5",
        "basicblocks": "1"
    },
    "6": {
        "name": "store_result_Pipeline_mem_wr",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "22",
        "total_instructions": "22",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "7": {
        "name": "load_input.1",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "34",
        "total_instructions": "34",
        "calls": "",
        "basicblocks": "6",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "8": {
        "name": "load_input_Pipeline_mem_rd",
        "file": "vmul2.cpp",
        "fileloc": "0",
        "instructions": "22",
        "total_instructions": "22",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    }
}
