// Seed: 3140250406
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output tri1  id_3
);
  wor  id_5 = id_1.id_5;
  wire id_6;
  wire id_7;
  reg  id_8;
  reg id_9, id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6
  );
  always #0
    if (0) id_8 <= 1'b0;
    else id_10 <= 1 == id_5;
endmodule
