# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Mar 08 16:09:21 2019


##### DESIGN INFO #######################################################

Top View:                "top_0"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                 Requested     Requested     Clock        Clock                   Clock
Clock                                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------
COREI2C_COREI2CREAL_Z3_0|SCLO_int_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_1     37   
COREI2C_COREI2CREAL_Z3_0|sercon_inferred_clock[3]     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     64   
COREI2C_COREI2CREAL_Z3_1|sercon_inferred_clock[3]     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     64   
top_0|PCLK                                            100.0 MHz     10.000        inferred     Inferred_clkgroup_0     264  
============================================================================================================================
