#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 05 20:36:45 2017
# Process ID: 40480
# Current directory: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34908 D:\Users\Ryan\Documents\ECE369a\lab369a\LAB8-11\DatapathComponents\lab8-11\lab8-11.xpr
# Log file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/vivado.log
# Journal file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
add_wave {{/Processor_tb/u0/Stall}} 
add_wave {{/Processor_tb/u0/DecodeInst}} 
add_wave {{/Processor_tb/u0/MemoryDstAddr}} 
restart
run 20 us
add_wave {{/Processor_tb/u0/BranchOut}} 
add_wave {{/Processor_tb/u0/ExecuteMemRead}} 
run all
restart
run 20 us
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
add_wave {{/Processor_tb/u0/DecodeBranch}} 
restart
run 20 us
add_wave {{/Processor_tb/u0/DecodeBranchCtrl}} 
restart
run 20 us
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
refresh_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
refresh_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
close_sim
close_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
run 20 us
close_sim
close_design
