Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 18:19:04 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                127         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (127)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1268)
5. checking no_input_delay (27)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (127)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: camera_pixel_clock (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: camera_top/cam/camCapture/pixel_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1268)
---------------------------------------------------
 There are 1268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.306       -0.596                      2                  720        0.156        0.000                      0                  720        2.283        0.000                       0                   401  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_1    {0.000 2.783}        5.565           179.688         
  clk_out3_clk_wiz_1    {0.000 19.942}       39.884          25.073          
  clkfbout_clk_wiz_1    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                      5.845        0.000                       0                    10  
  clk_out2_clk_wiz_1         -0.306       -0.596                      2                  186        0.267        0.000                      0                  186        2.283        0.000                       0                    96  
  clk_out3_clk_wiz_1         31.736        0.000                      0                  534        0.156        0.000                      0                  534       18.962        0.000                       0                   291  
  clkfbout_clk_wiz_1                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_1                      
(none)              clk_out3_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out2_clk_wiz_1  
(none)                                  clk_out3_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_1/inst/clk_in1
  To Clock:  clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.306ns,  Total Violation       -0.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 driver1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 3.415ns (64.469%)  route 1.882ns (35.531%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.992 - 5.565 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552     1.552    driver1/clk_out2
    SLICE_X55Y65         FDRE                                         r  driver1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  driver1/count_reg[0]/Q
                         net (fo=5, routed)           0.173     2.181    driver1/count_reg[0]
    SLICE_X54Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.305 r  driver1/PWM_i_66/O
                         net (fo=1, routed)           0.480     2.785    driver1/PWM_i_66_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.365 r  driver1/PWM_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.365    driver1/PWM_reg_i_53_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  driver1/PWM_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.479    driver1/PWM_reg_i_43_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  driver1/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.593    driver1/PWM_reg_i_33_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.707 r  driver1/PWM_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.707    driver1/PWM_reg_i_23_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  driver1/PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.821    driver1/PWM_reg_i_17_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  driver1/PWM_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.935    driver1/PWM_reg_i_11_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.157 r  driver1/PWM_reg_i_6/O[0]
                         net (fo=1, routed)           0.600     4.757    driver1/PWM_reg_i_6_n_7
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.589 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.589    driver1/PWM_reg_i_5_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.706    driver1/PWM_reg_i_3_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.925 r  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.299     6.224    driver1/PWM_reg_i_2_n_7
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.295     6.519 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.330     6.849    driver1/PWM_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.427     6.992    driver1/clk_out2
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.078     7.070    
                         clock uncertainty           -0.098     6.972    
    SLICE_X53Y73         FDRE (Setup_fdre_C_R)       -0.429     6.543    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 driver2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 3.415ns (64.469%)  route 1.882ns (35.531%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 7.004 - 5.565 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.547     1.547    driver2/clk_out2
    SLICE_X55Y80         FDRE                                         r  driver2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 f  driver2/count_reg[0]/Q
                         net (fo=5, routed)           0.173     2.176    driver2/count_reg[0]
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.300 r  driver2/PWM_i_66__0/O
                         net (fo=1, routed)           0.480     2.780    driver2/PWM_i_66__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.360 r  driver2/PWM_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    driver2/PWM_reg_i_53__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.474 r  driver2/PWM_reg_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     3.474    driver2/PWM_reg_i_43__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.588 r  driver2/PWM_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     3.588    driver2/PWM_reg_i_33__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.702 r  driver2/PWM_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     3.702    driver2/PWM_reg_i_23__0_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.816 r  driver2/PWM_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     3.816    driver2/PWM_reg_i_17__0_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.930 r  driver2/PWM_reg_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     3.930    driver2/PWM_reg_i_11__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.152 r  driver2/PWM_reg_i_6__0/O[0]
                         net (fo=1, routed)           0.600     4.752    driver2/PWM_reg_i_6__0_n_7
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     5.584 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.584    driver2/PWM_reg_i_5__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.701 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.701    driver2/PWM_reg_i_3__0_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.920 r  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.299     6.219    driver2/PWM_reg_i_2__0_n_7
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.295     6.514 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.330     6.844    driver2/PWM_i_1__0_n_0
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     7.004    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.078     7.082    
                         clock uncertainty           -0.098     6.984    
    SLICE_X53Y88         FDRE (Setup_fdre_C_R)       -0.429     6.555    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          6.555    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.014ns (22.929%)  route 3.408ns (77.071%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 7.001 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.956     5.973    driver1/SR[0]
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     7.001    driver1/clk_out2
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[1]/C
                         clock pessimism              0.092     7.093    
                         clock uncertainty           -0.098     6.995    
    SLICE_X52Y65         FDRE (Setup_fdre_C_R)       -0.524     6.471    driver1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.014ns (22.929%)  route 3.408ns (77.071%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 7.001 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.956     5.973    driver1/SR[0]
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     7.001    driver1/clk_out2
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[2]/C
                         clock pessimism              0.092     7.093    
                         clock uncertainty           -0.098     6.995    
    SLICE_X52Y65         FDRE (Setup_fdre_C_R)       -0.524     6.471    driver1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.014ns (22.929%)  route 3.408ns (77.071%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 7.001 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.956     5.973    driver1/SR[0]
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     7.001    driver1/clk_out2
    SLICE_X52Y65         FDRE                                         r  driver1/count_reg[3]/C
                         clock pessimism              0.092     7.093    
                         clock uncertainty           -0.098     6.995    
    SLICE_X52Y65         FDRE (Setup_fdre_C_R)       -0.524     6.471    driver1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.014ns (22.992%)  route 3.396ns (77.008%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 7.000 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.944     5.961    driver1/SR[0]
    SLICE_X51Y66         FDRE                                         r  driver1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     7.000    driver1/clk_out2
    SLICE_X51Y66         FDRE                                         r  driver1/count_reg[5]/C
                         clock pessimism              0.092     7.092    
                         clock uncertainty           -0.098     6.994    
    SLICE_X51Y66         FDRE (Setup_fdre_C_R)       -0.429     6.565    driver1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.014ns (22.992%)  route 3.396ns (77.008%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 7.000 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.944     5.961    driver1/SR[0]
    SLICE_X51Y66         FDRE                                         r  driver1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     7.000    driver1/clk_out2
    SLICE_X51Y66         FDRE                                         r  driver1/count_reg[8]/C
                         clock pessimism              0.092     7.092    
                         clock uncertainty           -0.098     6.994    
    SLICE_X51Y66         FDRE (Setup_fdre_C_R)       -0.429     6.565    driver1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.014ns (23.053%)  route 3.384ns (76.947%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 7.001 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.932     5.949    driver1/SR[0]
    SLICE_X51Y65         FDRE                                         r  driver1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     7.001    driver1/clk_out2
    SLICE_X51Y65         FDRE                                         r  driver1/count_reg[4]/C
                         clock pessimism              0.092     7.093    
                         clock uncertainty           -0.098     6.995    
    SLICE_X51Y65         FDRE (Setup_fdre_C_R)       -0.429     6.566    driver1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 1.014ns (23.121%)  route 3.372ns (76.879%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 6.997 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.920     5.937    driver1/SR[0]
    SLICE_X53Y68         FDRE                                         r  driver1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.432     6.997    driver1/clk_out2
    SLICE_X53Y68         FDRE                                         r  driver1/count_reg[14]/C
                         clock pessimism              0.092     7.089    
                         clock uncertainty           -0.098     6.991    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.429     6.562    driver1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 driver1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.565ns  (clk_out2_clk_wiz_1 rise@5.565ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 1.014ns (23.121%)  route 3.372ns (76.879%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 6.997 - 5.565 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.551     1.551    driver1/clk_out2
    SLICE_X52Y66         FDRE                                         r  driver1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  driver1/count_reg[7]/Q
                         net (fo=4, routed)           1.002     3.071    driver1/count_reg[7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.195 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.434     3.628    driver1/A[13]_i_7_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.450     4.202    driver1/A[13]_i_5_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.326 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.567     4.893    driver1/A[13]_i_3_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.017 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.920     5.937    driver1/SR[0]
    SLICE_X53Y68         FDRE                                         r  driver1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      5.565     5.565 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     7.023    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     3.893 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.474    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.565 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.432     6.997    driver1/clk_out2
    SLICE_X53Y68         FDRE                                         r  driver1/count_reg[16]/C
                         clock pessimism              0.092     7.089    
                         clock uncertainty           -0.098     6.991    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.429     6.562    driver1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.554     0.554    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  driver1/count_reg[26]/Q
                         net (fo=3, routed)           0.127     0.844    driver1/count_reg[26]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.954 r  driver1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.954    driver1/count_reg[24]_i_1_n_5
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.134     0.688    driver1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 driver1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.554     0.554    driver1/clk_out2
    SLICE_X54Y71         FDRE                                         r  driver1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  driver1/count_reg[22]/Q
                         net (fo=3, routed)           0.139     0.856    driver1/count_reg[22]
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.966 r  driver1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.966    driver1/count_reg[20]_i_1_n_5
    SLICE_X54Y71         FDRE                                         r  driver1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.822     0.822    driver1/clk_out2
    SLICE_X54Y71         FDRE                                         r  driver1/count_reg[22]/C
                         clock pessimism             -0.269     0.554    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.134     0.688    driver1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 driver2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            driver2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.561     0.561    driver2/clk_out2
    SLICE_X54Y87         FDRE                                         r  driver2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  driver2/count_reg[26]/Q
                         net (fo=3, routed)           0.139     0.863    driver2/count_reg[26]
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.973 r  driver2/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.973    driver2/count_reg[24]_i_1__0_n_5
    SLICE_X54Y87         FDRE                                         r  driver2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.830     0.830    driver2/clk_out2
    SLICE_X54Y87         FDRE                                         r  driver2/count_reg[26]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.134     0.695    driver2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.681%)  route 0.125ns (31.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.554     0.554    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  driver1/count_reg[26]/Q
                         net (fo=3, routed)           0.125     0.843    driver1/count_reg[26]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.953 r  driver1/A[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.953    A[8]
    SLICE_X55Y71         FDRE                                         r  A[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.822     0.822    clk_out180Mhz
    SLICE_X55Y71         FDRE                                         r  A[8]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.105     0.673    A[8]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.294%)  route 0.127ns (31.706%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.554     0.554    driver1/clk_out2
    SLICE_X54Y71         FDRE                                         r  driver1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  driver1/count_reg[22]/Q
                         net (fo=3, routed)           0.127     0.845    driver1/count_reg[22]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.955 r  driver1/A[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.955    A[4]
    SLICE_X55Y70         FDRE                                         r  A[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.823     0.823    clk_out180Mhz
    SLICE_X55Y70         FDRE                                         r  A[4]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.105     0.674    A[4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 driver2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.283%)  route 0.127ns (31.717%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.561     0.561    driver2/clk_out2
    SLICE_X54Y87         FDRE                                         r  driver2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  driver2/count_reg[26]/Q
                         net (fo=3, routed)           0.127     0.852    driver2/count_reg[26]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.962 r  driver2/A[10]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.962    driver2_n_7
    SLICE_X55Y86         FDRE                                         r  A[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.829     0.829    clk_out180Mhz
    SLICE_X55Y86         FDRE                                         r  A[8]__0/C
                         clock pessimism             -0.255     0.575    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105     0.680    A[8]__0
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.074%)  route 0.129ns (31.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.552     0.552    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  driver1/count_reg[30]/Q
                         net (fo=4, routed)           0.129     0.844    driver1/count_reg[30]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.954 r  driver1/A[13]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.954    A[12]
    SLICE_X55Y72         FDRE                                         r  A[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    clk_out180Mhz
    SLICE_X55Y72         FDRE                                         r  A[12]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.105     0.672    A[12]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 driver2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[4]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.063%)  route 0.129ns (31.937%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.560     0.560    driver2/clk_out2
    SLICE_X54Y86         FDRE                                         r  driver2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  driver2/count_reg[22]/Q
                         net (fo=3, routed)           0.129     0.852    driver2/count_reg[22]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.962 r  driver2/A[6]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.962    driver2_n_11
    SLICE_X55Y85         FDRE                                         r  A[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.829     0.829    clk_out180Mhz
    SLICE_X55Y85         FDRE                                         r  A[4]__0/C
                         clock pessimism             -0.255     0.575    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     0.680    A[4]__0
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 driver2/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.074%)  route 0.129ns (31.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.562     0.562    driver2/clk_out2
    SLICE_X54Y88         FDRE                                         r  driver2/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  driver2/count_reg[30]/Q
                         net (fo=4, routed)           0.129     0.854    driver2/count_reg[30]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.964 r  driver2/A[13]__0_i_2/O[1]
                         net (fo=1, routed)           0.000     0.964    driver2_n_3
    SLICE_X55Y87         FDRE                                         r  A[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.830     0.830    clk_out180Mhz
    SLICE_X55Y87         FDRE                                         r  A[12]__0/C
                         clock pessimism             -0.255     0.576    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105     0.681    A[12]__0
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 driver1/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            A[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.279ns (68.383%)  route 0.129ns (31.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.552     0.552    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  driver1/count_reg[29]/Q
                         net (fo=3, routed)           0.129     0.845    driver1/count_reg[29]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.960 r  driver1/A[13]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.960    A[11]
    SLICE_X55Y72         FDRE                                         r  A[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    clk_out180Mhz
    SLICE_X55Y72         FDRE                                         r  A[11]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.105     0.672    A[11]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 2.783 }
Period(ns):         5.565
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.565       3.410      BUFGCTRL_X0Y2    clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.565       4.316      MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X51Y69     A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X52Y84     A[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y71     A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y86     A[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y72     A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y87     A[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y72     A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.565       4.565      SLICE_X55Y87     A[12]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.565       207.795    MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X51Y69     A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X51Y69     A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X52Y84     A[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X52Y84     A[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y71     A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y71     A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y86     A[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y86     A[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y72     A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y72     A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X51Y69     A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X51Y69     A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X52Y84     A[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X52Y84     A[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y71     A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y71     A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y86     A[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y86     A[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y72     A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.783       2.283      SLICE_X55Y72     A[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.284ns (44.322%)  route 4.125ns (55.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.314 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.404     8.998    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.430    41.314    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[29]/C
                         clock pessimism              0.078    41.392    
                         clock uncertainty           -0.134    41.258    
    SLICE_X10Y69         FDRE (Setup_fdre_C_R)       -0.524    40.734    camera_top/cam/camConfig/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.284ns (44.322%)  route 4.125ns (55.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.314 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.404     8.998    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.430    41.314    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[30]/C
                         clock pessimism              0.078    41.392    
                         clock uncertainty           -0.134    41.258    
    SLICE_X10Y69         FDRE (Setup_fdre_C_R)       -0.524    40.734    camera_top/cam/camConfig/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.284ns (44.322%)  route 4.125ns (55.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.314 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.404     8.998    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.430    41.314    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y69         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[31]/C
                         clock pessimism              0.078    41.392    
                         clock uncertainty           -0.134    41.258    
    SLICE_X10Y69         FDRE (Setup_fdre_C_R)       -0.524    40.734    camera_top/cam/camConfig/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 3.284ns (45.166%)  route 3.987ns (54.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.315 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.265     8.859    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.431    41.315    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[25]/C
                         clock pessimism              0.078    41.393    
                         clock uncertainty           -0.134    41.259    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    40.735    camera_top/cam/camConfig/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 3.284ns (45.166%)  route 3.987ns (54.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.315 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.265     8.859    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.431    41.315    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[26]/C
                         clock pessimism              0.078    41.393    
                         clock uncertainty           -0.134    41.259    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    40.735    camera_top/cam/camConfig/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 3.284ns (45.166%)  route 3.987ns (54.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.315 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.265     8.859    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.431    41.315    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[27]/C
                         clock pessimism              0.078    41.393    
                         clock uncertainty           -0.134    41.259    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    40.735    camera_top/cam/camConfig/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 3.284ns (45.166%)  route 3.987ns (54.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.315 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.265     8.859    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.431    41.315    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y68         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[28]/C
                         clock pessimism              0.078    41.393    
                         clock uncertainty           -0.134    41.259    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    40.735    camera_top/cam/camConfig/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             32.026ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 3.284ns (46.107%)  route 3.839ns (53.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.317 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.117     8.711    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.433    41.317    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[21]/C
                         clock pessimism              0.078    41.395    
                         clock uncertainty           -0.134    41.261    
    SLICE_X10Y67         FDRE (Setup_fdre_C_R)       -0.524    40.737    camera_top/cam/camConfig/config_1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         40.737    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 32.026    

Slack (MET) :             32.026ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 3.284ns (46.107%)  route 3.839ns (53.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.317 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.117     8.711    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.433    41.317    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[22]/C
                         clock pessimism              0.078    41.395    
                         clock uncertainty           -0.134    41.261    
    SLICE_X10Y67         FDRE (Setup_fdre_C_R)       -0.524    40.737    camera_top/cam/camConfig/config_1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         40.737    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 32.026    

Slack (MET) :             32.026ns  (required time - arrival time)
  Source:                 camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.884ns  (clk_out3_clk_wiz_1 rise@39.884ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 3.284ns (46.107%)  route 3.839ns (53.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.317 - 39.884 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.588     1.588    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.042 f  camera_top/cam/camConfig/rom1/dout_reg/DOADO[0]
                         net (fo=5, routed)           1.373     5.415    camera_top/cam/camConfig/rom1/DOADO[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.148     5.563 r  camera_top/cam/camConfig/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.900     6.463    camera_top/cam/camConfig/rom1/dout_reg_2
    SLICE_X9Y66          LUT5 (Prop_lut5_I3_O)        0.356     6.819 r  camera_top/cam/camConfig/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.449     7.268    camera_top/cam/camConfig/rom1/FSM_state_reg[1]
    SLICE_X9Y66          LUT6 (Prop_lut6_I0_O)        0.326     7.594 r  camera_top/cam/camConfig/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.117     8.711    camera_top/cam/camConfig/config_1/timer_reg[1]_0
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     39.884    39.884 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    39.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    41.341    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.212 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    39.793    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.884 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.433    41.317    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X10Y67         FDRE                                         r  camera_top/cam/camConfig/config_1/timer_reg[23]/C
                         clock pessimism              0.078    41.395    
                         clock uncertainty           -0.134    41.261    
    SLICE_X10Y67         FDRE (Setup_fdre_C_R)       -0.524    40.737    camera_top/cam/camConfig/config_1/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         40.737    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                 32.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.778%)  route 0.229ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.229     0.952    camera_top/cam/camConfig/rom1/rom_addr[5]
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.867     0.867    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.254     0.613    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.796    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.785%)  route 0.253ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X9Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.253     0.954    camera_top/cam/camConfig/rom1/rom_addr[1]
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.867     0.867    camera_top/cam/camConfig/rom1/clk_out3
    RAMB18_X0Y26         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.254     0.613    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.796    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X9Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.111     0.811    camera_top/cam/camConfig/config_1/rom_addr[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.045     0.856 r  camera_top/cam/camConfig/config_1/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.856    camera_top/cam/camConfig/config_1/rom_addr[5]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.827     0.827    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.121     0.694    camera_top/cam/camConfig/config_1/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.585     0.585    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X7Y67          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.112     0.838    camera_top/cam/camConfig/SCCB1/latched_address_reg[7]_0[7]
    SLICE_X6Y67          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.854     0.854    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X6Y67          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[7]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.076     0.674    camera_top/cam/camConfig/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.192%)  route 0.113ns (37.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.584     0.584    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X4Y68          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.113     0.838    camera_top/cam/camConfig/SCCB1/tx_byte[1]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.883 r  camera_top/cam/camConfig/SCCB1/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.883    camera_top/cam/camConfig/SCCB1/tx_byte[2]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.855     0.855    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X3Y67          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091     0.713    camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.758%)  route 0.142ns (43.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.585     0.585    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y19          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.142     0.867    vga_to_hdmi/inst/encb/p_0_in0_in
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.912 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.912    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X2Y19          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.856     0.856    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120     0.742    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X9Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.133     0.833    camera_top/cam/camConfig/config_1/rom_addr[1]
    SLICE_X8Y65          LUT5 (Prop_lut5_I1_O)        0.048     0.881 r  camera_top/cam/camConfig/config_1/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.881    camera_top/cam/camConfig/config_1/rom_addr[4]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.827     0.827    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[4]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.131     0.704    camera_top/cam/camConfig/config_1/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/config_1/rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X9Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.133     0.833    camera_top/cam/camConfig/config_1/rom_addr[1]
    SLICE_X8Y65          LUT4 (Prop_lut4_I2_O)        0.045     0.878 r  camera_top/cam/camConfig/config_1/rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.878    camera_top/cam/camConfig/config_1/rom_addr[3]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.827     0.827    camera_top/cam/camConfig/config_1/clk_out3
    SLICE_X8Y65          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[3]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.120     0.693    camera_top/cam/camConfig/config_1/rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.586     0.586    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X6Y18          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.101     0.851    vga_to_hdmi/inst/encb/c0_q
    SLICE_X5Y19          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.854     0.854    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y19          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.255     0.599    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.066     0.665    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/cam/camConfig/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.589     0.589    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X2Y65          FDRE                                         r  camera_top/cam/camConfig/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  camera_top/cam/camConfig/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.082     0.835    camera_top/cam/camConfig/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  camera_top/cam/camConfig/SCCB1/FSM_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.880    camera_top/cam/camConfig/SCCB1/FSM_state_0[1]
    SLICE_X3Y65          FDRE                                         r  camera_top/cam/camConfig/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.857     0.857    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X3Y65          FDRE                                         r  camera_top/cam/camConfig/SCCB1/FSM_state_reg[1]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.091     0.693    camera_top/cam/camConfig/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 19.942 }
Period(ns):         39.884
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.884      37.308     RAMB18_X0Y26     camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.884      37.729     BUFGCTRL_X0Y0    clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.884      38.217     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       39.884      173.476    MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y18      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y18      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X2Y21      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y18      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y18      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.942      18.962     SLICE_X6Y23      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1210 Endpoints
Min Delay          1210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 0.890ns (10.535%)  route 7.558ns (89.465%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.472     8.448    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 0.890ns (10.801%)  route 7.350ns (89.199%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.264     8.240    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 0.890ns (11.328%)  route 6.967ns (88.672%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.880     7.857    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 0.890ns (11.945%)  route 6.561ns (88.055%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.475     7.451    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 0.890ns (12.123%)  route 6.452ns (87.877%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.365     7.342    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/frame/inAddress1/CED
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 1.690ns (23.070%)  route 5.635ns (76.930%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.279     4.721    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.845 r  camera_top/cam/camCapture/inAddress1_i_12/O
                         net (fo=1, routed)           1.373     6.218    camera_top/cam/camCapture/inAddress1_i_12_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.342 r  camera_top/cam/camCapture/inAddress1_i_1/O
                         net (fo=10, routed)          0.983     7.325    camera_top/frame/inAddress1_0[0]
    DSP48_X1Y6           DSP48E1                                      r  camera_top/frame/inAddress1/CED
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 0.890ns (12.199%)  route 6.406ns (87.801%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.320     7.296    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 0.890ns (12.238%)  route 6.382ns (87.762%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.296     7.272    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 0.890ns (12.311%)  route 6.339ns (87.689%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.253     7.229    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 0.890ns (12.321%)  route 6.333ns (87.679%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[8]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[8]/Q
                         net (fo=4, routed)           0.877     1.395    camera_top/cam/camCapture/outY[8]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.519 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.590     2.109    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.619     2.852    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.976 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.247     7.223    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/outPixel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=4, routed)           0.085     0.226    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.271 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.271    camera_top/frame/outputPixel[0]
    SLICE_X10Y24         FDRE                                         r  camera_top/frame/outPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/outPixel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=4, routed)           0.087     0.228    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    camera_top/frame/outputPixel[3]
    SLICE_X10Y24         FDRE                                         r  camera_top/frame/outPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/Q
                         net (fo=1, routed)           0.113     0.277    camera_top/cam/camCapture/firstHalfPixel[5]
    SLICE_X31Y28         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[2]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[2]/Q
                         net (fo=9, routed)           0.094     0.258    camera_top/cam/camCapture/out[2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I3_O)        0.048     0.306 r  camera_top/cam/camCapture/hIdx[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    camera_top/cam/camCapture/p_0_in__0[3]
    SLICE_X55Y15         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/outPixel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=4, routed)           0.121     0.262    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.307 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.307    camera_top/frame/outputPixel[1]
    SLICE_X10Y24         FDRE                                         r  camera_top/frame/outPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/outPixel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=4, routed)           0.125     0.266    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.311    camera_top/frame/outputPixel[2]
    SLICE_X10Y24         FDRE                                         r  camera_top/frame/outPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.325    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X32Y27         FDRE                                         r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/Q
                         net (fo=1, routed)           0.170     0.334    camera_top/cam/camCapture/firstHalfPixel[4]
    SLICE_X31Y27         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    camera_top/cam/camCapture/firstHalfPixel[0]
    SLICE_X31Y28         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.875%)  route 0.204ns (59.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE                         0.000     0.000 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.204     0.345    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X33Y28         FDRE                                         r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.403ns (49.803%)  route 4.438ns (50.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.556     1.556    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.419     1.975 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           4.438     6.413    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.984    10.396 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000    10.396    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.314ns  (logic 4.414ns (53.095%)  route 3.900ns (46.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.541     1.541    driver1/clk_out2
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.419     1.960 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           3.900     5.860    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.995     9.855 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     9.855    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.330ns (47.957%)  route 1.444ns (52.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.552     0.552    driver1/clk_out2
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           1.444     2.123    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.202     3.326 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.319ns (44.749%)  route 1.629ns (55.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.562     0.562    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.629     2.318    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.191     3.509 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     3.509    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_1
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_1'  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 3.624ns (44.121%)  route 4.590ns (55.879%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 fall edge)
                                                     19.942    19.942 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.942 f  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575    21.517    clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    18.185 f  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    19.846    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.942 f  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         2.929    22.871    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.528    26.399 f  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000    26.399    camera_clock
    H17                                                               f  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.986ns (68.072%)  route 1.870ns (31.928%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.621     1.621    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X3Y64          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     2.077 f  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           1.870     3.947    i2c_scl_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     7.477 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     7.477    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 4.030ns (69.450%)  route 1.773ns (30.550%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.621     1.621    camera_top/cam/camConfig/SCCB1/clk_out3
    SLICE_X2Y64          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     2.139 f  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.773     3.912    i2c_sda_TRI
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.512     7.423 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.423    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[0]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_153
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[10]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_143
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_142
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[12]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_141
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[13]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_140
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[14]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_139
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/frame/outAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/PCIN[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.651     1.651    camera_top/frame/clk_out3
    DSP48_X0Y6           DSP48E1                                      r  camera_top/frame/outAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      5.515     7.166 r  camera_top/frame/outAddress1/PCOUT[15]
                         net (fo=1, routed)           0.002     7.168    camera_top/frame/outAddress1_n_138
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.625%)  route 0.224ns (61.375%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X11Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/display/vga_control/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.224     0.925    camera_top/frame/outAddress_reg_0[8]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.861%)  route 0.231ns (62.139%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X11Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_top/display/vga_control/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.231     0.932    camera_top/frame/outAddress_reg_0[7]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.128ns (33.277%)  route 0.257ns (66.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.562     0.562    camera_top/display/vga_control/clk_out3
    SLICE_X13Y15         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  camera_top/display/vga_control/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.257     0.946    camera_top/frame/outAddress_reg_0[1]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.141ns (32.833%)  route 0.288ns (67.167%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.562     0.562    camera_top/display/vga_control/clk_out3
    SLICE_X13Y15         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  camera_top/display/vga_control/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.288     0.991    camera_top/frame/outAddress_reg_0[0]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.128ns (29.412%)  route 0.307ns (70.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X11Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  camera_top/display/vga_control/hcounter_reg[9]/Q
                         net (fo=8, routed)           0.307     0.995    camera_top/frame/outAddress_reg_0[9]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.164ns (36.592%)  route 0.284ns (63.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X10Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_top/display/vga_control/hcounter_reg[3]/Q
                         net (fo=10, routed)          0.284     1.008    camera_top/frame/outAddress_reg_0[3]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.081%)  route 0.313ns (68.919%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.561     0.561    camera_top/display/vga_control/clk_out3
    SLICE_X11Y16         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  camera_top/display/vga_control/hcounter_reg[5]/Q
                         net (fo=7, routed)           0.313     1.014    camera_top/frame/outAddress_reg_0[5]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.148ns (32.327%)  route 0.310ns (67.673%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X10Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  camera_top/display/vga_control/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.310     1.017    camera_top/frame/outAddress_reg_0[4]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.148ns (30.523%)  route 0.337ns (69.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X10Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  camera_top/display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.337     1.044    camera_top/frame/outAddress_reg_0[2]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/display/vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Destination:            camera_top/frame/outAddress_reg/B[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.164ns (24.421%)  route 0.508ns (75.579%))
  Logic Levels:           0  
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.560     0.560    camera_top/display/vga_control/clk_out3
    SLICE_X10Y17         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_top/display/vga_control/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.508     1.231    camera_top/frame/outAddress_reg_0[6]
    DSP48_X0Y7           DSP48E1                                      r  camera_top/frame/outAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575    21.575    clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.759ns  (logic 7.151ns (66.465%)  route 3.608ns (33.535%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.823     3.163    sw_i_IBUF[13]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841     7.004 r  p_1_out__0/P[0]
                         net (fo=1, routed)           1.156     8.160    driver2/P[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  driver2/PWM_i_65__0/O
                         net (fo=1, routed)           0.000     8.284    driver2/PWM_i_65__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.797 r  driver2/PWM_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    driver2/PWM_reg_i_52__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  driver2/PWM_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    driver2/PWM_reg_i_42__0_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  driver2/PWM_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000     9.031    driver2/PWM_reg_i_32__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  driver2/PWM_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.148    driver2/PWM_reg_i_22__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    driver2/PWM_reg_i_16__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.382    driver2/PWM_reg_i_10__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.499    driver2/PWM_reg_i_5__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.616    driver2/PWM_reg_i_3__0_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.835 r  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.299    10.134    driver2/PWM_reg_i_2__0_n_7
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.295    10.429 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.330    10.759    driver2/PWM_i_1__0_n_0
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     1.439    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.618ns  (logic 7.147ns (67.313%)  route 3.471ns (32.687%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.686     3.022    sw_i_IBUF[7]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841     6.863 r  p_1_out/P[0]
                         net (fo=1, routed)           1.156     8.019    driver1/P[0]
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.143 r  driver1/PWM_i_65/O
                         net (fo=1, routed)           0.000     8.143    driver1/PWM_i_65_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.656 r  driver1/PWM_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.656    driver1/PWM_reg_i_52_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.773 r  driver1/PWM_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.773    driver1/PWM_reg_i_42_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.890 r  driver1/PWM_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.890    driver1/PWM_reg_i_32_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.007 r  driver1/PWM_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.007    driver1/PWM_reg_i_22_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.124 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.124    driver1/PWM_reg_i_16_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.241 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    driver1/PWM_reg_i_10_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.358 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.358    driver1/PWM_reg_i_5_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.475 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.475    driver1/PWM_reg_i_3_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.694 r  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.299     9.992    driver1/PWM_reg_i_2_n_7
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.295    10.287 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.330    10.618    driver1/PWM_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.427     1.427    driver1/clk_out2
    SLICE_X53Y73         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.564ns (27.006%)  route 4.229ns (72.994%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.955     5.793    driver2/SR[0]
    SLICE_X51Y81         FDRE                                         r  driver2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.432     1.432    driver2/clk_out2
    SLICE_X51Y81         FDRE                                         r  driver2/count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.564ns (27.006%)  route 4.229ns (72.994%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.955     5.793    driver2/SR[0]
    SLICE_X51Y81         FDRE                                         r  driver2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.432     1.432    driver2/clk_out2
    SLICE_X51Y81         FDRE                                         r  driver2/count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.564ns (27.053%)  route 4.219ns (72.947%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.945     5.783    driver2/SR[0]
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.431     1.431    driver2/clk_out2
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.564ns (27.053%)  route 4.219ns (72.947%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.945     5.783    driver2/SR[0]
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.431     1.431    driver2/clk_out2
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.564ns (27.053%)  route 4.219ns (72.947%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.945     5.783    driver2/SR[0]
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.431     1.431    driver2/clk_out2
    SLICE_X52Y80         FDRE                                         r  driver2/count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 1.564ns (27.102%)  route 4.208ns (72.898%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.935     5.773    driver2/SR[0]
    SLICE_X51Y80         FDRE                                         r  driver2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.431     1.431    driver2/clk_out2
    SLICE_X51Y80         FDRE                                         r  driver2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.564ns (27.125%)  route 4.203ns (72.875%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.930     5.768    driver2/SR[0]
    SLICE_X52Y83         FDRE                                         r  driver2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     1.435    driver2/clk_out2
    SLICE_X52Y83         FDRE                                         r  driver2/count_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.564ns (27.125%)  route 4.203ns (72.875%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.656     3.973    driver2/reset_rtl_0_IBUF
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.097 r  driver2/A[13]__0_i_4/O
                         net (fo=2, routed)           0.617     4.714    driver2/A[13]__0_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124     4.838 r  driver2/A[13]__0_i_1/O
                         net (fo=46, routed)          0.930     5.768    driver2/SR[0]
    SLICE_X53Y83         FDRE                                         r  driver2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     1.435    driver2/clk_out2
    SLICE_X53Y83         FDRE                                         r  driver2/count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.484ns (29.643%)  route 1.148ns (70.357%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.232     1.631    driver1/SR[0]
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.819     0.819    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[28]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.484ns (29.643%)  route 1.148ns (70.357%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.232     1.631    driver1/SR[0]
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.819     0.819    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[29]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.484ns (29.643%)  route 1.148ns (70.357%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.232     1.631    driver1/SR[0]
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.819     0.819    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[30]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.484ns (29.643%)  route 1.148ns (70.357%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.232     1.631    driver1/SR[0]
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.819     0.819    driver1/clk_out2
    SLICE_X54Y73         FDRE                                         r  driver1/count_reg[31]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            A[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1_n_1
    SLICE_X55Y72         FDRE                                         r  A[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    clk_out180Mhz
    SLICE_X55Y72         FDRE                                         r  A[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            A[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1_n_1
    SLICE_X55Y72         FDRE                                         r  A[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    clk_out180Mhz
    SLICE_X55Y72         FDRE                                         r  A[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            A[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1_n_1
    SLICE_X55Y72         FDRE                                         r  A[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    clk_out180Mhz
    SLICE_X55Y72         FDRE                                         r  A[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1/SR[0]
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[24]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1/SR[0]
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[25]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@2.783ns period=5.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.484ns (29.340%)  route 1.165ns (70.660%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           0.734     1.128    driver1/reset_rtl_0_IBUF
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.182     1.354    driver1/A[13]_i_4_n_0
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.249     1.648    driver1/SR[0]
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.821     0.821    driver1/clk_out2
    SLICE_X54Y72         FDRE                                         r  driver1/count_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.850ns  (logic 1.440ns (16.276%)  route 7.410ns (83.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.686     8.850    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X6Y25          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.500     1.500    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y25          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.843ns  (logic 1.440ns (16.289%)  route 7.403ns (83.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.680     8.843    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.530ns  (logic 1.440ns (16.887%)  route 7.089ns (83.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.366     8.530    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y25          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.500     1.500    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y25          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.347ns  (logic 1.440ns (17.258%)  route 6.907ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.183     8.347    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y24          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.500     1.500    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.440ns (17.566%)  route 6.760ns (82.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.037     8.201    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.440ns (17.566%)  route 6.760ns (82.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.037     8.201    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.440ns (17.566%)  route 6.760ns (82.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.037     8.201    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.440ns (17.566%)  route 6.760ns (82.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.037     8.201    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.196ns  (logic 1.440ns (17.575%)  route 6.756ns (82.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.032     8.196    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.196ns  (logic 1.440ns (17.575%)  route 6.756ns (82.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=4, routed)           2.723     4.040    vga_to_hdmi/inst/encr/rst
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.164 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.032     8.196    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457     1.457    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    -1.672 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -0.091    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.892%)  route 0.468ns (69.108%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[1]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[1]/Q
                         net (fo=1, routed)           0.195     0.359    camera_top/display/vga_control/hdmi_tmds_clk_p[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.404 r  camera_top/display/vga_control/vga_to_hdmi_i_4/O
                         net (fo=3, routed)           0.272     0.677    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.849     0.849    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.646%)  route 0.473ns (69.354%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[1]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[1]/Q
                         net (fo=1, routed)           0.195     0.359    camera_top/display/vga_control/hdmi_tmds_clk_p[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.404 r  camera_top/display/vga_control/vga_to_hdmi_i_4/O
                         net (fo=3, routed)           0.278     0.682    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.851     0.851    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.252%)  route 0.505ns (70.748%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[2]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[2]/Q
                         net (fo=1, routed)           0.194     0.358    camera_top/display/vga_control/hdmi_tmds_clk_p[2]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.403 r  camera_top/display/vga_control/vga_to_hdmi_i_3/O
                         net (fo=3, routed)           0.311     0.714    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.851     0.851    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.768%)  route 0.517ns (71.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[2]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[2]/Q
                         net (fo=1, routed)           0.194     0.358    camera_top/display/vga_control/hdmi_tmds_clk_p[2]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.403 r  camera_top/display/vga_control/vga_to_hdmi_i_3/O
                         net (fo=3, routed)           0.323     0.726    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.849     0.849    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.441%)  route 0.526ns (71.559%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[1]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[1]/Q
                         net (fo=1, routed)           0.195     0.359    camera_top/display/vga_control/hdmi_tmds_clk_p[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.404 r  camera_top/display/vga_control/vga_to_hdmi_i_4/O
                         net (fo=3, routed)           0.331     0.735    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.856%)  route 0.569ns (73.144%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[2]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[2]/Q
                         net (fo=1, routed)           0.194     0.358    camera_top/display/vga_control/hdmi_tmds_clk_p[2]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.403 r  camera_top/display/vga_control/vga_to_hdmi_i_3/O
                         net (fo=3, routed)           0.375     0.778    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.208ns (25.341%)  route 0.613ns (74.659%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[3]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[3]/Q
                         net (fo=1, routed)           0.336     0.500    camera_top/display/vga_control/hdmi_tmds_clk_p[3]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.044     0.544 r  camera_top/display/vga_control/vga_to_hdmi_i_2/O
                         net (fo=3, routed)           0.277     0.821    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.849     0.849    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.208ns (24.233%)  route 0.650ns (75.767%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[0]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[0]/Q
                         net (fo=1, routed)           0.335     0.499    camera_top/display/vga_control/hdmi_tmds_clk_p[0]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.044     0.543 r  camera_top/display/vga_control/vga_to_hdmi_i_5/O
                         net (fo=3, routed)           0.315     0.858    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.849     0.849    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.208ns (22.642%)  route 0.711ns (77.358%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[3]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[3]/Q
                         net (fo=1, routed)           0.336     0.500    camera_top/display/vga_control/hdmi_tmds_clk_p[3]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.044     0.544 r  camera_top/display/vga_control/vga_to_hdmi_i_2/O
                         net (fo=3, routed)           0.375     0.919    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.851     0.851    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y22          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 camera_top/frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@19.942ns period=39.884ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.208ns (21.410%)  route 0.764ns (78.590%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE                         0.000     0.000 r  camera_top/frame/outPixel_reg[3]/C
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/frame/outPixel_reg[3]/Q
                         net (fo=1, routed)           0.336     0.500    camera_top/display/vga_control/hdmi_tmds_clk_p[3]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.044     0.544 r  camera_top/display/vga_control/vga_to_hdmi_i_2/O
                         net (fo=3, routed)           0.427     0.972    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=291, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK





