/*
 * Copyright (c) 2014 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _G3DKMD_IOMMU_REG_H_
#define _G3DKMD_IOMMU_REG_H_

/**********************************************************************************************************/
/*  */
#define REG_MMU_PT_BASE_ADDR                0x0000
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_BASE_ADDR                       0xFFFFFF80
#define SFT_BASE_ADDR                       7

/**********************************************************************************************************/
/*  */
#define REG_MMU_PT_BASE_ADDR_SEC            0x0004
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_BASE_ADDR_SEC                   0xFFFFFF80
#define SFT_BASE_ADDR_SEC                   7

/**********************************************************************************************************/
/*  */
#define REG_MMU_INVALIDATE                  0x0020
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_ALL_INVLD                       0x00000002
#define SFT_ALL_INVLD                       1
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RANGE_INVLD                     0x00000001
#define SFT_RANGE_INVLD                     0

/**********************************************************************************************************/
/*  */
#define REG_MMU_INVLD_START_A               0x0024
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RANGE_IVD_START_ADDR            0xFFFFF000
#define SFT_RANGE_IVD_START_ADDR            12

/**********************************************************************************************************/
/*  */
#define REG_MMU_INVLD_END_A                 0x0028
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RANGE_IVD_END_ADDR              0xFFFFF000
#define SFT_RANGE_IVD_END_ADDR              12

/**********************************************************************************************************/
/*  */
#define REG_MMU_INV_SEL                     0x0038
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_INVLD_EN1                       0x00000002
#define SFT_INVLD_EN1                       1
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_INVLD_EN0                       0x00000001
#define SFT_INVLD_EN0                       0

/**********************************************************************************************************/
/*  */
#define REG_MMU_PRIORITY                    0x004C
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RS_FULL_ULTRA_EN                0x00000004
#define SFT_RS_FULL_ULTRA_EN                2
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_AUTO_PF_ULTRA                   0x00000002
#define SFT_AUTO_PF_ULTRA                   1
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_TABLE_WALK_ULTRA                0x00000001
#define SFT_TABLE_WALK_ULTRA                0

/**********************************************************************************************************/
/*  */
#define REG_MMU_DCM_DIS                     0x0050
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MTLB_LOGIC_DCM                  0x00000040
#define SFT_MTLB_LOGIC_DCM                  6
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RS_ENTRY_DCM                    0x00000020
#define SFT_RS_ENTRY_DCM                    5
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_FIFO_ENTRY_DCM                  0x00000010
#define SFT_FIFO_ENTRY_DCM                  4
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_SLICE_ENTRY_DCM                 0x00000008
#define SFT_SLICE_ENTRY_DCM                 3
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_ULTRA_SLICE_ENTRY_DCM           0x00000004
#define SFT_ULTRA_SLICE_ENTRY_DCM           2
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_L2_LOGIC_DCM                    0x00000002
#define SFT_L2_LOGIC_DCM                    1
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_TOP_DCM                         0x00000001
#define SFT_TOP_DCM                         0

/**********************************************************************************************************/
/*  */
#define REG_MMU_WR_LEN                      0x0054
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_WRITE_THROTTLING_DIS            0x00000020
#define SFT_WRITE_THROTTLING_DIS            5
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_WRITE_LEN                       0x00000001F
#define SFT_WRITE_LEN                       0

/**********************************************************************************************************/
/*  */
#define REG_MMU_CTRL_REG                    0x0080
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_COHERENCE_EN                    0x00000001
#define SFT_COHERENCE_EN                    0

/**********************************************************************************************************/
/*  */
#define REG_MMU_INT_CONTROL0                    0x0120
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU_INT_CLR                         0x00001000
#define SFT_MMU_INT_CLR                         12
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU_L2_INT_EN                       0x0000007F
#define SFT_MMU_L2_INT_EN                       0

/**********************************************************************************************************/
/*  */
#define REG_MMU_INT_CONTROL1                    0x0124
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU1_MAU_INT_EN                     0x003C0000
#define SFT_MMU1_MAU_INT_EN                     18
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU0_MAU_INT_EN                     0x0003C000
#define SFT_MMU0_MAU_INT_EN                     14
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU1_MTLB_INT_EN                    0x00003F80
#define SFT_MMU1_MTLB_INT_EN                    7
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_MMU0_MTLB_INT_EN                    0x0000007F
#define SFT_MMU0_MTLB_INT_EN                    0

/**********************************************************************************************************/
/*  */
#define REG_MMU_CPE_DONE                    0x012C
/*--------------------------------------------------------------------------------------------------------*/
#define MSK_RANGE_INVAL_DONE                0x00000001
#define SFT_RANGE_INVAL_DONE                0

#endif /* _G3DKMD_IOMMU_REG_H_ */
