---
date: 2024-04-23T11:39
tags: []
---
It allows the DMA controller to 
**transfer 1 data word at a time** after which it must return control of the buses to the CPU
