$date
	Tue Jan 14 16:07:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module muxTest $end
$var wire 1 ! C $end
$var reg 16 " A [15:0] $end
$var reg 4 # B [3:0] $end
$scope module M $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1010101111001101 $
b0 #
b1010101111001101 "
1!
$end
#50000
0!
b1 #
b1 %
#100000
b100 #
b100 %
#150000
1!
b1111 #
b1111 %
#200000
