# Final-Year-Project
Here are some key details about my final year project about how to design an 8-bit ALU Using Open-Source EDA Tools:


**ğŸ”§ 8-bit ALU Design Using Open-Source EDA Tools**
This repository contains the complete RTL-to-GDSII flow for the design and physical implementation of an 8-bit Arithmetic and Logic Unit (ALU) using open-source EDA tools. The project demonstrates how a simple yet essential digital block â€” the ALU â€” can be designed, synthesized, placed, routed, and prepared for fabrication using freely available tools and open-source PDKs.

**ğŸ“Œ Project Overview**
An Arithmetic and Logic Unit (ALU) is a fundamental component of any computing system, responsible for performing basic arithmetic and bitwise operations. In this project, we designed an 8-bit ALU in Verilog HDL that supports various operations like addition, subtraction, bitwise AND, OR, XOR, NOT, logical shifts, and comparisons.

The RTL design is synthesized and physically implemented using a suite of open-source tools including:

**Yosys** â€“ RTL synthesis

**Qflow** â€“ Automated digital synthesis to layout flow

**GrayWolf** â€“ Placement

**Magic** â€“ Layout editing, DRC checking

**OpenSTA**â€“ Static Timing Analysis

**SkyWater 130nm PDK** â€“ Open-source Process Design Kit

**ğŸ“ Whatâ€™s Inside**
alu.v â€“ Verilog code for the 8-bit ALU

testbench.v â€“ Testbench for verifying ALU functionality (optional)

qflow_project/ â€“ Qflow-generated directory containing synthesis, layout, logs, and final GDSII

docs/ â€“ Project report, block diagrams, and flow explanations

README.md â€“ Project overview and setup guide (this file)

**ğŸ”„ Design Flow Summary**
Design the ALU in Verilog

Verify functionality using simulation (Icarus Verilog + GTKWave)

Use Qflow to run the entire back-end flow:

Synthesis with Yosys

Placement with GrayWolf

Routing and DRC using Magic

STA using OpenSTA

GDSII generation for final output

Inspect layout and verify design using Magic and timing reports

**ğŸ“¦ How to Use This Repository**
Clone the repository:

bash
Copy
Edit
git clone https://github.com/yourusername/8bit-ALU-OpenSourceEDA.git
cd 8bit-ALU-OpenSourceEDA
Install Qflow and Dependencies
Use VSDFlow by Kunal Ghosh or follow manual setup instructions.

Place your Verilog file in Qflow's project folder
Run:

bash
Copy
Edit
qflow synthesize place route alu
View results:

Open layout in Magic: magic layout/alu.mag

View GDS: klayout alu.gds

View STA timing reports, logs, and DRC checks in respective folders

**âœ… Final Output**
GDSII layout file ready for fabrication

Timing and DRC-clean design

Fully reusable ALU IP block for SoC projects

**ğŸ¯ Goals Achieved**
RTL-to-GDSII flow using only open-source tools

Understanding of complete VLSI physical design steps

Hands-on layout and timing verification

Insight into real-world chip design and fabrication workflows

**ğŸ‘ Acknowledgements**
VSD (VLSI System Design)

SkyWater Open-Source PDK

Efabless

Open-source communities behind Yosys, Magic, OpenSTA, GrayWolf, Qflow

**ğŸ“˜ License**
This project is licensed for educational and non-commercial use. Feel free to fork and experiment, but please cite or credit this work if reused in your own projects.
