# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uart_testbench_time_synth.v" \
"../../../../../project_8_uart.srcs/sources_1/new/uart_rx.v" \
"../../../../../project_8_uart.srcs/sources_1/new/uart_tx.v" \
"../../../../../project_8_uart.srcs/sim_1/new/uart_testbench.v" \

# Do not sort compile order
nosort
