[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 305 products, 43 sources, 3 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/fpga/src/main/scala/zcu104_new/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/BringupGPIOs.scala, ${BASE}/fpga/src/main/scala/arty/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/FMCUtil.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/Configs.scala, ${BASE}/fpga/src/main/scala/arty/Configs.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/Configs.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/BringupGPIOs.scala, ${BASE}/fpga/src/main/scala/zcu104/FMCUtil.scala, ${BASE}/fpga/src/main/scala/arty/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/Configs.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/BringupGPIOs.scala, ${BASE}/fpga/src/main/scala/arty/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104_new/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/Configs.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/DigitalTop.scala, ${BASE}/fpga/src/main/scala/vcu118/Configs.scala, ${BASE}/fpga/src/main/scala/vcu118/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/Configs.scala, ${BASE}/fpga/src/main/scala/vcu118/FMCUtil.scala, ${BASE}/fpga/src/main/scala/zcu104_new/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/DigitalTop.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/DigitalTop.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/TestHarness.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating '${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar' because ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar (farm(e1222c8207569e0)) != ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar (farm(54d62c87c847f459))[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating '${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar' because ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar (farm(7853e86d9a77bb59)) != ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar (farm(4633bf46ed93769d))[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar, ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar),API Changes: Set(NamesChange(chipyard.iobinders.JTAGChipIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.jtag.Tristate,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.blocks.devices.uart.HasPeripheryUARTModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IBUF,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.EnhancedPin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.clocks.ClockGroupBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellI2CPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGPads,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig.ZCU104MIGIOClocksReset,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.i2c.I2CPort,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.gpio.GPIOPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.Pin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.clocks.ClockBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(chipyard.DigitalTopModule,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellUARTPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.util.HeterogeneousBag,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.jtag.JTAGSignals,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IOBUF,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig_new.zcu104mig_new,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellGPIOPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(testchipip.TSIHostWidgetIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.spi.SPIPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.PULLUP$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(barstools.iocell.chisel.IOCell,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig_new.ZCU104MIGIOClocksReset_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.i2c.HasPeripheryI2CModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.LVDSClock,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.PinCtrl,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.xilinx.artyshell.ArtyShell,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.EnhancedPinCtrl,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.BasePin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.jtag.JTAGPins,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.subsystem.BaseSubsystemModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.uart.UARTPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(testchipip.SerialIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.gpio.HasPeripheryGPIOModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.devices.debug.DebugIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig.zcu104mig,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IOBUF$,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGPads_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGIO_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.spi.HasPeripherySPIModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.devices.debug.SystemJTAGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IBUFG$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyRawModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.jtag.JTAGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyModuleImpLike,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default])))))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe chipyard.iobinders.JTAGChipIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) chipyard.iobinders.JTAGChipIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) chipyard.iobinders.JTAGChipIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.jtag.Tristate has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.jtag.Tristate: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.jtag.Tristate.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly$: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.uart.HasPeripheryUARTModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.uart.HasPeripheryUARTModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.uart.HasPeripheryUARTModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyUARTHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.IBUF has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.IBUF: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.IBUF.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.pinctrl.EnhancedPin has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.pinctrl.EnhancedPin: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.pinctrl.EnhancedPin.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.clocks.ClockGroupBundle has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.clocks.ClockGroupBundle: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.clocks.ClockGroupBundle.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.shell.ShellI2CPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.shell.ShellI2CPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.shell.ShellI2CPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupI2CZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupI2CZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupI2CVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGPads has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGPads: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGPads.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupI2CZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.SysClock2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.zcu104mig.ZCU104MIGIOClocksReset has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.zcu104mig.ZCU104MIGIOClocksReset: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.zcu104mig.ZCU104MIGIOClocksReset.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.i2c.I2CPort has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.i2c.I2CPort: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.i2c.I2CPort.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.gpio.GPIOPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.gpio.GPIOPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.gpio.GPIOPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.pinctrl.Pin has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.pinctrl.Pin: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.pinctrl.Pin.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.clocks.ClockBundle has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.clocks.ClockBundle: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.clocks.ClockBundle.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe chipyard.DigitalTopModule has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) chipyard.DigitalTopModule: Set(chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) chipyard.DigitalTopModule.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTop. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTop_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTop. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.shell.ShellUARTPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.shell.ShellUARTPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.shell.ShellUARTPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupUARTVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupUARTZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupUARTZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.util.HeterogeneousBag has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.util.HeterogeneousBag: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.util.HeterogeneousBag.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.jtag.JTAGSignals has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.jtag.JTAGSignals: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.jtag.JTAGSignals.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.IOBUF has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.IOBUF: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.IOBUF.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.zcu104mig_new.zcu104mig_new has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.zcu104mig_new.zcu104mig_new: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.zcu104mig_new.zcu104mig_new.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupI2CVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.SysClock2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.shell.ShellGPIOPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.shell.ShellGPIOPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.shell.ShellGPIOPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupGPIOVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupGPIOZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupGPIOZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe testchipip.TSIHostWidgetIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) testchipip.TSIHostWidgetIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) testchipip.TSIHostWidgetIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.TSIHostZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupTSIHostVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupI2CZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.TSIHostZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupI2CZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupI2CVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.TSIHostDesignInput. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupTSIHostZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupTSIHostZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.TSIHostVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.TSIHostDesignInput. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.TSIHostDesignInput. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.SPIPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.SPIPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.SPIPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.PULLUP$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.PULLUP$: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.PULLUP$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe barstools.iocell.chisel.IOCell has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) barstools.iocell.chisel.IOCell: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) barstools.iocell.chisel.IOCell.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithDebugResetPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithDebugResetPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.zcu104mig_new.ZCU104MIGIOClocksReset_new has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.zcu104mig_new.ZCU104MIGIOClocksReset_new: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.zcu104mig_new.ZCU104MIGIOClocksReset_new.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.i2c.HasPeripheryI2CModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.i2c.HasPeripheryI2CModuleImp: Set(chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.i2c.HasPeripheryI2CModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithI2CIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.shell.LVDSClock has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.shell.LVDSClock: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.shell.LVDSClock.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.SysClock2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.SysClock2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.SysClock2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.pinctrl.PinCtrl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.pinctrl.PinCtrl: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.pinctrl.PinCtrl.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.shell.xilinx.artyshell.ArtyShell has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(chipyard.fpga.arty.ArtyFPGATestHarness)[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.arty.ArtyFPGATestHarness...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.arty.ArtyFPGATestHarness[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.arty.ArtyFPGATestHarness)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyUARTHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.shell.xilinx.artyshell.ArtyShell.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.ArtyFPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyUARTHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.pinctrl.EnhancedPinCtrl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.pinctrl.EnhancedPinCtrl: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.pinctrl.EnhancedPinCtrl.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.GPIOXilinxPlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.pinctrl.BasePin has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.pinctrl.BasePin: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.pinctrl.BasePin.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.jtag.JTAGPins has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.jtag.JTAGPins: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.jtag.JTAGPins.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.BaseSubsystemModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.BaseSubsystemModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.BaseSubsystemModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.uart.UARTPortIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.uart.UARTPortIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.uart.UARTPortIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyUARTHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe testchipip.SerialIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) testchipip.SerialIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) testchipip.SerialIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.TSIHostZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupTSIHostVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.TSIHostZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupTSIHostZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupTSIHostZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.TSIHostVCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.gpio.HasPeripheryGPIOModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.gpio.HasPeripheryGPIOModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.gpio.HasPeripheryGPIOModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.devices.debug.DebugIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.devices.debug.DebugIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.devices.debug.DebugIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithDebugResetPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.zcu104mig.zcu104mig has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.zcu104mig.zcu104mig: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.zcu104mig.zcu104mig.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.IOBUF$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.IOBUF$: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.IOBUF$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyUARTHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGPads_new has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGPads_new: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGPads_new.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupI2CZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.SysClock2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLBundle has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLBundle: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLBundle.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithTSITLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithGPIOIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithTLIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGIO_new has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGIO_new: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGIO_new.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.HasPeripherySPIModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.HasPeripherySPIModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.HasPeripherySPIModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUARTIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPIIOPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.devices.debug.SystemJTAGIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.devices.debug.SystemJTAGIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.devices.debug.SystemJTAGIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithDebugResetPassthrough. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.LazyModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.LazyModuleImp: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.LazyModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.DDR2VCU118PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.DDR2ZCU104PlacedOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.DDR2ZCU104PlacedOverlay_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.fpgashells.ip.xilinx.IBUFG$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.fpgashells.ip.xilinx.IBUFG$: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.fpgashells.ip.xilinx.IBUFG$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.LazyRawModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.LazyRawModuleImp: Set(chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp, chipyard.fpga.vcu118.VCU118FPGATestHarnessImp, chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp by chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp, chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.vcu118.VCU118FPGATestHarnessImp...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.vcu118.VCU118FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp by chipyard.fpga.vcu118.VCU118FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp, chipyard.fpga.vcu118.VCU118FPGATestHarnessImp)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new by chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new, chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupTSIHost. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupI2C. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.WithBringupGPIO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithUART. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithDDRMem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.WithSPISDCard. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.LazyRawModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.jtag.JTAGIO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.jtag.JTAGIO: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.jtag.JTAGIO.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyResetHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.WithArtyJTAGHarnessBinder. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.LazyModuleImpLike has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(_suggestNameCheck,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.LazyModuleImpLike: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNow invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.LazyModuleImpLike.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.arty.ArtyFPGATestHarness. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.vcu118.VCU118FPGATestHarnessImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes:[0m
[0m[[0m[0mdebug[0m] [0m[0m	removed: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set(NamesChange(chipyard.iobinders.JTAGChipIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.jtag.Tristate,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.blocks.devices.uart.HasPeripheryUARTModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IBUF,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.EnhancedPin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.clocks.ClockGroupBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellI2CPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGPads,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig.ZCU104MIGIOClocksReset,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.i2c.I2CPort,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.gpio.GPIOPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.Pin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig.XilinxZCU104MIGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.clocks.ClockBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(chipyard.DigitalTopModule,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellUARTPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.util.HeterogeneousBag,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.jtag.JTAGSignals,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IOBUF,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig_new.zcu104mig_new,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.ShellGPIOPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(testchipip.TSIHostWidgetIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.spi.SPIPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.PULLUP$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(barstools.iocell.chisel.IOCell,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig_new.ZCU104MIGIOClocksReset_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.i2c.HasPeripheryI2CModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.LVDSClock,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.PinCtrl,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.shell.xilinx.artyshell.ArtyShell,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.EnhancedPinCtrl,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.pinctrl.BasePin,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.jtag.JTAGPins,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.subsystem.BaseSubsystemModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.uart.UARTPortIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(testchipip.SerialIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.gpio.HasPeripheryGPIOModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.devices.debug.DebugIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.zcu104mig.zcu104mig,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IOBUF$,ModifiedNames(changes = UsedName(namePorts,[Default]), UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGPads_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLBundle,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.devices.xilinx.xilinxzcu104mig_new.XilinxZCU104MIGIO_new,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.blocks.devices.spi.HasPeripherySPIModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.devices.debug.SystemJTAGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(sifive.fpgashells.ip.xilinx.IBUFG$,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]), UsedName(namePorts,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyRawModuleImp,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.jtag.JTAGIO,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyModuleImpLike,ModifiedNames(changes = UsedName(_suggestNameCheck,[Default]))))[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set(${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar, ${CSR_CACHE}/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set(${BASE}/fpga/src/main/scala/zcu104_new/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/arty/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/arty/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/IOBinders.scala, ${BASE}/fpga/src/main/scala/arty/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104_new/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/TestHarness.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set(chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp, chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule, chipyard.fpga.arty.ArtyFPGATestHarness, chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new, chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new, chipyard.fpga.vcu118.VCU118FPGATestHarnessImp, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule, chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp, chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp, chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule, chipyard.fpga.arty.ArtyFPGATestHarness, chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new, chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new, chipyard.fpga.vcu118.VCU118FPGATestHarnessImp, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule, chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp, chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(${BASE}/fpga/src/main/scala/zcu104_new/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/arty/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/arty/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/IOBinders.scala, ${BASE}/fpga/src/main/scala/arty/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104_new/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/TestHarness.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/HarnessBinders.scala, ${BASE}/fpga/src/main/scala/zcu104_new/IOBinders.scala, ${BASE}/fpga/src/main/scala/vcu118/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/zcu104_new/TestHarness.scala, ${BASE}/fpga/src/main/scala/zcu104/IOBinders.scala, ${BASE}/fpga/src/main/scala/zcu104/bringup/CustomOverlays.scala, ${BASE}/fpga/src/main/scala/vcu118/bringup/TestHarness.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: chipyard.fpga.vcu118.VCU118FPGATestHarness, chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness, chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp, chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTopModule, chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new, chipyard.fpga.zcu104.bringup.BringupZCU104DigitalTop, chipyard.fpga.zcu104.ZCU104FPGATestHarness, chipyard.fpga.arty.ArtyFPGATestHarness, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTop_new, chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new, chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarnessImp_new, chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp, chipyard.fpga.zcu104_new.bringup.BringupZCU104DigitalTopModule_new, chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness, chipyard.fpga.vcu118.VCU118FPGATestHarnessImp, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTopModule, chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp, chipyard.fpga.zcu104_new.ZCU104FPGATestHarnessImp_new, chipyard.fpga.vcu118.bringup.BringupVCU118DigitalTop[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarness by chipyard.fpga.vcu118.VCU118FPGATestHarness[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarnessImp by chipyard.fpga.zcu104.ZCU104FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.zcu104_new.bringup.BringupZCU104FPGATestHarness_new by chipyard.fpga.zcu104_new.ZCU104FPGATestHarness_new[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.zcu104.bringup.BringupZCU104FPGATestHarness by chipyard.fpga.zcu104.ZCU104FPGATestHarness[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding chipyard.fpga.vcu118.bringup.BringupVCU118FPGATestHarnessImp by chipyard.fpga.vcu118.VCU118FPGATestHarnessImp[0m
[0m[[0m[0mdebug[0m] [0m[0mRecompiling all sources: number of invalidated sources > 50.0% of all sources[0m
[0m[[0m[0mdebug[0m] [0m[0mcompilation cycle 1[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 43 Scala sources to /import/home/schmitz/chipyard/fpga/target/scala-2.12/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.5.7:compile for Scala 2.12.10[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 1202cb5d for Scala compiler version 2.12.10[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-deprecation[0m
[0m[[0m[0mdebug[0m] [0m[0m	-unchecked[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xsource:2.11[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalamacros/paradise_2.12.10/2.1.1/paradise_2.12.10-2.1.1.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.12.10/scala-library-2.12.10.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/import/home/schmitz/chipyard/fpga/target/scala-2.12/classes:/import/home/schmitz/chipyard/generators/chipyard/target/scala-2.12/chipyard_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/testchipip/target/scala-2.12/testchipip_2.12-1.0-SNAPSHOT.jar:/import/home/schmitz/chipyard/generators/rocket-chip/src/target/scala-2.12/rocketchip_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/rocket-chip/hardfloat/target/scala-2.12/hardfloat_2.12-1.5-SNAPSHOT.jar:/import/home/schmitz/chipyard/sims/firesim/sim/midas/targetutils/target/scala-2.12/midas-targetutils_2.12-1.0-SNAPSHOT.jar:/import/home/schmitz/chipyard/generators/rocket-chip/macros/target/scala-2.12/rocketmacros_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/rocket-chip/api-config-chipsalliance/build-rules/sbt/target/scala-2.12/rocketconfig_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/sifive-blocks/target/scala-2.12/sifive_blocks_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/SecureBOOM/target/scala-2.12/boom_2.12-3.0.jar:/import/home/schmitz/chipyard/generators/hwacha/target/scala-2.12/hwacha_2.12-1.2.jar:/import/home/schmitz/chipyard/generators/sifive-cache/target/scala-2.12/sifive_cache_2.12-1.6.jar:/import/home/schmitz/chipyard/tools/barstools/src/target/scala-2.12/iocell_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/sha3/target/scala-2.12/sha3_2.12-1.6.jar:/import/home/schmitz/chipyard/tools/dsptools/src/target/scala-2.12/dsptools_2.12-1.6.jar:/import/home/schmitz/chipyard/tools/rocket-dsp-utils/src/target/scala-2.12/rocket-dsp-utils_2.12-1.6.jar:/import/home/schmitz/chipyard/tools/api-config-chipsalliance/src/target/scala-2.12/api-config-chipsalliance_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/gemmini/target/scala-2.12/gemmini_2.12-3.1.0.jar:/import/home/schmitz/chipyard/generators/icenet/target/scala-2.12/icenet_2.12-1.0.jar:/import/home/schmitz/chipyard/generators/tracegen/target/scala-2.12/tracegen_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/cva6/target/scala-2.12/cva6_2.12-1.0.jar:/import/home/schmitz/chipyard/generators/nvdla/target/scala-2.12/nvdla_2.12-1.6.jar:/import/home/schmitz/chipyard/generators/riscv-sodor/target/scala-2.12/sodor_2.12-2.0.jar:/import/home/schmitz/chipyard/generators/ibex/target/scala-2.12/ibex_2.12-1.0.jar:/import/home/schmitz/chipyard/fpga/fpga-shells/target/scala-2.12/fpga_shells_2.12-1.6.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3_2.12/3.5-SNAPSHOT/chisel3_2.12-3.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-reflect/2.12.10/scala-reflect-2.12.10.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-jackson_2.12/3.6.1/json4s-jackson_2.12-3.6.1.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel-iotesters_2.12/2.5-SNAPSHOT/chisel-iotesters_2.12-2.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/spire_2.12/0.17.0-M1/spire_2.12-0.17.0-M1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalanlp/breeze_2.12/1.1/breeze_2.12-1.1.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-macros_2.12/3.5-SNAPSHOT/chisel3-macros_2.12-3.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/chisel3-core_2.12/3.5-SNAPSHOT/chisel3-core_2.12-3.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/lihaoyi/os-lib_2.12/0.8.0/os-lib_2.12-0.8.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-core_2.12/3.6.12/json4s-core_2.12-3.6.12.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/fasterxml/jackson/core/jackson-databind/2.9.6/jackson-databind-2.9.6.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-native_2.12/3.6.12/json4s-native_2.12-3.6.12.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/firrtl_2.12/1.5-SNAPSHOT/firrtl_2.12-1.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/firrtl-interpreter_2.12/1.5-SNAPSHOT/firrtl-interpreter_2.12-1.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/treadle_2.12/1.5-SNAPSHOT/treadle_2.12-1.5-SNAPSHOT.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/junit/junit/4.13/junit-4.13.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest_2.12/3.1.4/scalatest_2.12-3.1.4.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatestplus/scalacheck-1-14_2.12/3.1.1.1/scalacheck-1-14_2.12-3.1.1.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalacheck/scalacheck_2.12/1.14.3/scalacheck_2.12-1.14.3.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.12/3.7.1/scopt_2.12-3.7.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/spire-macros_2.12/0.17.0-M1/spire-macros_2.12-0.17.0-M1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/spire-platform_2.12/0.17.0-M1/spire-platform_2.12-0.17.0-M1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/spire-util_2.12/0.17.0-M1/spire-util_2.12-0.17.0-M1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/machinist_2.12/0.6.8/machinist_2.12-0.6.8.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/algebra_2.12/2.0.0-M2/algebra_2.12-2.0.0-M2.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalanlp/breeze-macros_2.12/1.1/breeze-macros_2.12-1.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/fommil/netlib/core/1.1.2/core-1.1.2.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/net/sourceforge/f2j/arpack_combined_all/0.1/arpack_combined_all-0.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/net/sf/opencsv/opencsv/2.3/opencsv-2.3.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/wendykierp/JTransforms/3.1/JTransforms-3.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/apache/commons/commons-math3/3.5/commons-math3-3.5.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/chuusai/shapeless_2.12/2.3.3/shapeless_2.12-2.3.3.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/1.7.5/slf4j-api-1.7.5.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-collection-compat_2.12/2.1.1/scala-collection-compat_2.12-2.1.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/lihaoyi/geny_2.12/0.7.0/geny_2.12-0.7.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-ast_2.12/3.6.12/json4s-ast_2.12-3.6.12.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-scalap_2.12/3.6.12/json4s-scalap_2.12-3.6.12.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/thoughtworks/paranamer/paranamer/2.8/paranamer-2.8.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/fasterxml/jackson/core/jackson-annotations/2.9.0/jackson-annotations-2.9.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/fasterxml/jackson/core/jackson-core/2.9.6/jackson-core-2.9.6.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/antlr/antlr4-runtime/4.9.3/antlr4-runtime-4.9.3.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/google/protobuf/protobuf-java/3.18.0/protobuf-java-3.18.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/net/jcazevedo/moultingyaml_2.12/0.4.2/moultingyaml_2.12-0.4.2.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/apache/commons/commons-text/1.9/commons-text-1.9.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/io/github/alexarchambault/data-class_2.12/0.2.5/data-class_2.12-0.2.5.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-jline/2.12.1/scala-jline-2.12.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/hamcrest/hamcrest-core/1.3/hamcrest-core-1.3.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalactic/scalactic_2.12/3.1.4/scalactic_2.12-3.1.4.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-xml_2.12/1.2.0/scala-xml_2.12-1.2.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-sbt/test-interface/1.0/test-interface-1.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/cats-kernel_2.12/2.0.0-M4/cats-kernel_2.12-2.0.0-M4.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/pl/edu/icm/JLargeArrays/1.5/JLargeArrays-1.5.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/typelevel/macro-compat_2.12/1.1.1/macro-compat_2.12-1.1.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/nscala-time/nscala-time_2.12/2.22.0/nscala-time_2.12-2.22.0.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/yaml/snakeyaml/1.26/snakeyaml-1.26.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/apache/commons/commons-lang3/3.11/commons-lang3-3.11.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/fusesource/jansi/jansi/1.11/jansi-1.11.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/joda-time/joda-time/2.10.1/joda-time-2.10.1.jar:/import/home/schmitz/.cache/coursier/v1/https/repo1.maven.org/maven2/org/joda/joda-convert/2.2.0/joda-convert-2.2.0.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 4.090777476 s[0m
[0m[[0m[0mdebug[0m] [0m[0mdone compiling[0m
