INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlsrun_impl_summary, at Fri Jan  2 15:54:07 2026
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.8.0-90-generic) on Fri Jan 02 15:54:08 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/FX_Correlator/pfb/hls_pfb'
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [HLS 200-10] Adding test bench file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_block_decimator' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: apply_ini /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 15:54:13 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module pfb_block_decimator
## set language verilog
## set family zynq
## set device xc7z045
## set package -ffg900
## set speed -2
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:pfb_block_decimator:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project hls_pfb
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {pfb_block_decimator_flow_control_loop_pipe_sequential_init pfb_block_decimator_mul_11ns_13ns_23_1_1 pfb_block_decimator_mul_12ns_14ns_25_1_1 pfb_block_decimator_sparsemux_9_2_16_1_1 pfb_block_decimator_sparsemux_11_3_16_1_1 pfb_block_decimator_mul_16s_16s_31_1_1 pfb_block_decimator_mac_muladd_16s_16s_31s_31_4_1 pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb pfb_block_decimator_gmem_m_axi pfb_block_decimator_control_s_axi pfb_block_decimator_control_r_s_axi pfb_block_decimator_regslice_both}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
INFO: Updating /s_axi_control_r CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/hls_inst/s_axi_control_r/Reg' is being assigned into address space '/s_axi_control_r' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-01-02 15:54:24 PST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Jan  2 15:54:24 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Jan  2 15:54:24 2026] Launched synth_1...
Run output will be captured here: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/runme.log
[Fri Jan  2 15:54:24 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51581
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.648 ; gain = 402.629 ; free physical = 37560 ; free virtual = 46790
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-51560-brett-System-Product-Name/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-51560-brett-System-Product-Name/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.586 ; gain = 491.566 ; free physical = 37463 ; free virtual = 46694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2285.430 ; gain = 506.410 ; free physical = 37461 ; free virtual = 46692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2285.430 ; gain = 506.410 ; free physical = 37461 ; free virtual = 46692
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.430 ; gain = 0.000 ; free physical = 37461 ; free virtual = 46692
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/pfb_block_decimator.xdc]
Finished Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/pfb_block_decimator.xdc]
Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.367 ; gain = 0.000 ; free physical = 37443 ; free virtual = 46675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.402 ; gain = 0.000 ; free physical = 37443 ; free virtual = 46676
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37507 ; free virtual = 46740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37507 ; free virtual = 46740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37507 ; free virtual = 46740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37506 ; free virtual = 46740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37503 ; free virtual = 46737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37501 ; free virtual = 46733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37501 ; free virtual = 46733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37501 ; free virtual = 46733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37525 ; free virtual = 46757
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2358.402 ; gain = 506.410 ; free physical = 37524 ; free virtual = 46756
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.402 ; gain = 579.383 ; free physical = 37524 ; free virtual = 46756
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.402 ; gain = 0.000 ; free physical = 37523 ; free virtual = 46755
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.402 ; gain = 0.000 ; free physical = 37762 ; free virtual = 46994
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 74a06808
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.402 ; gain = 973.930 ; free physical = 37763 ; free virtual = 46995
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1550.500; main = 1550.500; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2326.355; main = 2326.355; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 15:55:06 2026...
[Fri Jan  2 15:55:09 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1732.844 ; gain = 0.000 ; free physical = 39152 ; free virtual = 48382
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-01-02 15:55:09 PST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1919.496 ; gain = 0.000 ; free physical = 38949 ; free virtual = 48181
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/pfb_block_decimator.xdc]
Finished Parsing XDC File [/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/pfb_block_decimator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.914 ; gain = 0.000 ; free physical = 38836 ; free virtual = 48068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-01-02 15:55:12 PST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pfb_block_decimator_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/pfb_block_decimator_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pfb_block_decimator_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pfb_block_decimator_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pfb_block_decimator_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pfb_block_decimator_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z045ffg900-2                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.70%  | OK     |
#  | FD                                                        | 50%       | 0.32%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
#  | MUXF7                                                     | 15%       | 0.06%  | OK     |
#  | DSP                                                       | 80%       | 1.22%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.28%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.25%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 4099      | 51     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.87   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/report/pfb_block_decimator_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-01-02 15:55:16 PST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-01-02 15:55:16 PST
HLS EXTRACTION: synth area_totals:  0 218600 437200 900 1090 0 0
HLS EXTRACTION: synth area_current: 0 1535 1383 11 14 0 196 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 218600 LUT 1535 AVAIL_FF 437200 FF 1383 AVAIL_DSP 900 DSP 11 AVAIL_BRAM 1090 BRAM 14 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 196 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/report/verilog/pfb_block_decimator_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             hls_pfb
Solution:            hls
Device target:       xc7z045-ffg900-2
Report date:         Fri Jan 02 15:55:16 PST 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1535
FF:            1383
DSP:             11
BRAM:            14
URAM:             0
LATCH:            0
SRL:            196
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.982
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-01-02 15:55:16 PST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.086 ; gain = 0.000 ; free physical = 38295 ; free virtual = 47543
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Jan  2 15:55:16 2026] Launched impl_1...
Run output will be captured here: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/runme.log
[Fri Jan  2 15:55:16 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36117
Command: open_checkpoint /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1771.863 ; gain = 0.000 ; free physical = 37414 ; free virtual = 46664
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.551 ; gain = 0.000 ; free physical = 37315 ; free virtual = 46565
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.141 ; gain = 0.000 ; free physical = 36802 ; free virtual = 46053
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2478.176 ; gain = 1091.914 ; free physical = 36801 ; free virtual = 46052
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2586.832 ; gain = 88.812 ; free physical = 36769 ; free virtual = 46021

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19dbb9623

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2586.832 ; gain = 0.000 ; free physical = 36769 ; free virtual = 46021

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19dbb9623

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36492 ; free virtual = 45742

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19dbb9623

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36493 ; free virtual = 45742
Phase 1 Initialization | Checksum: 19dbb9623

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36493 ; free virtual = 45742

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19dbb9623

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36492 ; free virtual = 45741

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19dbb9623

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36492 ; free virtual = 45741
Phase 2 Timer Update And Timing Data Collection | Checksum: 19dbb9623

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36492 ; free virtual = 45741

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dde0a476

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36492 ; free virtual = 45741
Retarget | Checksum: dde0a476
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: dde0a476

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36491 ; free virtual = 45741
Constant propagation | Checksum: dde0a476
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e1e67aef

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Sweep | Checksum: e1e67aef
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: e1e67aef

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
BUFG optimization | Checksum: e1e67aef
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][0]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][0]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][10]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][10]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][11]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][11]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][12]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][12]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][13]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][13]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][14]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][14]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][15]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][15]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][16]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][16]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][17]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][17]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][18]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][18]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][19]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][19]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][1]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][1]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][20]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][20]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][21]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][21]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][22]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][22]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][23]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][23]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][24]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][24]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][25]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][25]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][26]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][26]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][27]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][27]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][28]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][28]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][29]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][29]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][2]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][2]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][30]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][30]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][31]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][31]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][32]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][32]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][33]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][33]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][34]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][34]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][34]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][35]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][35]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][35]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][36]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][36]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][36]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][37]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][37]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][37]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][38]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][38]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][38]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[68][39]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e1e67aef

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Shift Register Optimization | Checksum: e1e67aef
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e1e67aef

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Post Processing Netlist | Checksum: e1e67aef
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: c518f8d1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Phase 9.2 Verifying Netlist Connectivity | Checksum: c518f8d1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Phase 9 Finalization | Checksum: c518f8d1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c518f8d1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.715 ; gain = 0.000 ; free physical = 36496 ; free virtual = 45746

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 14b816364

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3091.715 ; gain = 0.000 ; free physical = 36375 ; free virtual = 45629
Ending Power Optimization Task | Checksum: 14b816364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3091.715 ; gain = 255.000 ; free physical = 36375 ; free virtual = 45629

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b816364

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.715 ; gain = 0.000 ; free physical = 36375 ; free virtual = 45629

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.715 ; gain = 0.000 ; free physical = 36375 ; free virtual = 45629
Ending Netlist Obfuscation Task | Checksum: 134ab4204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.715 ; gain = 0.000 ; free physical = 36375 ; free virtual = 45629
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.715 ; gain = 0.000 ; free physical = 36354 ; free virtual = 45609
INFO: [Common 17-1381] The checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36341 ; free virtual = 45597
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9a28eb4d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36341 ; free virtual = 45597
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36341 ; free virtual = 45597

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5f9ef6f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36361 ; free virtual = 45618

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106babcdd

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36362 ; free virtual = 45620

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106babcdd

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36362 ; free virtual = 45620
Phase 1 Placer Initialization | Checksum: 106babcdd

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36362 ; free virtual = 45620

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11d9001e0

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36351 ; free virtual = 45610

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13bdfb7d3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36388 ; free virtual = 45648

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13bdfb7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3146.793 ; gain = 0.000 ; free physical = 36388 ; free virtual = 45648

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18157d602

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36375 ; free virtual = 45635

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 57 nets or LUTs. Breaked 0 LUT, combined 57 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36371 ; free virtual = 45632

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             57  |                    57  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             57  |                    57  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c7386d7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36373 ; free virtual = 45633
Phase 2.4 Global Placement Core | Checksum: 1b9a48131

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36378 ; free virtual = 45638
Phase 2 Global Placement | Checksum: 1b9a48131

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36378 ; free virtual = 45638

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 105489ea6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36377 ; free virtual = 45638

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7e92a18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36373 ; free virtual = 45634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aa517c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36373 ; free virtual = 45634

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 224e4fad1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36373 ; free virtual = 45634

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 265322cb2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36360 ; free virtual = 45621

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2888f4556

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36360 ; free virtual = 45621

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2864d2af5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36359 ; free virtual = 45620
Phase 3 Detail Placement | Checksum: 2864d2af5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36358 ; free virtual = 45619

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22b5a82f4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.413 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2079fd73e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36354 ; free virtual = 45616
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2079fd73e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36354 ; free virtual = 45616
Phase 4.1.1.1 BUFG Insertion | Checksum: 22b5a82f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.413. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25b8c5242

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36353 ; free virtual = 45615
Phase 4.1 Post Commit Optimization | Checksum: 25b8c5242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45617

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25b8c5242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25b8c5242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616
Phase 4.3 Placer Reporting | Checksum: 25b8c5242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36354 ; free virtual = 45616

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21315da8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45616
Ending Placer Task | Checksum: 124a708d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3154.797 ; gain = 8.004 ; free physical = 36354 ; free virtual = 45617
74 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36333 ; free virtual = 45595
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36309 ; free virtual = 45571
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36318 ; free virtual = 45581
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36313 ; free virtual = 45578
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36313 ; free virtual = 45578
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36321 ; free virtual = 45587
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36321 ; free virtual = 45587
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36320 ; free virtual = 45588
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36320 ; free virtual = 45588
INFO: [Common 17-1381] The checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36312 ; free virtual = 45576
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36312 ; free virtual = 45576
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36303 ; free virtual = 45570
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36303 ; free virtual = 45570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36301 ; free virtual = 45569
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36301 ; free virtual = 45569
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36301 ; free virtual = 45570
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3154.797 ; gain = 0.000 ; free physical = 36301 ; free virtual = 45570
INFO: [Common 17-1381] The checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dae26780 ConstDB: 0 ShapeSum: 49c4a151 RouteDB: 0
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_data_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_data_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: f049c84d | NumContArr: afec8116 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 325883e9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.660 ; gain = 144.863 ; free physical = 36190 ; free virtual = 45457

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 325883e9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.660 ; gain = 144.863 ; free physical = 36190 ; free virtual = 45458

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 325883e9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.660 ; gain = 144.863 ; free physical = 36190 ; free virtual = 45458
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29e1c3bf4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3395.621 ; gain = 240.824 ; free physical = 36084 ; free virtual = 45353
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.536  | TNS=0.000  | WHS=0.019  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3113
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3113
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 275cd8c45

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36086 ; free virtual = 45355

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 275cd8c45

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36086 ; free virtual = 45355

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2a59eb102

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45355
Phase 3 Initial Routing | Checksum: 2a59eb102

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.311  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24830dbde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
Phase 4 Rip-up And Reroute | Checksum: 24830dbde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24830dbde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24830dbde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
Phase 5 Delay and Skew Optimization | Checksum: 24830dbde

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26a157966

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.311  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26a157966

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
Phase 6 Post Hold Fix | Checksum: 26a157966

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.107488 %
  Global Horizontal Routing Utilization  = 0.157545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26a157966

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26a157966

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36084 ; free virtual = 45354

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bdb79efe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36084 ; free virtual = 45353

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.311  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2bdb79efe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19da41236

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36085 ; free virtual = 45354
Ending Routing Task | Checksum: 19da41236

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36084 ; free virtual = 45353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3400.832 ; gain = 246.035 ; free physical = 36090 ; free virtual = 45360
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35970 ; free virtual = 45242
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35985 ; free virtual = 45259
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35985 ; free virtual = 45259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35984 ; free virtual = 45260
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35984 ; free virtual = 45260
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35984 ; free virtual = 45261
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3488.875 ; gain = 0.000 ; free physical = 35984 ; free virtual = 45261
INFO: [Common 17-1381] The checkpoint '/home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 15:55:59 2026...
[Fri Jan  2 15:56:04 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:48 . Memory (MB): peak = 2766.086 ; gain = 0.000 ; free physical = 38263 ; free virtual = 47536
TIMESTAMP: HLS-REPORT: implementation open_run: 2026-01-02 15:56:04 PST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.086 ; gain = 0.000 ; free physical = 38255 ; free virtual = 47530
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2840.770 ; gain = 1.000 ; free physical = 38159 ; free virtual = 47434
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Read Physdb Files: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Restored from archive | CPU: 0.080000 secs | Memory: 3.749229 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.129 ; gain = 0.000 ; free physical = 38091 ; free virtual = 47366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2026-01-02 15:56:05 PST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pfb_block_decimator_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/pfb_block_decimator_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pfb_block_decimator_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/pfb_block_decimator_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pfb_block_decimator_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pfb_block_decimator_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/pfb_block_decimator_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z045ffg900-2                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.68%  | OK     |
#  | FD                                                        | 50%       | 0.32%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
#  | MUXF7                                                     | 15%       | 0.06%  | OK     |
#  | DSP                                                       | 80%       | 1.22%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.28%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.25%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 4099      | 51     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.87   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/report/pfb_block_decimator_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2026-01-02 15:56:06 PST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2026-01-02 15:56:06 PST
HLS EXTRACTION: impl area_totals:  54650 218600 437200 900 1090 0 0
HLS EXTRACTION: impl area_current: 601 1478 1383 11 14 0 196 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 54650 SLICE 601 AVAIL_LUT 218600 LUT 1478 AVAIL_FF 437200 FF 1383 AVAIL_DSP 900 DSP 11 AVAIL_BRAM 1090 BRAM 14 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 196 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/report/verilog/pfb_block_decimator_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             hls_pfb
Solution:            hls
Device target:       xc7z045-ffg900-2
Report date:         Fri Jan 02 15:56:06 PST 2026

#=== Post-Implementation Resource usage ===
SLICE:          601
LUT:           1478
FF:            1383
DSP:             11
BRAM:            14
URAM:             0
LATCH:            0
SRL:            196
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.982
CP achieved post-implementation: 4.688
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2026-01-02 15:56:06 PST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=5.311658, worst hold slack (WHS)=0.081514, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2026-01-02 15:56:06 PST
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 15:56:06 2026...
INFO: [HLS 200-802] Generated output file hls_pfb/pfb_block_decimator.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 64.73 seconds. CPU system time: 2.72 seconds. Elapsed time: 121.06 seconds; current allocated memory: 9.809 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 65.48 seconds. Total CPU system time: 2.8 seconds. Total elapsed time: 121.82 seconds; peak allocated memory: 283.969 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jan  2 15:56:10 2026...
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 4s
