|processor
clock => led_ctrl:output_control.clock
clock => input_ctrl:input_control.clock
clock => pc:pc_counter.clock
clock => reg_32:branch_latch.clock
clock => reg_32:DLatch_MW.clock
clock => reg_32:Olatch_MW.clock
clock => reg_32:Olatch_XM.clock
clock => reg_32:Blatch_XM.clock
clock => reg_32:Blatch_DX.clock
clock => reg_32:Alatch_DX.clock
clock => reg_32:PClatch_DX.clock
clock => reg_32:PClatch_FD.clock
clock => reg_32:IRlatch_MW.clock
clock => reg_32:IRlatch_XM.clock
clock => reg_32:IRlatch_DX.clock
clock => reg_32:IRlatch_FD.clock
clock => reg_32:PC_set_val.clock
clock => dflipflop:set_at_fall.clock
clock => imem:instr_memory.clock
clock => dmem:data_memory.clock
clock => regfile:register_file.clock
reset => regfile:register_file.ctrl_reset
reset => led_ctrl:output_control.reset
reset => dflipflop:set_at_fall.reset
reset => pc:pc_counter.reset
reset => reg_32:branch_latch.reset
reset => reg_32:PC_set_val.reset
reset => reg_32:DLatch_MW.reset
reset => reg_32:Olatch_MW.reset
reset => reg_32:Olatch_XM.reset
reset => reg_32:Blatch_XM.reset
reset => reg_32:Blatch_DX.reset
reset => reg_32:Alatch_DX.reset
reset => reg_32:PClatch_DX.reset
reset => reg_32:PClatch_FD.reset
reset => reg_32:IRlatch_MW.reset
reset => reg_32:IRlatch_XM.reset
reset => reg_32:IRlatch_DX.reset
reset => comb~11.IN0
reset => comb~10.IN0
reset => comb~9.IN0
reset => comb~8.IN0
keyboard_in[0] => input_ctrl:input_control.keyboard_in[0]
keyboard_in[1] => input_ctrl:input_control.keyboard_in[1]
keyboard_in[2] => input_ctrl:input_control.keyboard_in[2]
keyboard_in[3] => input_ctrl:input_control.keyboard_in[3]
led_14[1] <= led_ctrl:output_control.pin[1]
led_14[2] <= led_ctrl:output_control.pin[2]
led_14[3] <= led_ctrl:output_control.pin[3]
led_14[4] <= led_ctrl:output_control.pin[4]
led_14[5] <= led_ctrl:output_control.pin[5]
led_14[6] <= led_ctrl:output_control.pin[6]
led_14[7] <= led_ctrl:output_control.pin[7]
led_14[8] <= led_ctrl:output_control.pin[8]
led_14[9] <= led_ctrl:output_control.pin[9]
led_14[10] <= led_ctrl:output_control.pin[10]
led_14[11] <= led_ctrl:output_control.pin[11]
led_14[12] <= led_ctrl:output_control.pin[12]
led_14[13] <= led_ctrl:output_control.pin[13]
led_14[14] <= led_ctrl:output_control.pin[14]
dmem_out_d[0] <= dmem:data_memory.q[0]
dmem_out_d[1] <= dmem:data_memory.q[1]
dmem_out_d[2] <= dmem:data_memory.q[2]
dmem_out_d[3] <= dmem:data_memory.q[3]
dmem_out_d[4] <= dmem:data_memory.q[4]
dmem_out_d[5] <= dmem:data_memory.q[5]
dmem_out_d[6] <= dmem:data_memory.q[6]
dmem_out_d[7] <= dmem:data_memory.q[7]
dmem_out_d[8] <= dmem:data_memory.q[8]
dmem_out_d[9] <= dmem:data_memory.q[9]
dmem_out_d[10] <= dmem:data_memory.q[10]
dmem_out_d[11] <= dmem:data_memory.q[11]
dmem_out_d[12] <= dmem:data_memory.q[12]
dmem_out_d[13] <= dmem:data_memory.q[13]
dmem_out_d[14] <= dmem:data_memory.q[14]
dmem_out_d[15] <= dmem:data_memory.q[15]
dmem_out_d[16] <= dmem:data_memory.q[16]
dmem_out_d[17] <= dmem:data_memory.q[17]
dmem_out_d[18] <= dmem:data_memory.q[18]
dmem_out_d[19] <= dmem:data_memory.q[19]
dmem_out_d[20] <= dmem:data_memory.q[20]
dmem_out_d[21] <= dmem:data_memory.q[21]
dmem_out_d[22] <= dmem:data_memory.q[22]
dmem_out_d[23] <= dmem:data_memory.q[23]
dmem_out_d[24] <= dmem:data_memory.q[24]
dmem_out_d[25] <= dmem:data_memory.q[25]
dmem_out_d[26] <= dmem:data_memory.q[26]
dmem_out_d[27] <= dmem:data_memory.q[27]
dmem_out_d[28] <= dmem:data_memory.q[28]
dmem_out_d[29] <= dmem:data_memory.q[29]
dmem_out_d[30] <= dmem:data_memory.q[30]
dmem_out_d[31] <= dmem:data_memory.q[31]
rf_in[0] <= regFile_in[0].DB_MAX_OUTPUT_PORT_TYPE
rf_in[1] <= regFile_in[1].DB_MAX_OUTPUT_PORT_TYPE
rf_in[2] <= regFile_in[2].DB_MAX_OUTPUT_PORT_TYPE
rf_in[3] <= regFile_in[3].DB_MAX_OUTPUT_PORT_TYPE
rf_in[4] <= regFile_in[4].DB_MAX_OUTPUT_PORT_TYPE
rf_in[5] <= regFile_in[5].DB_MAX_OUTPUT_PORT_TYPE
rf_in[6] <= regFile_in[6].DB_MAX_OUTPUT_PORT_TYPE
rf_in[7] <= regFile_in[7].DB_MAX_OUTPUT_PORT_TYPE
rf_in[8] <= regFile_in[8].DB_MAX_OUTPUT_PORT_TYPE
rf_in[9] <= regFile_in[9].DB_MAX_OUTPUT_PORT_TYPE
rf_in[10] <= regFile_in[10].DB_MAX_OUTPUT_PORT_TYPE
rf_in[11] <= regFile_in[11].DB_MAX_OUTPUT_PORT_TYPE
rf_in[12] <= regFile_in[12].DB_MAX_OUTPUT_PORT_TYPE
rf_in[13] <= regFile_in[13].DB_MAX_OUTPUT_PORT_TYPE
rf_in[14] <= regFile_in[14].DB_MAX_OUTPUT_PORT_TYPE
rf_in[15] <= regFile_in[15].DB_MAX_OUTPUT_PORT_TYPE
rf_in[16] <= regFile_in[16].DB_MAX_OUTPUT_PORT_TYPE
rf_in[17] <= regFile_in[17].DB_MAX_OUTPUT_PORT_TYPE
rf_in[18] <= regFile_in[18].DB_MAX_OUTPUT_PORT_TYPE
rf_in[19] <= regFile_in[19].DB_MAX_OUTPUT_PORT_TYPE
rf_in[20] <= regFile_in[20].DB_MAX_OUTPUT_PORT_TYPE
rf_in[21] <= regFile_in[21].DB_MAX_OUTPUT_PORT_TYPE
rf_in[22] <= regFile_in[22].DB_MAX_OUTPUT_PORT_TYPE
rf_in[23] <= regFile_in[23].DB_MAX_OUTPUT_PORT_TYPE
rf_in[24] <= regFile_in[24].DB_MAX_OUTPUT_PORT_TYPE
rf_in[25] <= regFile_in[25].DB_MAX_OUTPUT_PORT_TYPE
rf_in[26] <= regFile_in[26].DB_MAX_OUTPUT_PORT_TYPE
rf_in[27] <= regFile_in[27].DB_MAX_OUTPUT_PORT_TYPE
rf_in[28] <= regFile_in[28].DB_MAX_OUTPUT_PORT_TYPE
rf_in[29] <= regFile_in[29].DB_MAX_OUTPUT_PORT_TYPE
rf_in[30] <= regFile_in[30].DB_MAX_OUTPUT_PORT_TYPE
rf_in[31] <= regFile_in[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:IRlatch_FD|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_FD|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:IRlatch_DX|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_DX|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:IRlatch_XM|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_XM|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:IRlatch_MW|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:IRlatch_MW|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:PClatch_FD|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_FD|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:PClatch_DX|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PClatch_DX|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:Alatch_DX|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Alatch_DX|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:Blatch_DX|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_DX|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:Blatch_XM|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Blatch_XM|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:Olatch_XM|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_XM|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:Olatch_MW|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:Olatch_MW|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:DLatch_MW|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:DLatch_MW|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:PC_set_val|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:PC_set_val|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|reg_32:branch_latch|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_32:branch_latch|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter
clock => pc_reg:pc_counter.clock
reset => pc_reg:pc_counter.reset
enable => pc_reg:pc_counter.write_enable
sel_set => pc_in[0].OUTPUTSELECT
sel_set => pc_in[1].OUTPUTSELECT
sel_set => pc_in[2].OUTPUTSELECT
sel_set => pc_in[3].OUTPUTSELECT
sel_set => pc_in[4].OUTPUTSELECT
sel_set => pc_in[5].OUTPUTSELECT
sel_set => pc_in[6].OUTPUTSELECT
sel_set => pc_in[7].OUTPUTSELECT
sel_set => pc_in[8].OUTPUTSELECT
sel_set => pc_in[9].OUTPUTSELECT
sel_set => pc_in[10].OUTPUTSELECT
sel_set => pc_in[11].OUTPUTSELECT
sel_set => pc_in[12].OUTPUTSELECT
sel_set => pc_in[13].OUTPUTSELECT
sel_set => pc_in[14].OUTPUTSELECT
sel_set => pc_in[15].OUTPUTSELECT
sel_set => pc_in[16].OUTPUTSELECT
sel_set => pc_in[17].OUTPUTSELECT
sel_set => pc_in[18].OUTPUTSELECT
sel_set => pc_in[19].OUTPUTSELECT
sel_set => pc_in[20].OUTPUTSELECT
sel_set => pc_in[21].OUTPUTSELECT
sel_set => pc_in[22].OUTPUTSELECT
sel_set => pc_in[23].OUTPUTSELECT
sel_set => pc_in[24].OUTPUTSELECT
sel_set => pc_in[25].OUTPUTSELECT
sel_set => pc_in[26].OUTPUTSELECT
sel_set => pc_in[27].OUTPUTSELECT
sel_set => pc_in[28].OUTPUTSELECT
sel_set => pc_in[29].OUTPUTSELECT
sel_set => pc_in[30].OUTPUTSELECT
sel_set => pc_in[31].OUTPUTSELECT
set_value[0] => pc_in[0].DATAA
set_value[1] => pc_in[1].DATAA
set_value[2] => pc_in[2].DATAA
set_value[3] => pc_in[3].DATAA
set_value[4] => pc_in[4].DATAA
set_value[5] => pc_in[5].DATAA
set_value[6] => pc_in[6].DATAA
set_value[7] => pc_in[7].DATAA
set_value[8] => pc_in[8].DATAA
set_value[9] => pc_in[9].DATAA
set_value[10] => pc_in[10].DATAA
set_value[11] => pc_in[11].DATAA
set_value[12] => pc_in[12].DATAA
set_value[13] => pc_in[13].DATAA
set_value[14] => pc_in[14].DATAA
set_value[15] => pc_in[15].DATAA
set_value[16] => pc_in[16].DATAA
set_value[17] => pc_in[17].DATAA
set_value[18] => pc_in[18].DATAA
set_value[19] => pc_in[19].DATAA
set_value[20] => pc_in[20].DATAA
set_value[21] => pc_in[21].DATAA
set_value[22] => pc_in[22].DATAA
set_value[23] => pc_in[23].DATAA
set_value[24] => pc_in[24].DATAA
set_value[25] => pc_in[25].DATAA
set_value[26] => pc_in[26].DATAA
set_value[27] => pc_in[27].DATAA
set_value[28] => pc_in[28].DATAA
set_value[29] => pc_in[29].DATAA
set_value[30] => pc_in[30].DATAA
set_value[31] => pc_in[31].DATAA
pc_value[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_value[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_value[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_value[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_value[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_value[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_value[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_value[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_value[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_value[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_value[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_value[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_value[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_value[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_value[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_value[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_value[16] <= pc_in[16].DB_MAX_OUTPUT_PORT_TYPE
pc_value[17] <= pc_in[17].DB_MAX_OUTPUT_PORT_TYPE
pc_value[18] <= pc_in[18].DB_MAX_OUTPUT_PORT_TYPE
pc_value[19] <= pc_in[19].DB_MAX_OUTPUT_PORT_TYPE
pc_value[20] <= pc_in[20].DB_MAX_OUTPUT_PORT_TYPE
pc_value[21] <= pc_in[21].DB_MAX_OUTPUT_PORT_TYPE
pc_value[22] <= pc_in[22].DB_MAX_OUTPUT_PORT_TYPE
pc_value[23] <= pc_in[23].DB_MAX_OUTPUT_PORT_TYPE
pc_value[24] <= pc_in[24].DB_MAX_OUTPUT_PORT_TYPE
pc_value[25] <= pc_in[25].DB_MAX_OUTPUT_PORT_TYPE
pc_value[26] <= pc_in[26].DB_MAX_OUTPUT_PORT_TYPE
pc_value[27] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_value[28] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_value[29] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_value[30] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_value[31] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter
input[0] => dflipflop:G1:0:d.data
input[1] => dflipflop:G1:1:d.data
input[2] => dflipflop:G1:2:d.data
input[3] => dflipflop:G1:3:d.data
input[4] => dflipflop:G1:4:d.data
input[5] => dflipflop:G1:5:d.data
input[6] => dflipflop:G1:6:d.data
input[7] => dflipflop:G1:7:d.data
input[8] => dflipflop:G1:8:d.data
input[9] => dflipflop:G1:9:d.data
input[10] => dflipflop:G1:10:d.data
input[11] => dflipflop:G1:11:d.data
input[12] => dflipflop:G1:12:d.data
input[13] => dflipflop:G1:13:d.data
input[14] => dflipflop:G1:14:d.data
input[15] => dflipflop:G1:15:d.data
input[16] => dflipflop:G1:16:d.data
input[17] => dflipflop:G1:17:d.data
input[18] => dflipflop:G1:18:d.data
input[19] => dflipflop:G1:19:d.data
input[20] => dflipflop:G1:20:d.data
input[21] => dflipflop:G1:21:d.data
input[22] => dflipflop:G1:22:d.data
input[23] => dflipflop:G1:23:d.data
input[24] => dflipflop:G1:24:d.data
input[25] => dflipflop:G1:25:d.data
input[26] => dflipflop:G1:26:d.data
input[27] => dflipflop:G1:27:d.data
input[28] => dflipflop:G1:28:d.data
input[29] => dflipflop:G1:29:d.data
input[30] => dflipflop:G1:30:d.data
input[31] => dflipflop:G1:31:d.data
write_enable => dflipflop:G1:0:d.enable
write_enable => dflipflop:G1:1:d.enable
write_enable => dflipflop:G1:2:d.enable
write_enable => dflipflop:G1:3:d.enable
write_enable => dflipflop:G1:4:d.enable
write_enable => dflipflop:G1:5:d.enable
write_enable => dflipflop:G1:6:d.enable
write_enable => dflipflop:G1:7:d.enable
write_enable => dflipflop:G1:8:d.enable
write_enable => dflipflop:G1:9:d.enable
write_enable => dflipflop:G1:10:d.enable
write_enable => dflipflop:G1:11:d.enable
write_enable => dflipflop:G1:12:d.enable
write_enable => dflipflop:G1:13:d.enable
write_enable => dflipflop:G1:14:d.enable
write_enable => dflipflop:G1:15:d.enable
write_enable => dflipflop:G1:16:d.enable
write_enable => dflipflop:G1:17:d.enable
write_enable => dflipflop:G1:18:d.enable
write_enable => dflipflop:G1:19:d.enable
write_enable => dflipflop:G1:20:d.enable
write_enable => dflipflop:G1:21:d.enable
write_enable => dflipflop:G1:22:d.enable
write_enable => dflipflop:G1:23:d.enable
write_enable => dflipflop:G1:24:d.enable
write_enable => dflipflop:G1:25:d.enable
write_enable => dflipflop:G1:26:d.enable
write_enable => dflipflop:G1:27:d.enable
write_enable => dflipflop:G1:28:d.enable
write_enable => dflipflop:G1:29:d.enable
write_enable => dflipflop:G1:30:d.enable
write_enable => dflipflop:G1:31:d.enable
clock => dflipflop:G1:0:d.clock
clock => dflipflop:G1:1:d.clock
clock => dflipflop:G1:2:d.clock
clock => dflipflop:G1:3:d.clock
clock => dflipflop:G1:4:d.clock
clock => dflipflop:G1:5:d.clock
clock => dflipflop:G1:6:d.clock
clock => dflipflop:G1:7:d.clock
clock => dflipflop:G1:8:d.clock
clock => dflipflop:G1:9:d.clock
clock => dflipflop:G1:10:d.clock
clock => dflipflop:G1:11:d.clock
clock => dflipflop:G1:12:d.clock
clock => dflipflop:G1:13:d.clock
clock => dflipflop:G1:14:d.clock
clock => dflipflop:G1:15:d.clock
clock => dflipflop:G1:16:d.clock
clock => dflipflop:G1:17:d.clock
clock => dflipflop:G1:18:d.clock
clock => dflipflop:G1:19:d.clock
clock => dflipflop:G1:20:d.clock
clock => dflipflop:G1:21:d.clock
clock => dflipflop:G1:22:d.clock
clock => dflipflop:G1:23:d.clock
clock => dflipflop:G1:24:d.clock
clock => dflipflop:G1:25:d.clock
clock => dflipflop:G1:26:d.clock
clock => dflipflop:G1:27:d.clock
clock => dflipflop:G1:28:d.clock
clock => dflipflop:G1:29:d.clock
clock => dflipflop:G1:30:d.clock
clock => dflipflop:G1:31:d.clock
reset => dflipflop:G1:0:d.reset
reset => dflipflop:G1:1:d.reset
reset => dflipflop:G1:2:d.reset
reset => dflipflop:G1:3:d.reset
reset => dflipflop:G1:4:d.reset
reset => dflipflop:G1:5:d.reset
reset => dflipflop:G1:6:d.reset
reset => dflipflop:G1:7:d.reset
reset => dflipflop:G1:8:d.reset
reset => dflipflop:G1:9:d.reset
reset => dflipflop:G1:10:d.reset
reset => dflipflop:G1:11:d.reset
reset => dflipflop:G1:12:d.reset
reset => dflipflop:G1:13:d.reset
reset => dflipflop:G1:14:d.reset
reset => dflipflop:G1:15:d.reset
reset => dflipflop:G1:16:d.reset
reset => dflipflop:G1:17:d.reset
reset => dflipflop:G1:18:d.reset
reset => dflipflop:G1:19:d.reset
reset => dflipflop:G1:20:d.reset
reset => dflipflop:G1:21:d.reset
reset => dflipflop:G1:22:d.reset
reset => dflipflop:G1:23:d.reset
reset => dflipflop:G1:24:d.reset
reset => dflipflop:G1:25:d.reset
reset => dflipflop:G1:26:d.reset
reset => dflipflop:G1:27:d.reset
reset => dflipflop:G1:28:d.reset
reset => dflipflop:G1:29:d.reset
reset => dflipflop:G1:30:d.reset
reset => dflipflop:G1:31:d.reset
output[0] <= dflipflop:G1:0:d.output
output[1] <= dflipflop:G1:1:d.output
output[2] <= dflipflop:G1:2:d.output
output[3] <= dflipflop:G1:3:d.output
output[4] <= dflipflop:G1:4:d.output
output[5] <= dflipflop:G1:5:d.output
output[6] <= dflipflop:G1:6:d.output
output[7] <= dflipflop:G1:7:d.output
output[8] <= dflipflop:G1:8:d.output
output[9] <= dflipflop:G1:9:d.output
output[10] <= dflipflop:G1:10:d.output
output[11] <= dflipflop:G1:11:d.output
output[12] <= dflipflop:G1:12:d.output
output[13] <= dflipflop:G1:13:d.output
output[14] <= dflipflop:G1:14:d.output
output[15] <= dflipflop:G1:15:d.output
output[16] <= dflipflop:G1:16:d.output
output[17] <= dflipflop:G1:17:d.output
output[18] <= dflipflop:G1:18:d.output
output[19] <= dflipflop:G1:19:d.output
output[20] <= dflipflop:G1:20:d.output
output[21] <= dflipflop:G1:21:d.output
output[22] <= dflipflop:G1:22:d.output
output[23] <= dflipflop:G1:23:d.output
output[24] <= dflipflop:G1:24:d.output
output[25] <= dflipflop:G1:25:d.output
output[26] <= dflipflop:G1:26:d.output
output[27] <= dflipflop:G1:27:d.output
output[28] <= dflipflop:G1:28:d.output
output[29] <= dflipflop:G1:29:d.output
output[30] <= dflipflop:G1:30:d.output
output[31] <= dflipflop:G1:31:d.output


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:31:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:30:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:29:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:28:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:27:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:26:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:25:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:24:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:23:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:22:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:21:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:20:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:19:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:18:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:17:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:16:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:15:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:14:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:13:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:12:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:11:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:10:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:8:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:7:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder
input[0] => onebitfulladder:G1:0:adder2.input1
input[1] => onebitfulladder:G1:1:adder2.input1
input[2] => onebitfulladder:G1:2:adder2.input1
input[3] => onebitfulladder:G1:3:adder2.input1
input[4] => onebitfulladder:G1:4:adder2.input1
input[5] => onebitfulladder:G1:5:adder2.input1
input[6] => onebitfulladder:G1:6:adder2.input1
input[7] => onebitfulladder:G1:7:adder2.input1
input[8] => onebitfulladder:G1:8:adder2.input1
input[9] => onebitfulladder:G1:9:adder2.input1
input[10] => onebitfulladder:G1:10:adder2.input1
input[11] => onebitfulladder:G1:11:adder2.input1
input[12] => onebitfulladder:G1:12:adder2.input1
input[13] => onebitfulladder:G1:13:adder2.input1
input[14] => onebitfulladder:G1:14:adder2.input1
input[15] => onebitfulladder:G1:15:adder2.input1
input[16] => onebitfulladder:G1:16:adder2.input1
input[17] => onebitfulladder:G1:17:adder2.input1
input[18] => onebitfulladder:G1:18:adder2.input1
input[19] => onebitfulladder:G1:19:adder2.input1
input[20] => onebitfulladder:G1:20:adder2.input1
input[21] => onebitfulladder:G1:21:adder2.input1
input[22] => onebitfulladder:G1:22:adder2.input1
input[23] => onebitfulladder:G1:23:adder2.input1
input[24] => onebitfulladder:G1:24:adder2.input1
input[25] => onebitfulladder:G1:25:adder2.input1
input[26] => onebitfulladder:G1:26:adder2.input1
input[27] => onebitfulladder:G1:27:adder2.input1
input[28] => onebitfulladder:G1:28:adder2.input1
input[29] => onebitfulladder:G1:29:adder2.input1
input[30] => onebitfulladder:adder3.input1
input[30] => onebitfulladder:G1:30:adder2.input1
input[31] => ~NO_FANOUT~
carryout <= onebitfulladder:adder3.carryout
sum[0] <= onebitfulladder:G1:0:adder2.sum
sum[1] <= onebitfulladder:G1:1:adder2.sum
sum[2] <= onebitfulladder:G1:2:adder2.sum
sum[3] <= onebitfulladder:G1:3:adder2.sum
sum[4] <= onebitfulladder:G1:4:adder2.sum
sum[5] <= onebitfulladder:G1:5:adder2.sum
sum[6] <= onebitfulladder:G1:6:adder2.sum
sum[7] <= onebitfulladder:G1:7:adder2.sum
sum[8] <= onebitfulladder:G1:8:adder2.sum
sum[9] <= onebitfulladder:G1:9:adder2.sum
sum[10] <= onebitfulladder:G1:10:adder2.sum
sum[11] <= onebitfulladder:G1:11:adder2.sum
sum[12] <= onebitfulladder:G1:12:adder2.sum
sum[13] <= onebitfulladder:G1:13:adder2.sum
sum[14] <= onebitfulladder:G1:14:adder2.sum
sum[15] <= onebitfulladder:G1:15:adder2.sum
sum[16] <= onebitfulladder:G1:16:adder2.sum
sum[17] <= onebitfulladder:G1:17:adder2.sum
sum[18] <= onebitfulladder:G1:18:adder2.sum
sum[19] <= onebitfulladder:G1:19:adder2.sum
sum[20] <= onebitfulladder:G1:20:adder2.sum
sum[21] <= onebitfulladder:G1:21:adder2.sum
sum[22] <= onebitfulladder:G1:22:adder2.sum
sum[23] <= onebitfulladder:G1:23:adder2.sum
sum[24] <= onebitfulladder:G1:24:adder2.sum
sum[25] <= onebitfulladder:G1:25:adder2.sum
sum[26] <= onebitfulladder:G1:26:adder2.sum
sum[27] <= onebitfulladder:G1:27:adder2.sum
sum[28] <= onebitfulladder:G1:28:adder2.sum
sum[29] <= onebitfulladder:G1:29:adder2.sum
sum[30] <= onebitfulladder:G1:30:adder2.sum
sum[31] <= onebitfulladder:adder3.sum


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:0:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:1:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:2:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:3:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:4:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:5:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:6:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:7:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:8:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:9:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:10:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:11:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:12:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:13:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:14:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:15:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:16:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:17:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:18:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:19:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:20:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:21:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:22:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:23:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:24:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:25:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:26:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:27:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:28:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:29:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:\G1:30:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc:pc_counter|add_one:adder|onebitfulladder:adder3
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dflipflop:set_at_fall
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N
data_operandA[0] => onebitfulladder:IFF1:0:firstrow.input1
data_operandA[1] => onebitfulladder:IFF1:1:firstrow.input1
data_operandA[2] => onebitfulladder:IFF1:2:firstrow.input1
data_operandA[3] => onebitfulladder:IFF1:3:firstrow.input1
data_operandA[4] => onebitfulladder:IFF1:4:firstrow.input1
data_operandA[5] => onebitfulladder:IFF1:5:firstrow.input1
data_operandA[6] => onebitfulladder:IFF1:6:firstrow.input1
data_operandA[7] => onebitfulladder:IFF1:7:firstrow.input1
data_operandA[8] => onebitfulladder:IFF1:8:firstrow.input1
data_operandA[9] => onebitfulladder:IFF1:9:firstrow.input1
data_operandA[10] => onebitfulladder:IFF1:10:firstrow.input1
data_operandA[11] => onebitfulladder:IFF1:11:firstrow.input1
data_operandA[12] => onebitfulladder:IFF1:12:firstrow.input1
data_operandA[13] => onebitfulladder:IFF1:13:firstrow.input1
data_operandA[14] => onebitfulladder:IFF1:14:firstrow.input1
data_operandA[15] => onebitfulladder:IFF1:15:firstrow.input1
data_operandA[16] => onebitfulladder:IFF1:16:firstrow.input1
data_operandA[17] => onebitfulladder:IFF1:17:firstrow.input1
data_operandA[18] => onebitfulladder:IFF1:18:firstrow.input1
data_operandA[19] => onebitfulladder:IFF1:19:firstrow.input1
data_operandA[20] => onebitfulladder:IFF1:20:firstrow.input1
data_operandA[21] => onebitfulladder:IFF1:21:firstrow.input1
data_operandA[22] => onebitfulladder:IFF1:22:firstrow.input1
data_operandA[23] => onebitfulladder:IFF1:23:firstrow.input1
data_operandA[24] => onebitfulladder:IFF1:24:firstrow.input1
data_operandA[25] => onebitfulladder:IFF1:25:firstrow.input1
data_operandA[26] => onebitfulladder:IFF1:26:firstrow.input1
data_operandA[27] => onebitfulladder:IFF1:27:firstrow.input1
data_operandA[28] => onebitfulladder:IFF1:28:firstrow.input1
data_operandA[29] => onebitfulladder:IFF1:29:firstrow.input1
data_operandA[30] => onebitfulladder:IFF1:30:firstrow.input1
data_operandA[31] => onebitfulladder:IFF1:31:firstrow.input1
data_operandB[0] => onebitfulladder:IFF1:0:firstrow.input2
data_operandB[1] => onebitfulladder:IFF1:1:firstrow.input2
data_operandB[2] => onebitfulladder:IFF1:2:firstrow.input2
data_operandB[3] => onebitfulladder:IFF1:3:firstrow.input2
data_operandB[4] => onebitfulladder:IFF1:4:firstrow.input2
data_operandB[5] => onebitfulladder:IFF1:5:firstrow.input2
data_operandB[6] => onebitfulladder:IFF1:6:firstrow.input2
data_operandB[7] => onebitfulladder:IFF1:7:firstrow.input2
data_operandB[8] => onebitfulladder:IFF1:8:firstrow.input2
data_operandB[9] => onebitfulladder:IFF1:9:firstrow.input2
data_operandB[10] => onebitfulladder:IFF1:10:firstrow.input2
data_operandB[11] => onebitfulladder:IFF1:11:firstrow.input2
data_operandB[12] => onebitfulladder:IFF1:12:firstrow.input2
data_operandB[13] => onebitfulladder:IFF1:13:firstrow.input2
data_operandB[14] => onebitfulladder:IFF1:14:firstrow.input2
data_operandB[15] => onebitfulladder:IFF1:15:firstrow.input2
data_operandB[16] => onebitfulladder:IFF1:16:firstrow.input2
data_operandB[17] => onebitfulladder:IFF1:17:firstrow.input2
data_operandB[18] => onebitfulladder:IFF1:18:firstrow.input2
data_operandB[19] => onebitfulladder:IFF1:19:firstrow.input2
data_operandB[20] => onebitfulladder:IFF1:20:firstrow.input2
data_operandB[21] => onebitfulladder:IFF1:21:firstrow.input2
data_operandB[22] => onebitfulladder:IFF1:22:firstrow.input2
data_operandB[23] => onebitfulladder:IFF1:23:firstrow.input2
data_operandB[24] => onebitfulladder:IFF1:24:firstrow.input2
data_operandB[25] => onebitfulladder:IFF1:25:firstrow.input2
data_operandB[26] => onebitfulladder:IFF1:26:firstrow.input2
data_operandB[27] => onebitfulladder:IFF1:27:firstrow.input2
data_operandB[28] => onebitfulladder:IFF1:28:firstrow.input2
data_operandB[29] => onebitfulladder:IFF1:29:firstrow.input2
data_operandB[30] => onebitfulladder:IFF1:30:firstrow.input2
data_operandB[31] => onebitfulladder:IFF1:31:firstrow.input2
data_operandC[0] => onebitfulladder:IFF1:0:firstrow.carryin
data_operandC[1] => onebitfulladder:IFF1:1:firstrow.carryin
data_operandC[2] => onebitfulladder:IFF1:2:firstrow.carryin
data_operandC[3] => onebitfulladder:IFF1:3:firstrow.carryin
data_operandC[4] => onebitfulladder:IFF1:4:firstrow.carryin
data_operandC[5] => onebitfulladder:IFF1:5:firstrow.carryin
data_operandC[6] => onebitfulladder:IFF1:6:firstrow.carryin
data_operandC[7] => onebitfulladder:IFF1:7:firstrow.carryin
data_operandC[8] => onebitfulladder:IFF1:8:firstrow.carryin
data_operandC[9] => onebitfulladder:IFF1:9:firstrow.carryin
data_operandC[10] => onebitfulladder:IFF1:10:firstrow.carryin
data_operandC[11] => onebitfulladder:IFF1:11:firstrow.carryin
data_operandC[12] => onebitfulladder:IFF1:12:firstrow.carryin
data_operandC[13] => onebitfulladder:IFF1:13:firstrow.carryin
data_operandC[14] => onebitfulladder:IFF1:14:firstrow.carryin
data_operandC[15] => onebitfulladder:IFF1:15:firstrow.carryin
data_operandC[16] => onebitfulladder:IFF1:16:firstrow.carryin
data_operandC[17] => onebitfulladder:IFF1:17:firstrow.carryin
data_operandC[18] => onebitfulladder:IFF1:18:firstrow.carryin
data_operandC[19] => onebitfulladder:IFF1:19:firstrow.carryin
data_operandC[20] => onebitfulladder:IFF1:20:firstrow.carryin
data_operandC[21] => onebitfulladder:IFF1:21:firstrow.carryin
data_operandC[22] => onebitfulladder:IFF1:22:firstrow.carryin
data_operandC[23] => onebitfulladder:IFF1:23:firstrow.carryin
data_operandC[24] => onebitfulladder:IFF1:24:firstrow.carryin
data_operandC[25] => onebitfulladder:IFF1:25:firstrow.carryin
data_operandC[26] => onebitfulladder:IFF1:26:firstrow.carryin
data_operandC[27] => onebitfulladder:IFF1:27:firstrow.carryin
data_operandC[28] => onebitfulladder:IFF1:28:firstrow.carryin
data_operandC[29] => onebitfulladder:IFF1:29:firstrow.carryin
data_operandC[30] => onebitfulladder:IFF1:30:firstrow.carryin
data_operandC[31] => onebitfulladder:IFF1:31:firstrow.carryin
data_result[0] <= onebitadder:IFF2:31:IFF3:0:G1:G4:halfadder2.sum
data_result[1] <= onebitadder:IFF2:30:IFF3:0:G2:halfadder3.sum
data_result[2] <= onebitadder:IFF2:29:IFF3:0:G2:halfadder3.sum
data_result[3] <= onebitadder:IFF2:28:IFF3:0:G2:halfadder3.sum
data_result[4] <= onebitadder:IFF2:27:IFF3:0:G2:halfadder3.sum
data_result[5] <= onebitadder:IFF2:26:IFF3:0:G2:halfadder3.sum
data_result[6] <= onebitadder:IFF2:25:IFF3:0:G2:halfadder3.sum
data_result[7] <= onebitadder:IFF2:24:IFF3:0:G2:halfadder3.sum
data_result[8] <= onebitadder:IFF2:23:IFF3:0:G2:halfadder3.sum
data_result[9] <= onebitadder:IFF2:22:IFF3:0:G2:halfadder3.sum
data_result[10] <= onebitadder:IFF2:21:IFF3:0:G2:halfadder3.sum
data_result[11] <= onebitadder:IFF2:20:IFF3:0:G2:halfadder3.sum
data_result[12] <= onebitadder:IFF2:19:IFF3:0:G2:halfadder3.sum
data_result[13] <= onebitadder:IFF2:18:IFF3:0:G2:halfadder3.sum
data_result[14] <= onebitadder:IFF2:17:IFF3:0:G2:halfadder3.sum
data_result[15] <= onebitadder:IFF2:16:IFF3:0:G2:halfadder3.sum
data_result[16] <= onebitadder:IFF2:15:IFF3:0:G2:halfadder3.sum
data_result[17] <= onebitadder:IFF2:14:IFF3:0:G2:halfadder3.sum
data_result[18] <= onebitadder:IFF2:13:IFF3:0:G2:halfadder3.sum
data_result[19] <= onebitadder:IFF2:12:IFF3:0:G2:halfadder3.sum
data_result[20] <= onebitadder:IFF2:11:IFF3:0:G2:halfadder3.sum
data_result[21] <= onebitadder:IFF2:10:IFF3:0:G2:halfadder3.sum
data_result[22] <= onebitadder:IFF2:9:IFF3:0:G2:halfadder3.sum
data_result[23] <= onebitadder:IFF2:8:IFF3:0:G2:halfadder3.sum
data_result[24] <= onebitadder:IFF2:7:IFF3:0:G2:halfadder3.sum
data_result[25] <= onebitadder:IFF2:6:IFF3:0:G2:halfadder3.sum
data_result[26] <= onebitadder:IFF2:5:IFF3:0:G2:halfadder3.sum
data_result[27] <= onebitadder:IFF2:4:IFF3:0:G2:halfadder3.sum
data_result[28] <= onebitadder:IFF2:3:IFF3:0:G2:halfadder3.sum
data_result[29] <= onebitadder:IFF2:2:IFF3:0:G2:halfadder3.sum
data_result[30] <= onebitadder:IFF2:1:IFF3:0:G2:halfadder3.sum
data_result[31] <= onebitadder:IFF2:0:IFF3:0:G2:halfadder3.sum
carryout <= cobuffer~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:31:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:30:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:29:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:28:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:27:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:26:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:25:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:24:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:23:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:22:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:21:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:20:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:19:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:18:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:17:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:16:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:15:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:14:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:13:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:12:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:11:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:10:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:9:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:8:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:7:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:6:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:5:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:4:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:3:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:2:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:1:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitfulladder:\IFF1:0:firstrow
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:31:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:30:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:29:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:28:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:26:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:25:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:24:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:23:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:22:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:20:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:19:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:18:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:17:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:11:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:10:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:9:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:7:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:6:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:31:IFF3:0:G1:G4:halfadder2
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:30:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:26:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:25:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:24:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:23:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:22:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:21:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:20:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:19:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:18:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:17:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:16:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:14:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:12:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:9:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:8:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:7:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:6:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:4:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:4:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|three_inputs_adder:pc_add_1_add_N|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|input_ctrl:input_control
clock => check[31].CLK
clock => check[30].CLK
clock => check[29].CLK
clock => check[28].CLK
clock => check[27].CLK
clock => check[26].CLK
clock => check[25].CLK
clock => check[24].CLK
clock => check[23].CLK
clock => check[22].CLK
clock => check[21].CLK
clock => check[20].CLK
clock => check[19].CLK
clock => check[18].CLK
clock => check[17].CLK
clock => check[16].CLK
clock => check[15].CLK
clock => check[14].CLK
clock => check[13].CLK
clock => check[12].CLK
clock => check[11].CLK
clock => check[10].CLK
clock => check[9].CLK
clock => check[8].CLK
clock => check[7].CLK
clock => check[6].CLK
clock => check[5].CLK
clock => check[4].CLK
clock => check[3].CLK
clock => check[2].CLK
clock => check[1].CLK
clock => check[0].CLK
keyboard_in[0] => process_0~2.IN0
keyboard_in[0] => process_0~6.IN1
keyboard_in[1] => process_0~1.IN0
keyboard_in[1] => process_0~5.IN1
keyboard_in[2] => process_0~0.IN1
keyboard_in[2] => process_0~4.IN1
keyboard_in[3] => process_0~0.IN0
keyboard_in[3] => process_0~3.IN0
clearup => goup~reg0.CLK
cleardown => godown~reg0.CLK
clearleft => goleft~reg0.CLK
clearright => goright~reg0.CLK
goup <= goup~reg0.DB_MAX_OUTPUT_PORT_TYPE
godown <= godown~reg0.DB_MAX_OUTPUT_PORT_TYPE
goleft <= goleft~reg0.DB_MAX_OUTPUT_PORT_TYPE
goright <= goright~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|decoder_6:decode
bin[0] => output~75.IN0
bin[0] => output~70.IN0
bin[0] => output~67.IN0
bin[0] => output~63.IN0
bin[0] => output~60.IN0
bin[0] => output~54.IN0
bin[0] => output~51.IN0
bin[0] => output~47.IN0
bin[0] => output~44.IN0
bin[0] => output~39.IN0
bin[0] => output~36.IN0
bin[0] => output~32.IN0
bin[0] => output~29.IN0
bin[0] => output~23.IN0
bin[0] => output~20.IN0
bin[0] => output~16.IN0
bin[0] => output~13.IN0
bin[0] => output~8.IN0
bin[0] => output~5.IN0
bin[0] => output~1.IN1
bin[0] => output~2.IN0
bin[0] => output~6.IN0
bin[0] => output~9.IN0
bin[0] => output~14.IN0
bin[0] => output~17.IN0
bin[0] => output~21.IN0
bin[0] => output~24.IN0
bin[0] => output~30.IN0
bin[0] => output~33.IN0
bin[0] => output~37.IN0
bin[0] => output~40.IN0
bin[0] => output~45.IN0
bin[0] => output~48.IN0
bin[0] => output~52.IN0
bin[0] => output~55.IN0
bin[0] => output~61.IN0
bin[0] => output~64.IN0
bin[0] => output~68.IN0
bin[0] => output~71.IN0
bin[0] => output~80.IN0
bin[1] => output~74.IN0
bin[1] => output~66.IN0
bin[1] => output~59.IN0
bin[1] => output~50.IN0
bin[1] => output~43.IN0
bin[1] => output~35.IN0
bin[1] => output~28.IN0
bin[1] => output~19.IN0
bin[1] => output~12.IN0
bin[1] => output~4.IN1
bin[1] => output~0.IN1
bin[1] => output~7.IN0
bin[1] => output~15.IN0
bin[1] => output~22.IN0
bin[1] => output~31.IN0
bin[1] => output~38.IN0
bin[1] => output~46.IN0
bin[1] => output~53.IN0
bin[1] => output~62.IN0
bin[1] => output~69.IN0
bin[1] => output~79.IN0
bin[2] => output~73.IN0
bin[2] => output~58.IN0
bin[2] => output~42.IN0
bin[2] => output~27.IN0
bin[2] => output~11.IN1
bin[2] => output~3.IN1
bin[2] => output~18.IN0
bin[2] => output~34.IN0
bin[2] => output~49.IN0
bin[2] => output~65.IN0
bin[2] => output~78.IN0
bin[3] => output~77.IN0
bin[3] => output~57.IN0
bin[3] => output~26.IN1
bin[3] => output~10.IN1
bin[3] => output~41.IN0
bin[3] => output~72.IN0
bin[4] => output~56.IN1
bin[4] => output~25.IN1
bin[4] => output~76.IN1
bin[5] => output~76.IN0
bin[5] => output~25.IN0
bin[5] => output~56.IN0
output[1] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~2.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~8.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output~13.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output~17.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output~20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output~21.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output~23.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output~24.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output~29.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output~30.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output~32.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output~33.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output~36.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output~37.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output~39.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output~40.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output~44.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output~45.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output~47.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output~48.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output~51.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output~52.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output~54.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output~55.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output~60.DB_MAX_OUTPUT_PORT_TYPE
output[32] <= output~61.DB_MAX_OUTPUT_PORT_TYPE
output[33] <= output~63.DB_MAX_OUTPUT_PORT_TYPE
output[34] <= output~64.DB_MAX_OUTPUT_PORT_TYPE
output[35] <= output~67.DB_MAX_OUTPUT_PORT_TYPE
output[36] <= output~68.DB_MAX_OUTPUT_PORT_TYPE
output[37] <= output~70.DB_MAX_OUTPUT_PORT_TYPE
output[38] <= output~71.DB_MAX_OUTPUT_PORT_TYPE
output[39] <= output~75.DB_MAX_OUTPUT_PORT_TYPE
output[40] <= output~80.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control
clock => assert_signal:assert6.clock
clock => assert_signal:assert10.clock
clock => assert_signal:assert11.clock
clock => assert_signal:assert4.clock
clock => assert_signal:assert3.clock
clock => assert_signal:assert13.clock
clock => assert_signal:assert2.clock
clock => assert_signal:assert7.clock
clock => assert_signal:assert1.clock
clock => assert_signal:assert5.clock
clock => assert_signal:assert12.clock
clock => assert_signal:assert8.clock
clock => assert_signal:assert14.clock
clock => assert_signal:assert9.clock
led_id[1] => led_c1~0.IN0
led_id[1] => led_r1~0.IN1
led_id[2] => led_c2~0.IN0
led_id[2] => led_r1~0.IN0
led_id[3] => led_c3~0.IN0
led_id[3] => led_r1~1.IN1
led_id[4] => led_c4~0.IN0
led_id[4] => led_r1~2.IN1
led_id[5] => led_c5~0.IN0
led_id[5] => led_r1.IN1
led_id[6] => led_c1~0.IN1
led_id[6] => led_r2~0.IN1
led_id[7] => led_c2~0.IN1
led_id[7] => led_r2~0.IN0
led_id[8] => led_c3~0.IN1
led_id[8] => led_r2~1.IN1
led_id[9] => led_c4~0.IN1
led_id[9] => led_r2~2.IN1
led_id[10] => led_c5~0.IN1
led_id[10] => led_r2.IN1
led_id[11] => led_c1~1.IN0
led_id[11] => led_r3~0.IN1
led_id[12] => led_c2~1.IN0
led_id[12] => led_r3~0.IN0
led_id[13] => led_c3~1.IN0
led_id[13] => led_r3~1.IN1
led_id[14] => led_c4~1.IN0
led_id[14] => led_r3~2.IN1
led_id[15] => led_c5~1.IN0
led_id[15] => led_r3.IN1
led_id[16] => led_c1~2.IN0
led_id[16] => led_r4~0.IN1
led_id[17] => led_c2~2.IN0
led_id[17] => led_r4~0.IN0
led_id[18] => led_c3~2.IN0
led_id[18] => led_r4~1.IN1
led_id[19] => led_c4~2.IN0
led_id[19] => led_r4~2.IN1
led_id[20] => led_c5~2.IN0
led_id[20] => led_r4.IN1
led_id[21] => led_c1~3.IN0
led_id[21] => led_r5~0.IN1
led_id[22] => led_c2~3.IN0
led_id[22] => led_r5~0.IN0
led_id[23] => led_c3~3.IN0
led_id[23] => led_r5~1.IN1
led_id[24] => led_c4~3.IN0
led_id[24] => led_r5~2.IN1
led_id[25] => led_c5~3.IN0
led_id[25] => led_r5.IN1
led_id[26] => led_c1~4.IN0
led_id[26] => led_r6~0.IN1
led_id[27] => led_c2~4.IN0
led_id[27] => led_r6~0.IN0
led_id[28] => led_c3~4.IN0
led_id[28] => led_r6~1.IN1
led_id[29] => led_c4~4.IN0
led_id[29] => led_r6~2.IN1
led_id[30] => led_c5~4.IN0
led_id[30] => led_r6.IN1
led_id[31] => led_c1~5.IN0
led_id[31] => led_r7~0.IN1
led_id[32] => led_c2~5.IN0
led_id[32] => led_r7~0.IN0
led_id[33] => led_c3~5.IN0
led_id[33] => led_r7~1.IN1
led_id[34] => led_c4~5.IN0
led_id[34] => led_r7~2.IN1
led_id[35] => led_c5~5.IN0
led_id[35] => led_r7.IN1
led_id[36] => led_c1.IN0
led_id[36] => led_r8~0.IN1
led_id[37] => led_c2.IN0
led_id[37] => led_r8~0.IN0
led_id[38] => led_c3.IN0
led_id[38] => led_r8~1.IN1
led_id[39] => led_c4.IN0
led_id[39] => led_r8~2.IN1
led_id[40] => led_c5.IN0
led_id[40] => led_r8.IN1
enable => comb~13.IN0
enable => comb~12.IN0
enable => comb~11.IN0
enable => comb~10.IN0
enable => comb~9.IN0
enable => comb~8.IN0
enable => comb~7.IN0
enable => comb~6.IN0
enable => comb~5.IN0
enable => comb~4.IN0
enable => comb~3.IN0
enable => comb~2.IN0
enable => comb~1.IN0
enable => comb~0.IN0
ctrl_on => assert_signal:assert2.assert_on
ctrl_on => assert_signal:assert7.assert_on
ctrl_on => assert_signal:assert1.assert_on
ctrl_on => assert_signal:assert5.assert_on
ctrl_on => assert_signal:assert12.assert_on
ctrl_on => assert_signal:assert8.assert_on
ctrl_on => assert_signal:assert14.assert_on
ctrl_on => assert_signal:assert9.assert_on
ctrl_on => assert_signal:assert13.assert_on
ctrl_on => assert_signal:assert3.assert_on
ctrl_on => assert_signal:assert4.assert_on
ctrl_on => assert_signal:assert11.assert_on
ctrl_on => assert_signal:assert10.assert_on
ctrl_on => assert_signal:assert6.assert_on
reset => assert_signal:assert6.reset
reset => assert_signal:assert10.reset
reset => assert_signal:assert11.reset
reset => assert_signal:assert4.reset
reset => assert_signal:assert3.reset
reset => assert_signal:assert13.reset
reset => assert_signal:assert2.reset
reset => assert_signal:assert7.reset
reset => assert_signal:assert1.reset
reset => assert_signal:assert5.reset
reset => assert_signal:assert12.reset
reset => assert_signal:assert8.reset
reset => assert_signal:assert14.reset
reset => assert_signal:assert9.reset
pin[1] <= assert_signal:assert1.output
pin[2] <= assert_signal:assert2.output
pin[3] <= assert_signal:assert3.output
pin[4] <= assert_signal:assert4.output
pin[5] <= assert_signal:assert5.output
pin[6] <= assert_signal:assert6.output
pin[7] <= assert_signal:assert7.output
pin[8] <= assert_signal:assert8.output
pin[9] <= assert_signal:assert9.output
pin[10] <= assert_signal:assert10.output
pin[11] <= assert_signal:assert11.output
pin[12] <= assert_signal:assert12.output
pin[13] <= assert_signal:assert13.output
pin[14] <= assert_signal:assert14.output


|processor|led_ctrl:output_control|assert_signal:assert9
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert14
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert8
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert12
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert5
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert1
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert7
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert2
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert13
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert3
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert4
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert11
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert10
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|led_ctrl:output_control|assert_signal:assert6
clock => output~reg0.CLK
preset_val => output~reg0.ADATA
enable => set[31].CLK
enable => set[30].CLK
enable => set[29].CLK
enable => set[28].CLK
enable => set[27].CLK
enable => set[26].CLK
enable => set[25].CLK
enable => set[24].CLK
enable => set[23].CLK
enable => set[22].CLK
enable => set[21].CLK
enable => set[20].CLK
enable => set[19].CLK
enable => set[18].CLK
enable => set[17].CLK
enable => set[16].CLK
enable => set[15].CLK
enable => set[14].CLK
enable => set[13].CLK
enable => set[12].CLK
enable => set[11].CLK
enable => set[10].CLK
enable => set[9].CLK
enable => set[8].CLK
enable => set[7].CLK
enable => set[6].CLK
enable => set[5].CLK
enable => set[4].CLK
enable => set[3].CLK
enable => set[2].CLK
enable => set[1].CLK
enable => set[0].CLK
enable => output~reg0.ENA
assert_on => output~reg0.DATAIN
reset => set[31].ACLR
reset => set[30].ACLR
reset => set[29].ACLR
reset => set[28].ACLR
reset => set[27].ACLR
reset => set[26].ACLR
reset => set[25].ACLR
reset => set[24].ACLR
reset => set[23].ACLR
reset => set[22].ACLR
reset => set[21].ACLR
reset => set[20].ACLR
reset => set[19].ACLR
reset => set[18].ACLR
reset => set[17].ACLR
reset => set[16].ACLR
reset => set[15].ACLR
reset => set[14].ACLR
reset => set[13].ACLR
reset => set[12].ACLR
reset => set[11].ACLR
reset => set[10].ACLR
reset => set[9].ACLR
reset => set[8].ACLR
reset => set[7].ACLR
reset => set[6].ACLR
reset => set[5].ACLR
reset => set[4].ACLR
reset => set[3].ACLR
reset => set[2].ACLR
reset => set[1].ACLR
reset => set[0].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare
data_operandA[0] => carrysaveadder:subtraction.data_operandA[0]
data_operandA[1] => carrysaveadder:subtraction.data_operandA[1]
data_operandA[2] => carrysaveadder:subtraction.data_operandA[2]
data_operandA[3] => carrysaveadder:subtraction.data_operandA[3]
data_operandA[4] => carrysaveadder:subtraction.data_operandA[4]
data_operandA[5] => carrysaveadder:subtraction.data_operandA[5]
data_operandA[6] => carrysaveadder:subtraction.data_operandA[6]
data_operandA[7] => carrysaveadder:subtraction.data_operandA[7]
data_operandA[8] => carrysaveadder:subtraction.data_operandA[8]
data_operandA[9] => carrysaveadder:subtraction.data_operandA[9]
data_operandA[10] => carrysaveadder:subtraction.data_operandA[10]
data_operandA[11] => carrysaveadder:subtraction.data_operandA[11]
data_operandA[12] => carrysaveadder:subtraction.data_operandA[12]
data_operandA[13] => carrysaveadder:subtraction.data_operandA[13]
data_operandA[14] => carrysaveadder:subtraction.data_operandA[14]
data_operandA[15] => carrysaveadder:subtraction.data_operandA[15]
data_operandA[16] => carrysaveadder:subtraction.data_operandA[16]
data_operandA[17] => carrysaveadder:subtraction.data_operandA[17]
data_operandA[18] => carrysaveadder:subtraction.data_operandA[18]
data_operandA[19] => carrysaveadder:subtraction.data_operandA[19]
data_operandA[20] => carrysaveadder:subtraction.data_operandA[20]
data_operandA[21] => carrysaveadder:subtraction.data_operandA[21]
data_operandA[22] => carrysaveadder:subtraction.data_operandA[22]
data_operandA[23] => carrysaveadder:subtraction.data_operandA[23]
data_operandA[24] => carrysaveadder:subtraction.data_operandA[24]
data_operandA[25] => carrysaveadder:subtraction.data_operandA[25]
data_operandA[26] => carrysaveadder:subtraction.data_operandA[26]
data_operandA[27] => carrysaveadder:subtraction.data_operandA[27]
data_operandA[28] => carrysaveadder:subtraction.data_operandA[28]
data_operandA[29] => carrysaveadder:subtraction.data_operandA[29]
data_operandA[30] => carrysaveadder:subtraction.data_operandA[30]
data_operandA[31] => carrysaveadder:subtraction.data_operandA[31]
data_operandB[0] => carrysaveadder:subtraction.data_operandB[0]
data_operandB[1] => carrysaveadder:subtraction.data_operandB[1]
data_operandB[2] => carrysaveadder:subtraction.data_operandB[2]
data_operandB[3] => carrysaveadder:subtraction.data_operandB[3]
data_operandB[4] => carrysaveadder:subtraction.data_operandB[4]
data_operandB[5] => carrysaveadder:subtraction.data_operandB[5]
data_operandB[6] => carrysaveadder:subtraction.data_operandB[6]
data_operandB[7] => carrysaveadder:subtraction.data_operandB[7]
data_operandB[8] => carrysaveadder:subtraction.data_operandB[8]
data_operandB[9] => carrysaveadder:subtraction.data_operandB[9]
data_operandB[10] => carrysaveadder:subtraction.data_operandB[10]
data_operandB[11] => carrysaveadder:subtraction.data_operandB[11]
data_operandB[12] => carrysaveadder:subtraction.data_operandB[12]
data_operandB[13] => carrysaveadder:subtraction.data_operandB[13]
data_operandB[14] => carrysaveadder:subtraction.data_operandB[14]
data_operandB[15] => carrysaveadder:subtraction.data_operandB[15]
data_operandB[16] => carrysaveadder:subtraction.data_operandB[16]
data_operandB[17] => carrysaveadder:subtraction.data_operandB[17]
data_operandB[18] => carrysaveadder:subtraction.data_operandB[18]
data_operandB[19] => carrysaveadder:subtraction.data_operandB[19]
data_operandB[20] => carrysaveadder:subtraction.data_operandB[20]
data_operandB[21] => carrysaveadder:subtraction.data_operandB[21]
data_operandB[22] => carrysaveadder:subtraction.data_operandB[22]
data_operandB[23] => carrysaveadder:subtraction.data_operandB[23]
data_operandB[24] => carrysaveadder:subtraction.data_operandB[24]
data_operandB[25] => carrysaveadder:subtraction.data_operandB[25]
data_operandB[26] => carrysaveadder:subtraction.data_operandB[26]
data_operandB[27] => carrysaveadder:subtraction.data_operandB[27]
data_operandB[28] => carrysaveadder:subtraction.data_operandB[28]
data_operandB[29] => carrysaveadder:subtraction.data_operandB[29]
data_operandB[30] => carrysaveadder:subtraction.data_operandB[30]
data_operandB[31] => carrysaveadder:subtraction.data_operandB[31]
not_equal <= buff~0.DB_MAX_OUTPUT_PORT_TYPE
less_than <= carrysaveadder:subtraction.data_result[31]


|processor|comparator_32:compare|carrysaveadder:subtraction
data_operandA[0] => onebitadder:IFF1:0:firstrow.input1
data_operandA[1] => onebitadder:IFF1:1:firstrow.input1
data_operandA[2] => onebitadder:IFF1:2:firstrow.input1
data_operandA[3] => onebitadder:IFF1:3:firstrow.input1
data_operandA[4] => onebitadder:IFF1:4:firstrow.input1
data_operandA[5] => onebitadder:IFF1:5:firstrow.input1
data_operandA[6] => onebitadder:IFF1:6:firstrow.input1
data_operandA[7] => onebitadder:IFF1:7:firstrow.input1
data_operandA[8] => onebitadder:IFF1:8:firstrow.input1
data_operandA[9] => onebitadder:IFF1:9:firstrow.input1
data_operandA[10] => onebitadder:IFF1:10:firstrow.input1
data_operandA[11] => onebitadder:IFF1:11:firstrow.input1
data_operandA[12] => onebitadder:IFF1:12:firstrow.input1
data_operandA[13] => onebitadder:IFF1:13:firstrow.input1
data_operandA[14] => onebitadder:IFF1:14:firstrow.input1
data_operandA[15] => onebitadder:IFF1:15:firstrow.input1
data_operandA[16] => onebitadder:IFF1:16:firstrow.input1
data_operandA[17] => onebitadder:IFF1:17:firstrow.input1
data_operandA[18] => onebitadder:IFF1:18:firstrow.input1
data_operandA[19] => onebitadder:IFF1:19:firstrow.input1
data_operandA[20] => onebitadder:IFF1:20:firstrow.input1
data_operandA[21] => onebitadder:IFF1:21:firstrow.input1
data_operandA[22] => onebitadder:IFF1:22:firstrow.input1
data_operandA[23] => onebitadder:IFF1:23:firstrow.input1
data_operandA[24] => onebitadder:IFF1:24:firstrow.input1
data_operandA[25] => onebitadder:IFF1:25:firstrow.input1
data_operandA[26] => onebitadder:IFF1:26:firstrow.input1
data_operandA[27] => onebitadder:IFF1:27:firstrow.input1
data_operandA[28] => onebitadder:IFF1:28:firstrow.input1
data_operandA[29] => onebitadder:IFF1:29:firstrow.input1
data_operandA[30] => onebitadder:IFF1:30:firstrow.input1
data_operandA[31] => onebitadder:IFF1:31:firstrow.input1
data_operandB[0] => opB_buffer[0].IN1
data_operandB[1] => opB_buffer[1].IN1
data_operandB[2] => opB_buffer[2].IN1
data_operandB[3] => opB_buffer[3].IN1
data_operandB[4] => opB_buffer[4].IN1
data_operandB[5] => opB_buffer[5].IN1
data_operandB[6] => opB_buffer[6].IN1
data_operandB[7] => opB_buffer[7].IN1
data_operandB[8] => opB_buffer[8].IN1
data_operandB[9] => opB_buffer[9].IN1
data_operandB[10] => opB_buffer[10].IN1
data_operandB[11] => opB_buffer[11].IN1
data_operandB[12] => opB_buffer[12].IN1
data_operandB[13] => opB_buffer[13].IN1
data_operandB[14] => opB_buffer[14].IN1
data_operandB[15] => opB_buffer[15].IN1
data_operandB[16] => opB_buffer[16].IN1
data_operandB[17] => opB_buffer[17].IN1
data_operandB[18] => opB_buffer[18].IN1
data_operandB[19] => opB_buffer[19].IN1
data_operandB[20] => opB_buffer[20].IN1
data_operandB[21] => opB_buffer[21].IN1
data_operandB[22] => opB_buffer[22].IN1
data_operandB[23] => opB_buffer[23].IN1
data_operandB[24] => opB_buffer[24].IN1
data_operandB[25] => opB_buffer[25].IN1
data_operandB[26] => opB_buffer[26].IN1
data_operandB[27] => opB_buffer[27].IN1
data_operandB[28] => opB_buffer[28].IN1
data_operandB[29] => opB_buffer[29].IN1
data_operandB[30] => opB_buffer[30].IN1
data_operandB[31] => opB_buffer[31].IN0
carryin => co_buffer.IN1
data_result[0] <= onebitadder:IFF2:31:IFF3:0:G1:G4:halfadder2.sum
data_result[1] <= onebitadder:IFF2:30:IFF3:0:G2:halfadder3.sum
data_result[2] <= onebitadder:IFF2:29:IFF3:0:G2:halfadder3.sum
data_result[3] <= onebitadder:IFF2:28:IFF3:0:G2:halfadder3.sum
data_result[4] <= onebitadder:IFF2:27:IFF3:0:G2:halfadder3.sum
data_result[5] <= onebitadder:IFF2:26:IFF3:0:G2:halfadder3.sum
data_result[6] <= onebitadder:IFF2:25:IFF3:0:G2:halfadder3.sum
data_result[7] <= onebitadder:IFF2:24:IFF3:0:G2:halfadder3.sum
data_result[8] <= onebitadder:IFF2:23:IFF3:0:G2:halfadder3.sum
data_result[9] <= onebitadder:IFF2:22:IFF3:0:G2:halfadder3.sum
data_result[10] <= onebitadder:IFF2:21:IFF3:0:G2:halfadder3.sum
data_result[11] <= onebitadder:IFF2:20:IFF3:0:G2:halfadder3.sum
data_result[12] <= onebitadder:IFF2:19:IFF3:0:G2:halfadder3.sum
data_result[13] <= onebitadder:IFF2:18:IFF3:0:G2:halfadder3.sum
data_result[14] <= onebitadder:IFF2:17:IFF3:0:G2:halfadder3.sum
data_result[15] <= onebitadder:IFF2:16:IFF3:0:G2:halfadder3.sum
data_result[16] <= onebitadder:IFF2:15:IFF3:0:G2:halfadder3.sum
data_result[17] <= onebitadder:IFF2:14:IFF3:0:G2:halfadder3.sum
data_result[18] <= onebitadder:IFF2:13:IFF3:0:G2:halfadder3.sum
data_result[19] <= onebitadder:IFF2:12:IFF3:0:G2:halfadder3.sum
data_result[20] <= onebitadder:IFF2:11:IFF3:0:G2:halfadder3.sum
data_result[21] <= onebitadder:IFF2:10:IFF3:0:G2:halfadder3.sum
data_result[22] <= onebitadder:IFF2:9:IFF3:0:G2:halfadder3.sum
data_result[23] <= onebitadder:IFF2:8:IFF3:0:G2:halfadder3.sum
data_result[24] <= onebitadder:IFF2:7:IFF3:0:G2:halfadder3.sum
data_result[25] <= onebitadder:IFF2:6:IFF3:0:G2:halfadder3.sum
data_result[26] <= onebitadder:IFF2:5:IFF3:0:G2:halfadder3.sum
data_result[27] <= onebitadder:IFF2:4:IFF3:0:G2:halfadder3.sum
data_result[28] <= onebitadder:IFF2:3:IFF3:0:G2:halfadder3.sum
data_result[29] <= onebitadder:IFF2:2:IFF3:0:G2:halfadder3.sum
data_result[30] <= onebitadder:IFF2:1:IFF3:0:G2:halfadder3.sum
data_result[31] <= onebitadder:IFF2:0:IFF3:0:G2:halfadder3.sum
carryout <= cobuffer~0.DB_MAX_OUTPUT_PORT_TYPE
subtract => co_buffer.IN0
subtract => opB_buffer[0].IN0
subtract => opB_buffer[1].IN0
subtract => opB_buffer[2].IN0
subtract => opB_buffer[3].IN0
subtract => opB_buffer[4].IN0
subtract => opB_buffer[5].IN0
subtract => opB_buffer[6].IN0
subtract => opB_buffer[7].IN0
subtract => opB_buffer[8].IN0
subtract => opB_buffer[9].IN0
subtract => opB_buffer[10].IN0
subtract => opB_buffer[11].IN0
subtract => opB_buffer[12].IN0
subtract => opB_buffer[13].IN0
subtract => opB_buffer[14].IN0
subtract => opB_buffer[15].IN0
subtract => opB_buffer[16].IN0
subtract => opB_buffer[17].IN0
subtract => opB_buffer[18].IN0
subtract => opB_buffer[19].IN0
subtract => opB_buffer[20].IN0
subtract => opB_buffer[21].IN0
subtract => opB_buffer[22].IN0
subtract => opB_buffer[23].IN0
subtract => opB_buffer[24].IN0
subtract => opB_buffer[25].IN0
subtract => opB_buffer[26].IN0
subtract => opB_buffer[27].IN0
subtract => opB_buffer[28].IN0
subtract => opB_buffer[29].IN0
subtract => opB_buffer[30].IN0
subtract => opB_buffer[31].IN1


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:31:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:30:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:29:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:28:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:27:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:26:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:25:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:24:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:23:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:22:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:21:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:20:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:19:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:18:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:17:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:16:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:15:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:14:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:13:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:12:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:11:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:10:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:9:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:8:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:7:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:6:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:5:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:4:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:3:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:2:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:1:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF1:0:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:31:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:30:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:29:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:28:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:26:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:25:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:24:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:23:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:22:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:20:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:19:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:18:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:17:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:11:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:10:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:9:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:7:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:6:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:0:G1:G4:halfadder2
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:30:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:4:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:4:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|imem:instr_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processor|imem:instr_memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7h81:auto_generated.address_a[0]
address_a[1] => altsyncram_7h81:auto_generated.address_a[1]
address_a[2] => altsyncram_7h81:auto_generated.address_a[2]
address_a[3] => altsyncram_7h81:auto_generated.address_a[3]
address_a[4] => altsyncram_7h81:auto_generated.address_a[4]
address_a[5] => altsyncram_7h81:auto_generated.address_a[5]
address_a[6] => altsyncram_7h81:auto_generated.address_a[6]
address_a[7] => altsyncram_7h81:auto_generated.address_a[7]
address_a[8] => altsyncram_7h81:auto_generated.address_a[8]
address_a[9] => altsyncram_7h81:auto_generated.address_a[9]
address_a[10] => altsyncram_7h81:auto_generated.address_a[10]
address_a[11] => altsyncram_7h81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7h81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7h81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7h81:auto_generated.q_a[0]
q_a[1] <= altsyncram_7h81:auto_generated.q_a[1]
q_a[2] <= altsyncram_7h81:auto_generated.q_a[2]
q_a[3] <= altsyncram_7h81:auto_generated.q_a[3]
q_a[4] <= altsyncram_7h81:auto_generated.q_a[4]
q_a[5] <= altsyncram_7h81:auto_generated.q_a[5]
q_a[6] <= altsyncram_7h81:auto_generated.q_a[6]
q_a[7] <= altsyncram_7h81:auto_generated.q_a[7]
q_a[8] <= altsyncram_7h81:auto_generated.q_a[8]
q_a[9] <= altsyncram_7h81:auto_generated.q_a[9]
q_a[10] <= altsyncram_7h81:auto_generated.q_a[10]
q_a[11] <= altsyncram_7h81:auto_generated.q_a[11]
q_a[12] <= altsyncram_7h81:auto_generated.q_a[12]
q_a[13] <= altsyncram_7h81:auto_generated.q_a[13]
q_a[14] <= altsyncram_7h81:auto_generated.q_a[14]
q_a[15] <= altsyncram_7h81:auto_generated.q_a[15]
q_a[16] <= altsyncram_7h81:auto_generated.q_a[16]
q_a[17] <= altsyncram_7h81:auto_generated.q_a[17]
q_a[18] <= altsyncram_7h81:auto_generated.q_a[18]
q_a[19] <= altsyncram_7h81:auto_generated.q_a[19]
q_a[20] <= altsyncram_7h81:auto_generated.q_a[20]
q_a[21] <= altsyncram_7h81:auto_generated.q_a[21]
q_a[22] <= altsyncram_7h81:auto_generated.q_a[22]
q_a[23] <= altsyncram_7h81:auto_generated.q_a[23]
q_a[24] <= altsyncram_7h81:auto_generated.q_a[24]
q_a[25] <= altsyncram_7h81:auto_generated.q_a[25]
q_a[26] <= altsyncram_7h81:auto_generated.q_a[26]
q_a[27] <= altsyncram_7h81:auto_generated.q_a[27]
q_a[28] <= altsyncram_7h81:auto_generated.q_a[28]
q_a[29] <= altsyncram_7h81:auto_generated.q_a[29]
q_a[30] <= altsyncram_7h81:auto_generated.q_a[30]
q_a[31] <= altsyncram_7h81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|processor|dmem:data_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processor|dmem:data_memory|altsyncram:altsyncram_component
wren_a => altsyncram_vqc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vqc1:auto_generated.data_a[0]
data_a[1] => altsyncram_vqc1:auto_generated.data_a[1]
data_a[2] => altsyncram_vqc1:auto_generated.data_a[2]
data_a[3] => altsyncram_vqc1:auto_generated.data_a[3]
data_a[4] => altsyncram_vqc1:auto_generated.data_a[4]
data_a[5] => altsyncram_vqc1:auto_generated.data_a[5]
data_a[6] => altsyncram_vqc1:auto_generated.data_a[6]
data_a[7] => altsyncram_vqc1:auto_generated.data_a[7]
data_a[8] => altsyncram_vqc1:auto_generated.data_a[8]
data_a[9] => altsyncram_vqc1:auto_generated.data_a[9]
data_a[10] => altsyncram_vqc1:auto_generated.data_a[10]
data_a[11] => altsyncram_vqc1:auto_generated.data_a[11]
data_a[12] => altsyncram_vqc1:auto_generated.data_a[12]
data_a[13] => altsyncram_vqc1:auto_generated.data_a[13]
data_a[14] => altsyncram_vqc1:auto_generated.data_a[14]
data_a[15] => altsyncram_vqc1:auto_generated.data_a[15]
data_a[16] => altsyncram_vqc1:auto_generated.data_a[16]
data_a[17] => altsyncram_vqc1:auto_generated.data_a[17]
data_a[18] => altsyncram_vqc1:auto_generated.data_a[18]
data_a[19] => altsyncram_vqc1:auto_generated.data_a[19]
data_a[20] => altsyncram_vqc1:auto_generated.data_a[20]
data_a[21] => altsyncram_vqc1:auto_generated.data_a[21]
data_a[22] => altsyncram_vqc1:auto_generated.data_a[22]
data_a[23] => altsyncram_vqc1:auto_generated.data_a[23]
data_a[24] => altsyncram_vqc1:auto_generated.data_a[24]
data_a[25] => altsyncram_vqc1:auto_generated.data_a[25]
data_a[26] => altsyncram_vqc1:auto_generated.data_a[26]
data_a[27] => altsyncram_vqc1:auto_generated.data_a[27]
data_a[28] => altsyncram_vqc1:auto_generated.data_a[28]
data_a[29] => altsyncram_vqc1:auto_generated.data_a[29]
data_a[30] => altsyncram_vqc1:auto_generated.data_a[30]
data_a[31] => altsyncram_vqc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vqc1:auto_generated.address_a[0]
address_a[1] => altsyncram_vqc1:auto_generated.address_a[1]
address_a[2] => altsyncram_vqc1:auto_generated.address_a[2]
address_a[3] => altsyncram_vqc1:auto_generated.address_a[3]
address_a[4] => altsyncram_vqc1:auto_generated.address_a[4]
address_a[5] => altsyncram_vqc1:auto_generated.address_a[5]
address_a[6] => altsyncram_vqc1:auto_generated.address_a[6]
address_a[7] => altsyncram_vqc1:auto_generated.address_a[7]
address_a[8] => altsyncram_vqc1:auto_generated.address_a[8]
address_a[9] => altsyncram_vqc1:auto_generated.address_a[9]
address_a[10] => altsyncram_vqc1:auto_generated.address_a[10]
address_a[11] => altsyncram_vqc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vqc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vqc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vqc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vqc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vqc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vqc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vqc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vqc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vqc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vqc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vqc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vqc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vqc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vqc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vqc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vqc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vqc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_vqc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_vqc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_vqc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_vqc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_vqc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_vqc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_vqc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_vqc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_vqc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_vqc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_vqc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_vqc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_vqc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_vqc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_vqc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_vqc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processor|alu:alu_compo
data_operandA[0] => carrysaveadder:comp.data_operandA[0]
data_operandA[0] => bitwiseand:op_and.data_operandA[0]
data_operandA[0] => bitwiseor:op_or.data_operandA[0]
data_operandA[0] => ls_32bit:leftshift.data_operandA[0]
data_operandA[0] => rs_32bit:rightshift.data_operandA[0]
data_operandA[0] => carrysaveadder:addsub.data_operandA[0]
data_operandA[1] => carrysaveadder:comp.data_operandA[1]
data_operandA[1] => bitwiseand:op_and.data_operandA[1]
data_operandA[1] => bitwiseor:op_or.data_operandA[1]
data_operandA[1] => ls_32bit:leftshift.data_operandA[1]
data_operandA[1] => rs_32bit:rightshift.data_operandA[1]
data_operandA[1] => carrysaveadder:addsub.data_operandA[1]
data_operandA[2] => carrysaveadder:comp.data_operandA[2]
data_operandA[2] => bitwiseand:op_and.data_operandA[2]
data_operandA[2] => bitwiseor:op_or.data_operandA[2]
data_operandA[2] => ls_32bit:leftshift.data_operandA[2]
data_operandA[2] => rs_32bit:rightshift.data_operandA[2]
data_operandA[2] => carrysaveadder:addsub.data_operandA[2]
data_operandA[3] => carrysaveadder:comp.data_operandA[3]
data_operandA[3] => bitwiseand:op_and.data_operandA[3]
data_operandA[3] => bitwiseor:op_or.data_operandA[3]
data_operandA[3] => ls_32bit:leftshift.data_operandA[3]
data_operandA[3] => rs_32bit:rightshift.data_operandA[3]
data_operandA[3] => carrysaveadder:addsub.data_operandA[3]
data_operandA[4] => carrysaveadder:comp.data_operandA[4]
data_operandA[4] => bitwiseand:op_and.data_operandA[4]
data_operandA[4] => bitwiseor:op_or.data_operandA[4]
data_operandA[4] => ls_32bit:leftshift.data_operandA[4]
data_operandA[4] => rs_32bit:rightshift.data_operandA[4]
data_operandA[4] => carrysaveadder:addsub.data_operandA[4]
data_operandA[5] => carrysaveadder:comp.data_operandA[5]
data_operandA[5] => bitwiseand:op_and.data_operandA[5]
data_operandA[5] => bitwiseor:op_or.data_operandA[5]
data_operandA[5] => ls_32bit:leftshift.data_operandA[5]
data_operandA[5] => rs_32bit:rightshift.data_operandA[5]
data_operandA[5] => carrysaveadder:addsub.data_operandA[5]
data_operandA[6] => carrysaveadder:comp.data_operandA[6]
data_operandA[6] => bitwiseand:op_and.data_operandA[6]
data_operandA[6] => bitwiseor:op_or.data_operandA[6]
data_operandA[6] => ls_32bit:leftshift.data_operandA[6]
data_operandA[6] => rs_32bit:rightshift.data_operandA[6]
data_operandA[6] => carrysaveadder:addsub.data_operandA[6]
data_operandA[7] => carrysaveadder:comp.data_operandA[7]
data_operandA[7] => bitwiseand:op_and.data_operandA[7]
data_operandA[7] => bitwiseor:op_or.data_operandA[7]
data_operandA[7] => ls_32bit:leftshift.data_operandA[7]
data_operandA[7] => rs_32bit:rightshift.data_operandA[7]
data_operandA[7] => carrysaveadder:addsub.data_operandA[7]
data_operandA[8] => carrysaveadder:comp.data_operandA[8]
data_operandA[8] => bitwiseand:op_and.data_operandA[8]
data_operandA[8] => bitwiseor:op_or.data_operandA[8]
data_operandA[8] => ls_32bit:leftshift.data_operandA[8]
data_operandA[8] => rs_32bit:rightshift.data_operandA[8]
data_operandA[8] => carrysaveadder:addsub.data_operandA[8]
data_operandA[9] => carrysaveadder:comp.data_operandA[9]
data_operandA[9] => bitwiseand:op_and.data_operandA[9]
data_operandA[9] => bitwiseor:op_or.data_operandA[9]
data_operandA[9] => ls_32bit:leftshift.data_operandA[9]
data_operandA[9] => rs_32bit:rightshift.data_operandA[9]
data_operandA[9] => carrysaveadder:addsub.data_operandA[9]
data_operandA[10] => carrysaveadder:comp.data_operandA[10]
data_operandA[10] => bitwiseand:op_and.data_operandA[10]
data_operandA[10] => bitwiseor:op_or.data_operandA[10]
data_operandA[10] => ls_32bit:leftshift.data_operandA[10]
data_operandA[10] => rs_32bit:rightshift.data_operandA[10]
data_operandA[10] => carrysaveadder:addsub.data_operandA[10]
data_operandA[11] => carrysaveadder:comp.data_operandA[11]
data_operandA[11] => bitwiseand:op_and.data_operandA[11]
data_operandA[11] => bitwiseor:op_or.data_operandA[11]
data_operandA[11] => ls_32bit:leftshift.data_operandA[11]
data_operandA[11] => rs_32bit:rightshift.data_operandA[11]
data_operandA[11] => carrysaveadder:addsub.data_operandA[11]
data_operandA[12] => carrysaveadder:comp.data_operandA[12]
data_operandA[12] => bitwiseand:op_and.data_operandA[12]
data_operandA[12] => bitwiseor:op_or.data_operandA[12]
data_operandA[12] => ls_32bit:leftshift.data_operandA[12]
data_operandA[12] => rs_32bit:rightshift.data_operandA[12]
data_operandA[12] => carrysaveadder:addsub.data_operandA[12]
data_operandA[13] => carrysaveadder:comp.data_operandA[13]
data_operandA[13] => bitwiseand:op_and.data_operandA[13]
data_operandA[13] => bitwiseor:op_or.data_operandA[13]
data_operandA[13] => ls_32bit:leftshift.data_operandA[13]
data_operandA[13] => rs_32bit:rightshift.data_operandA[13]
data_operandA[13] => carrysaveadder:addsub.data_operandA[13]
data_operandA[14] => carrysaveadder:comp.data_operandA[14]
data_operandA[14] => bitwiseand:op_and.data_operandA[14]
data_operandA[14] => bitwiseor:op_or.data_operandA[14]
data_operandA[14] => ls_32bit:leftshift.data_operandA[14]
data_operandA[14] => rs_32bit:rightshift.data_operandA[14]
data_operandA[14] => carrysaveadder:addsub.data_operandA[14]
data_operandA[15] => carrysaveadder:comp.data_operandA[15]
data_operandA[15] => bitwiseand:op_and.data_operandA[15]
data_operandA[15] => bitwiseor:op_or.data_operandA[15]
data_operandA[15] => ls_32bit:leftshift.data_operandA[15]
data_operandA[15] => rs_32bit:rightshift.data_operandA[15]
data_operandA[15] => carrysaveadder:addsub.data_operandA[15]
data_operandA[16] => carrysaveadder:comp.data_operandA[16]
data_operandA[16] => bitwiseand:op_and.data_operandA[16]
data_operandA[16] => bitwiseor:op_or.data_operandA[16]
data_operandA[16] => ls_32bit:leftshift.data_operandA[16]
data_operandA[16] => rs_32bit:rightshift.data_operandA[16]
data_operandA[16] => carrysaveadder:addsub.data_operandA[16]
data_operandA[17] => carrysaveadder:comp.data_operandA[17]
data_operandA[17] => bitwiseand:op_and.data_operandA[17]
data_operandA[17] => bitwiseor:op_or.data_operandA[17]
data_operandA[17] => ls_32bit:leftshift.data_operandA[17]
data_operandA[17] => rs_32bit:rightshift.data_operandA[17]
data_operandA[17] => carrysaveadder:addsub.data_operandA[17]
data_operandA[18] => carrysaveadder:comp.data_operandA[18]
data_operandA[18] => bitwiseand:op_and.data_operandA[18]
data_operandA[18] => bitwiseor:op_or.data_operandA[18]
data_operandA[18] => ls_32bit:leftshift.data_operandA[18]
data_operandA[18] => rs_32bit:rightshift.data_operandA[18]
data_operandA[18] => carrysaveadder:addsub.data_operandA[18]
data_operandA[19] => carrysaveadder:comp.data_operandA[19]
data_operandA[19] => bitwiseand:op_and.data_operandA[19]
data_operandA[19] => bitwiseor:op_or.data_operandA[19]
data_operandA[19] => ls_32bit:leftshift.data_operandA[19]
data_operandA[19] => rs_32bit:rightshift.data_operandA[19]
data_operandA[19] => carrysaveadder:addsub.data_operandA[19]
data_operandA[20] => carrysaveadder:comp.data_operandA[20]
data_operandA[20] => bitwiseand:op_and.data_operandA[20]
data_operandA[20] => bitwiseor:op_or.data_operandA[20]
data_operandA[20] => ls_32bit:leftshift.data_operandA[20]
data_operandA[20] => rs_32bit:rightshift.data_operandA[20]
data_operandA[20] => carrysaveadder:addsub.data_operandA[20]
data_operandA[21] => carrysaveadder:comp.data_operandA[21]
data_operandA[21] => bitwiseand:op_and.data_operandA[21]
data_operandA[21] => bitwiseor:op_or.data_operandA[21]
data_operandA[21] => ls_32bit:leftshift.data_operandA[21]
data_operandA[21] => rs_32bit:rightshift.data_operandA[21]
data_operandA[21] => carrysaveadder:addsub.data_operandA[21]
data_operandA[22] => carrysaveadder:comp.data_operandA[22]
data_operandA[22] => bitwiseand:op_and.data_operandA[22]
data_operandA[22] => bitwiseor:op_or.data_operandA[22]
data_operandA[22] => ls_32bit:leftshift.data_operandA[22]
data_operandA[22] => rs_32bit:rightshift.data_operandA[22]
data_operandA[22] => carrysaveadder:addsub.data_operandA[22]
data_operandA[23] => carrysaveadder:comp.data_operandA[23]
data_operandA[23] => bitwiseand:op_and.data_operandA[23]
data_operandA[23] => bitwiseor:op_or.data_operandA[23]
data_operandA[23] => ls_32bit:leftshift.data_operandA[23]
data_operandA[23] => rs_32bit:rightshift.data_operandA[23]
data_operandA[23] => carrysaveadder:addsub.data_operandA[23]
data_operandA[24] => carrysaveadder:comp.data_operandA[24]
data_operandA[24] => bitwiseand:op_and.data_operandA[24]
data_operandA[24] => bitwiseor:op_or.data_operandA[24]
data_operandA[24] => ls_32bit:leftshift.data_operandA[24]
data_operandA[24] => rs_32bit:rightshift.data_operandA[24]
data_operandA[24] => carrysaveadder:addsub.data_operandA[24]
data_operandA[25] => carrysaveadder:comp.data_operandA[25]
data_operandA[25] => bitwiseand:op_and.data_operandA[25]
data_operandA[25] => bitwiseor:op_or.data_operandA[25]
data_operandA[25] => ls_32bit:leftshift.data_operandA[25]
data_operandA[25] => rs_32bit:rightshift.data_operandA[25]
data_operandA[25] => carrysaveadder:addsub.data_operandA[25]
data_operandA[26] => carrysaveadder:comp.data_operandA[26]
data_operandA[26] => bitwiseand:op_and.data_operandA[26]
data_operandA[26] => bitwiseor:op_or.data_operandA[26]
data_operandA[26] => ls_32bit:leftshift.data_operandA[26]
data_operandA[26] => rs_32bit:rightshift.data_operandA[26]
data_operandA[26] => carrysaveadder:addsub.data_operandA[26]
data_operandA[27] => carrysaveadder:comp.data_operandA[27]
data_operandA[27] => bitwiseand:op_and.data_operandA[27]
data_operandA[27] => bitwiseor:op_or.data_operandA[27]
data_operandA[27] => ls_32bit:leftshift.data_operandA[27]
data_operandA[27] => rs_32bit:rightshift.data_operandA[27]
data_operandA[27] => carrysaveadder:addsub.data_operandA[27]
data_operandA[28] => carrysaveadder:comp.data_operandA[28]
data_operandA[28] => bitwiseand:op_and.data_operandA[28]
data_operandA[28] => bitwiseor:op_or.data_operandA[28]
data_operandA[28] => ls_32bit:leftshift.data_operandA[28]
data_operandA[28] => rs_32bit:rightshift.data_operandA[28]
data_operandA[28] => carrysaveadder:addsub.data_operandA[28]
data_operandA[29] => carrysaveadder:comp.data_operandA[29]
data_operandA[29] => bitwiseand:op_and.data_operandA[29]
data_operandA[29] => bitwiseor:op_or.data_operandA[29]
data_operandA[29] => ls_32bit:leftshift.data_operandA[29]
data_operandA[29] => rs_32bit:rightshift.data_operandA[29]
data_operandA[29] => carrysaveadder:addsub.data_operandA[29]
data_operandA[30] => carrysaveadder:comp.data_operandA[30]
data_operandA[30] => bitwiseand:op_and.data_operandA[30]
data_operandA[30] => bitwiseor:op_or.data_operandA[30]
data_operandA[30] => ls_32bit:leftshift.data_operandA[30]
data_operandA[30] => rs_32bit:rightshift.data_operandA[30]
data_operandA[30] => carrysaveadder:addsub.data_operandA[30]
data_operandA[31] => carrysaveadder:comp.data_operandA[31]
data_operandA[31] => bitwiseand:op_and.data_operandA[31]
data_operandA[31] => bitwiseor:op_or.data_operandA[31]
data_operandA[31] => ls_32bit:leftshift.data_operandA[31]
data_operandA[31] => rs_32bit:rightshift.data_operandA[31]
data_operandA[31] => carrysaveadder:addsub.data_operandA[31]
data_operandB[0] => carrysaveadder:comp.data_operandB[0]
data_operandB[0] => bitwiseand:op_and.data_operandB[0]
data_operandB[0] => bitwiseor:op_or.data_operandB[0]
data_operandB[0] => carrysaveadder:addsub.data_operandB[0]
data_operandB[1] => carrysaveadder:comp.data_operandB[1]
data_operandB[1] => bitwiseand:op_and.data_operandB[1]
data_operandB[1] => bitwiseor:op_or.data_operandB[1]
data_operandB[1] => carrysaveadder:addsub.data_operandB[1]
data_operandB[2] => carrysaveadder:comp.data_operandB[2]
data_operandB[2] => bitwiseand:op_and.data_operandB[2]
data_operandB[2] => bitwiseor:op_or.data_operandB[2]
data_operandB[2] => carrysaveadder:addsub.data_operandB[2]
data_operandB[3] => carrysaveadder:comp.data_operandB[3]
data_operandB[3] => bitwiseand:op_and.data_operandB[3]
data_operandB[3] => bitwiseor:op_or.data_operandB[3]
data_operandB[3] => carrysaveadder:addsub.data_operandB[3]
data_operandB[4] => carrysaveadder:comp.data_operandB[4]
data_operandB[4] => bitwiseand:op_and.data_operandB[4]
data_operandB[4] => bitwiseor:op_or.data_operandB[4]
data_operandB[4] => carrysaveadder:addsub.data_operandB[4]
data_operandB[5] => carrysaveadder:comp.data_operandB[5]
data_operandB[5] => bitwiseand:op_and.data_operandB[5]
data_operandB[5] => bitwiseor:op_or.data_operandB[5]
data_operandB[5] => carrysaveadder:addsub.data_operandB[5]
data_operandB[6] => carrysaveadder:comp.data_operandB[6]
data_operandB[6] => bitwiseand:op_and.data_operandB[6]
data_operandB[6] => bitwiseor:op_or.data_operandB[6]
data_operandB[6] => carrysaveadder:addsub.data_operandB[6]
data_operandB[7] => carrysaveadder:comp.data_operandB[7]
data_operandB[7] => bitwiseand:op_and.data_operandB[7]
data_operandB[7] => bitwiseor:op_or.data_operandB[7]
data_operandB[7] => carrysaveadder:addsub.data_operandB[7]
data_operandB[8] => carrysaveadder:comp.data_operandB[8]
data_operandB[8] => bitwiseand:op_and.data_operandB[8]
data_operandB[8] => bitwiseor:op_or.data_operandB[8]
data_operandB[8] => carrysaveadder:addsub.data_operandB[8]
data_operandB[9] => carrysaveadder:comp.data_operandB[9]
data_operandB[9] => bitwiseand:op_and.data_operandB[9]
data_operandB[9] => bitwiseor:op_or.data_operandB[9]
data_operandB[9] => carrysaveadder:addsub.data_operandB[9]
data_operandB[10] => carrysaveadder:comp.data_operandB[10]
data_operandB[10] => bitwiseand:op_and.data_operandB[10]
data_operandB[10] => bitwiseor:op_or.data_operandB[10]
data_operandB[10] => carrysaveadder:addsub.data_operandB[10]
data_operandB[11] => carrysaveadder:comp.data_operandB[11]
data_operandB[11] => bitwiseand:op_and.data_operandB[11]
data_operandB[11] => bitwiseor:op_or.data_operandB[11]
data_operandB[11] => carrysaveadder:addsub.data_operandB[11]
data_operandB[12] => carrysaveadder:comp.data_operandB[12]
data_operandB[12] => bitwiseand:op_and.data_operandB[12]
data_operandB[12] => bitwiseor:op_or.data_operandB[12]
data_operandB[12] => carrysaveadder:addsub.data_operandB[12]
data_operandB[13] => carrysaveadder:comp.data_operandB[13]
data_operandB[13] => bitwiseand:op_and.data_operandB[13]
data_operandB[13] => bitwiseor:op_or.data_operandB[13]
data_operandB[13] => carrysaveadder:addsub.data_operandB[13]
data_operandB[14] => carrysaveadder:comp.data_operandB[14]
data_operandB[14] => bitwiseand:op_and.data_operandB[14]
data_operandB[14] => bitwiseor:op_or.data_operandB[14]
data_operandB[14] => carrysaveadder:addsub.data_operandB[14]
data_operandB[15] => carrysaveadder:comp.data_operandB[15]
data_operandB[15] => bitwiseand:op_and.data_operandB[15]
data_operandB[15] => bitwiseor:op_or.data_operandB[15]
data_operandB[15] => carrysaveadder:addsub.data_operandB[15]
data_operandB[16] => carrysaveadder:comp.data_operandB[16]
data_operandB[16] => bitwiseand:op_and.data_operandB[16]
data_operandB[16] => bitwiseor:op_or.data_operandB[16]
data_operandB[16] => carrysaveadder:addsub.data_operandB[16]
data_operandB[17] => carrysaveadder:comp.data_operandB[17]
data_operandB[17] => bitwiseand:op_and.data_operandB[17]
data_operandB[17] => bitwiseor:op_or.data_operandB[17]
data_operandB[17] => carrysaveadder:addsub.data_operandB[17]
data_operandB[18] => carrysaveadder:comp.data_operandB[18]
data_operandB[18] => bitwiseand:op_and.data_operandB[18]
data_operandB[18] => bitwiseor:op_or.data_operandB[18]
data_operandB[18] => carrysaveadder:addsub.data_operandB[18]
data_operandB[19] => carrysaveadder:comp.data_operandB[19]
data_operandB[19] => bitwiseand:op_and.data_operandB[19]
data_operandB[19] => bitwiseor:op_or.data_operandB[19]
data_operandB[19] => carrysaveadder:addsub.data_operandB[19]
data_operandB[20] => carrysaveadder:comp.data_operandB[20]
data_operandB[20] => bitwiseand:op_and.data_operandB[20]
data_operandB[20] => bitwiseor:op_or.data_operandB[20]
data_operandB[20] => carrysaveadder:addsub.data_operandB[20]
data_operandB[21] => carrysaveadder:comp.data_operandB[21]
data_operandB[21] => bitwiseand:op_and.data_operandB[21]
data_operandB[21] => bitwiseor:op_or.data_operandB[21]
data_operandB[21] => carrysaveadder:addsub.data_operandB[21]
data_operandB[22] => carrysaveadder:comp.data_operandB[22]
data_operandB[22] => bitwiseand:op_and.data_operandB[22]
data_operandB[22] => bitwiseor:op_or.data_operandB[22]
data_operandB[22] => carrysaveadder:addsub.data_operandB[22]
data_operandB[23] => carrysaveadder:comp.data_operandB[23]
data_operandB[23] => bitwiseand:op_and.data_operandB[23]
data_operandB[23] => bitwiseor:op_or.data_operandB[23]
data_operandB[23] => carrysaveadder:addsub.data_operandB[23]
data_operandB[24] => carrysaveadder:comp.data_operandB[24]
data_operandB[24] => bitwiseand:op_and.data_operandB[24]
data_operandB[24] => bitwiseor:op_or.data_operandB[24]
data_operandB[24] => carrysaveadder:addsub.data_operandB[24]
data_operandB[25] => carrysaveadder:comp.data_operandB[25]
data_operandB[25] => bitwiseand:op_and.data_operandB[25]
data_operandB[25] => bitwiseor:op_or.data_operandB[25]
data_operandB[25] => carrysaveadder:addsub.data_operandB[25]
data_operandB[26] => carrysaveadder:comp.data_operandB[26]
data_operandB[26] => bitwiseand:op_and.data_operandB[26]
data_operandB[26] => bitwiseor:op_or.data_operandB[26]
data_operandB[26] => carrysaveadder:addsub.data_operandB[26]
data_operandB[27] => carrysaveadder:comp.data_operandB[27]
data_operandB[27] => bitwiseand:op_and.data_operandB[27]
data_operandB[27] => bitwiseor:op_or.data_operandB[27]
data_operandB[27] => carrysaveadder:addsub.data_operandB[27]
data_operandB[28] => carrysaveadder:comp.data_operandB[28]
data_operandB[28] => bitwiseand:op_and.data_operandB[28]
data_operandB[28] => bitwiseor:op_or.data_operandB[28]
data_operandB[28] => carrysaveadder:addsub.data_operandB[28]
data_operandB[29] => carrysaveadder:comp.data_operandB[29]
data_operandB[29] => bitwiseand:op_and.data_operandB[29]
data_operandB[29] => bitwiseor:op_or.data_operandB[29]
data_operandB[29] => carrysaveadder:addsub.data_operandB[29]
data_operandB[30] => carrysaveadder:comp.data_operandB[30]
data_operandB[30] => bitwiseand:op_and.data_operandB[30]
data_operandB[30] => bitwiseor:op_or.data_operandB[30]
data_operandB[30] => carrysaveadder:addsub.data_operandB[30]
data_operandB[31] => carrysaveadder:comp.data_operandB[31]
data_operandB[31] => bitwiseand:op_and.data_operandB[31]
data_operandB[31] => bitwiseor:op_or.data_operandB[31]
data_operandB[31] => carrysaveadder:addsub.data_operandB[31]
ctrl_ALUopcode[0] => carrysaveadder:addsub.subtract
ctrl_ALUopcode[0] => comb~18.IN0
ctrl_ALUopcode[0] => comb~10.IN0
ctrl_ALUopcode[0] => comb~6.IN0
ctrl_ALUopcode[0] => comb~14.IN0
ctrl_ALUopcode[1] => comb~9.IN0
ctrl_ALUopcode[1] => comb~5.IN0
ctrl_ALUopcode[1] => comb~2.IN1
ctrl_ALUopcode[1] => comb~13.IN0
ctrl_ALUopcode[1] => comb~17.IN0
ctrl_ALUopcode[2] => comb~16.IN0
ctrl_ALUopcode[2] => comb~12.IN0
ctrl_ALUopcode[2] => comb~1.IN1
ctrl_ALUopcode[2] => comb~4.IN0
ctrl_ALUopcode[2] => comb~8.IN0
ctrl_ALUopcode[3] => comb~0.IN1
ctrl_ALUopcode[3] => comb~3.IN1
ctrl_ALUopcode[3] => comb~7.IN1
ctrl_ALUopcode[3] => comb~11.IN1
ctrl_ALUopcode[3] => comb~15.IN1
ctrl_ALUopcode[4] => comb~0.IN0
ctrl_ALUopcode[4] => comb~3.IN0
ctrl_ALUopcode[4] => comb~7.IN0
ctrl_ALUopcode[4] => comb~11.IN0
ctrl_ALUopcode[4] => comb~15.IN0
ctrl_shiftamt[0] => ls_32bit:leftshift.ctrl_shiftamt[0]
ctrl_shiftamt[0] => rs_32bit:rightshift.ctrl_shiftamt[0]
ctrl_shiftamt[1] => ls_32bit:leftshift.ctrl_shiftamt[1]
ctrl_shiftamt[1] => rs_32bit:rightshift.ctrl_shiftamt[1]
ctrl_shiftamt[2] => ls_32bit:leftshift.ctrl_shiftamt[2]
ctrl_shiftamt[2] => rs_32bit:rightshift.ctrl_shiftamt[2]
ctrl_shiftamt[3] => ls_32bit:leftshift.ctrl_shiftamt[3]
ctrl_shiftamt[3] => rs_32bit:rightshift.ctrl_shiftamt[3]
ctrl_shiftamt[4] => ls_32bit:leftshift.ctrl_shiftamt[4]
ctrl_shiftamt[4] => rs_32bit:rightshift.ctrl_shiftamt[4]
data_result[0] <= data_result[0]~31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1]~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2]~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3]~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4]~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5]~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6]~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7]~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8]~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9]~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10]~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11]~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12]~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13]~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14]~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15]~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16]~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17]~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18]~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19]~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20]~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21]~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22]~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23]~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24]~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25]~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26]~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27]~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28]~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29]~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30]~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31]~0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= neq_buffer~0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= carrysaveadder:comp.data_result[31]


|processor|alu:alu_compo|carrysaveadder:addsub
data_operandA[0] => onebitadder:IFF1:0:firstrow.input1
data_operandA[1] => onebitadder:IFF1:1:firstrow.input1
data_operandA[2] => onebitadder:IFF1:2:firstrow.input1
data_operandA[3] => onebitadder:IFF1:3:firstrow.input1
data_operandA[4] => onebitadder:IFF1:4:firstrow.input1
data_operandA[5] => onebitadder:IFF1:5:firstrow.input1
data_operandA[6] => onebitadder:IFF1:6:firstrow.input1
data_operandA[7] => onebitadder:IFF1:7:firstrow.input1
data_operandA[8] => onebitadder:IFF1:8:firstrow.input1
data_operandA[9] => onebitadder:IFF1:9:firstrow.input1
data_operandA[10] => onebitadder:IFF1:10:firstrow.input1
data_operandA[11] => onebitadder:IFF1:11:firstrow.input1
data_operandA[12] => onebitadder:IFF1:12:firstrow.input1
data_operandA[13] => onebitadder:IFF1:13:firstrow.input1
data_operandA[14] => onebitadder:IFF1:14:firstrow.input1
data_operandA[15] => onebitadder:IFF1:15:firstrow.input1
data_operandA[16] => onebitadder:IFF1:16:firstrow.input1
data_operandA[17] => onebitadder:IFF1:17:firstrow.input1
data_operandA[18] => onebitadder:IFF1:18:firstrow.input1
data_operandA[19] => onebitadder:IFF1:19:firstrow.input1
data_operandA[20] => onebitadder:IFF1:20:firstrow.input1
data_operandA[21] => onebitadder:IFF1:21:firstrow.input1
data_operandA[22] => onebitadder:IFF1:22:firstrow.input1
data_operandA[23] => onebitadder:IFF1:23:firstrow.input1
data_operandA[24] => onebitadder:IFF1:24:firstrow.input1
data_operandA[25] => onebitadder:IFF1:25:firstrow.input1
data_operandA[26] => onebitadder:IFF1:26:firstrow.input1
data_operandA[27] => onebitadder:IFF1:27:firstrow.input1
data_operandA[28] => onebitadder:IFF1:28:firstrow.input1
data_operandA[29] => onebitadder:IFF1:29:firstrow.input1
data_operandA[30] => onebitadder:IFF1:30:firstrow.input1
data_operandA[31] => onebitadder:IFF1:31:firstrow.input1
data_operandB[0] => opB_buffer[0].IN1
data_operandB[1] => opB_buffer[1].IN1
data_operandB[2] => opB_buffer[2].IN1
data_operandB[3] => opB_buffer[3].IN1
data_operandB[4] => opB_buffer[4].IN1
data_operandB[5] => opB_buffer[5].IN1
data_operandB[6] => opB_buffer[6].IN1
data_operandB[7] => opB_buffer[7].IN1
data_operandB[8] => opB_buffer[8].IN1
data_operandB[9] => opB_buffer[9].IN1
data_operandB[10] => opB_buffer[10].IN1
data_operandB[11] => opB_buffer[11].IN1
data_operandB[12] => opB_buffer[12].IN1
data_operandB[13] => opB_buffer[13].IN1
data_operandB[14] => opB_buffer[14].IN1
data_operandB[15] => opB_buffer[15].IN1
data_operandB[16] => opB_buffer[16].IN1
data_operandB[17] => opB_buffer[17].IN1
data_operandB[18] => opB_buffer[18].IN1
data_operandB[19] => opB_buffer[19].IN1
data_operandB[20] => opB_buffer[20].IN1
data_operandB[21] => opB_buffer[21].IN1
data_operandB[22] => opB_buffer[22].IN1
data_operandB[23] => opB_buffer[23].IN1
data_operandB[24] => opB_buffer[24].IN1
data_operandB[25] => opB_buffer[25].IN1
data_operandB[26] => opB_buffer[26].IN1
data_operandB[27] => opB_buffer[27].IN1
data_operandB[28] => opB_buffer[28].IN1
data_operandB[29] => opB_buffer[29].IN1
data_operandB[30] => opB_buffer[30].IN1
data_operandB[31] => opB_buffer[31].IN0
carryin => co_buffer.IN1
data_result[0] <= onebitadder:IFF2:31:IFF3:0:G1:G4:halfadder2.sum
data_result[1] <= onebitadder:IFF2:30:IFF3:0:G2:halfadder3.sum
data_result[2] <= onebitadder:IFF2:29:IFF3:0:G2:halfadder3.sum
data_result[3] <= onebitadder:IFF2:28:IFF3:0:G2:halfadder3.sum
data_result[4] <= onebitadder:IFF2:27:IFF3:0:G2:halfadder3.sum
data_result[5] <= onebitadder:IFF2:26:IFF3:0:G2:halfadder3.sum
data_result[6] <= onebitadder:IFF2:25:IFF3:0:G2:halfadder3.sum
data_result[7] <= onebitadder:IFF2:24:IFF3:0:G2:halfadder3.sum
data_result[8] <= onebitadder:IFF2:23:IFF3:0:G2:halfadder3.sum
data_result[9] <= onebitadder:IFF2:22:IFF3:0:G2:halfadder3.sum
data_result[10] <= onebitadder:IFF2:21:IFF3:0:G2:halfadder3.sum
data_result[11] <= onebitadder:IFF2:20:IFF3:0:G2:halfadder3.sum
data_result[12] <= onebitadder:IFF2:19:IFF3:0:G2:halfadder3.sum
data_result[13] <= onebitadder:IFF2:18:IFF3:0:G2:halfadder3.sum
data_result[14] <= onebitadder:IFF2:17:IFF3:0:G2:halfadder3.sum
data_result[15] <= onebitadder:IFF2:16:IFF3:0:G2:halfadder3.sum
data_result[16] <= onebitadder:IFF2:15:IFF3:0:G2:halfadder3.sum
data_result[17] <= onebitadder:IFF2:14:IFF3:0:G2:halfadder3.sum
data_result[18] <= onebitadder:IFF2:13:IFF3:0:G2:halfadder3.sum
data_result[19] <= onebitadder:IFF2:12:IFF3:0:G2:halfadder3.sum
data_result[20] <= onebitadder:IFF2:11:IFF3:0:G2:halfadder3.sum
data_result[21] <= onebitadder:IFF2:10:IFF3:0:G2:halfadder3.sum
data_result[22] <= onebitadder:IFF2:9:IFF3:0:G2:halfadder3.sum
data_result[23] <= onebitadder:IFF2:8:IFF3:0:G2:halfadder3.sum
data_result[24] <= onebitadder:IFF2:7:IFF3:0:G2:halfadder3.sum
data_result[25] <= onebitadder:IFF2:6:IFF3:0:G2:halfadder3.sum
data_result[26] <= onebitadder:IFF2:5:IFF3:0:G2:halfadder3.sum
data_result[27] <= onebitadder:IFF2:4:IFF3:0:G2:halfadder3.sum
data_result[28] <= onebitadder:IFF2:3:IFF3:0:G2:halfadder3.sum
data_result[29] <= onebitadder:IFF2:2:IFF3:0:G2:halfadder3.sum
data_result[30] <= onebitadder:IFF2:1:IFF3:0:G2:halfadder3.sum
data_result[31] <= onebitadder:IFF2:0:IFF3:0:G2:halfadder3.sum
carryout <= cobuffer~0.DB_MAX_OUTPUT_PORT_TYPE
subtract => co_buffer.IN0
subtract => opB_buffer[0].IN0
subtract => opB_buffer[1].IN0
subtract => opB_buffer[2].IN0
subtract => opB_buffer[3].IN0
subtract => opB_buffer[4].IN0
subtract => opB_buffer[5].IN0
subtract => opB_buffer[6].IN0
subtract => opB_buffer[7].IN0
subtract => opB_buffer[8].IN0
subtract => opB_buffer[9].IN0
subtract => opB_buffer[10].IN0
subtract => opB_buffer[11].IN0
subtract => opB_buffer[12].IN0
subtract => opB_buffer[13].IN0
subtract => opB_buffer[14].IN0
subtract => opB_buffer[15].IN0
subtract => opB_buffer[16].IN0
subtract => opB_buffer[17].IN0
subtract => opB_buffer[18].IN0
subtract => opB_buffer[19].IN0
subtract => opB_buffer[20].IN0
subtract => opB_buffer[21].IN0
subtract => opB_buffer[22].IN0
subtract => opB_buffer[23].IN0
subtract => opB_buffer[24].IN0
subtract => opB_buffer[25].IN0
subtract => opB_buffer[26].IN0
subtract => opB_buffer[27].IN0
subtract => opB_buffer[28].IN0
subtract => opB_buffer[29].IN0
subtract => opB_buffer[30].IN0
subtract => opB_buffer[31].IN1


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:31:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:30:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:29:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:28:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:27:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:26:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:25:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:24:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:23:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:22:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:21:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:20:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:19:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:18:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:17:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:16:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:15:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:14:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:13:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:12:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:11:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:10:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:9:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:6:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:5:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:4:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:3:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:2:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:0:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:31:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:30:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:29:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:28:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:26:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:25:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:24:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:23:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:22:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:20:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:19:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:18:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:17:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:11:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:10:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:9:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:7:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:6:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:0:G1:G4:halfadder2
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:30:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|rs_32bit:rightshift
data_operandA[0] => rs_16bit:rs16.data_operandA[0]
data_operandA[1] => rs_16bit:rs16.data_operandA[1]
data_operandA[2] => rs_16bit:rs16.data_operandA[2]
data_operandA[3] => rs_16bit:rs16.data_operandA[3]
data_operandA[4] => rs_16bit:rs16.data_operandA[4]
data_operandA[5] => rs_16bit:rs16.data_operandA[5]
data_operandA[6] => rs_16bit:rs16.data_operandA[6]
data_operandA[7] => rs_16bit:rs16.data_operandA[7]
data_operandA[8] => rs_16bit:rs16.data_operandA[8]
data_operandA[9] => rs_16bit:rs16.data_operandA[9]
data_operandA[10] => rs_16bit:rs16.data_operandA[10]
data_operandA[11] => rs_16bit:rs16.data_operandA[11]
data_operandA[12] => rs_16bit:rs16.data_operandA[12]
data_operandA[13] => rs_16bit:rs16.data_operandA[13]
data_operandA[14] => rs_16bit:rs16.data_operandA[14]
data_operandA[15] => rs_16bit:rs16.data_operandA[15]
data_operandA[16] => rs_16bit:rs16.data_operandA[16]
data_operandA[17] => rs_16bit:rs16.data_operandA[17]
data_operandA[18] => rs_16bit:rs16.data_operandA[18]
data_operandA[19] => rs_16bit:rs16.data_operandA[19]
data_operandA[20] => rs_16bit:rs16.data_operandA[20]
data_operandA[21] => rs_16bit:rs16.data_operandA[21]
data_operandA[22] => rs_16bit:rs16.data_operandA[22]
data_operandA[23] => rs_16bit:rs16.data_operandA[23]
data_operandA[24] => rs_16bit:rs16.data_operandA[24]
data_operandA[25] => rs_16bit:rs16.data_operandA[25]
data_operandA[26] => rs_16bit:rs16.data_operandA[26]
data_operandA[27] => rs_16bit:rs16.data_operandA[27]
data_operandA[28] => rs_16bit:rs16.data_operandA[28]
data_operandA[29] => rs_16bit:rs16.data_operandA[29]
data_operandA[30] => rs_16bit:rs16.data_operandA[30]
data_operandA[31] => rs_16bit:rs16.data_operandA[31]
ctrl_shiftamt[0] => rs_1bit:rs1.enable
ctrl_shiftamt[1] => rs_2bit:rs2.enable
ctrl_shiftamt[2] => rs_4bit:rs4.enable
ctrl_shiftamt[3] => rs_8bit:rs8.enable
ctrl_shiftamt[4] => rs_16bit:rs16.enable
data_result[0] <= rs_1bit:rs1.data_result[0]
data_result[1] <= rs_1bit:rs1.data_result[1]
data_result[2] <= rs_1bit:rs1.data_result[2]
data_result[3] <= rs_1bit:rs1.data_result[3]
data_result[4] <= rs_1bit:rs1.data_result[4]
data_result[5] <= rs_1bit:rs1.data_result[5]
data_result[6] <= rs_1bit:rs1.data_result[6]
data_result[7] <= rs_1bit:rs1.data_result[7]
data_result[8] <= rs_1bit:rs1.data_result[8]
data_result[9] <= rs_1bit:rs1.data_result[9]
data_result[10] <= rs_1bit:rs1.data_result[10]
data_result[11] <= rs_1bit:rs1.data_result[11]
data_result[12] <= rs_1bit:rs1.data_result[12]
data_result[13] <= rs_1bit:rs1.data_result[13]
data_result[14] <= rs_1bit:rs1.data_result[14]
data_result[15] <= rs_1bit:rs1.data_result[15]
data_result[16] <= rs_1bit:rs1.data_result[16]
data_result[17] <= rs_1bit:rs1.data_result[17]
data_result[18] <= rs_1bit:rs1.data_result[18]
data_result[19] <= rs_1bit:rs1.data_result[19]
data_result[20] <= rs_1bit:rs1.data_result[20]
data_result[21] <= rs_1bit:rs1.data_result[21]
data_result[22] <= rs_1bit:rs1.data_result[22]
data_result[23] <= rs_1bit:rs1.data_result[23]
data_result[24] <= rs_1bit:rs1.data_result[24]
data_result[25] <= rs_1bit:rs1.data_result[25]
data_result[26] <= rs_1bit:rs1.data_result[26]
data_result[27] <= rs_1bit:rs1.data_result[27]
data_result[28] <= rs_1bit:rs1.data_result[28]
data_result[29] <= rs_1bit:rs1.data_result[29]
data_result[30] <= rs_1bit:rs1.data_result[30]
data_result[31] <= rs_1bit:rs1.data_result[31]


|processor|alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~16.DATAB
data_operandA[16] => data_result~0.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[17] => data_result~1.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[18] => data_result~2.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[19] => data_result~3.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[20] => data_result~4.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[21] => data_result~5.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[22] => data_result~6.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[23] => data_result~7.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[24] => data_result~8.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[25] => data_result~9.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[26] => data_result~10.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[27] => data_result~11.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[28] => data_result~12.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[29] => data_result~13.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[30] => data_result~14.DATAA
data_operandA[31] => data_result~30.DATAA
data_operandA[31] => data_result~29.DATAA
data_operandA[31] => data_result~28.DATAA
data_operandA[31] => data_result~27.DATAA
data_operandA[31] => data_result~26.DATAA
data_operandA[31] => data_result~25.DATAA
data_operandA[31] => data_result~24.DATAA
data_operandA[31] => data_result~23.DATAA
data_operandA[31] => data_result~22.DATAA
data_operandA[31] => data_result~21.DATAA
data_operandA[31] => data_result~20.DATAA
data_operandA[31] => data_result~19.DATAA
data_operandA[31] => data_result~18.DATAA
data_operandA[31] => data_result~17.DATAA
data_operandA[31] => data_result~16.DATAA
data_operandA[31] => data_result~15.DATAA
data_operandA[31] => data_result[31].DATAIN
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_operandA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~8.DATAB
data_operandA[8] => data_result~0.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[9] => data_result~1.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[10] => data_result~2.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[11] => data_result~3.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[12] => data_result~4.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[13] => data_result~5.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[14] => data_result~6.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[15] => data_result~7.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[16] => data_result~8.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[17] => data_result~9.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[18] => data_result~10.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[19] => data_result~11.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[20] => data_result~12.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[21] => data_result~13.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[22] => data_result~14.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[23] => data_result~15.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[24] => data_result~16.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[25] => data_result~17.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[26] => data_result~18.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[27] => data_result~19.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[28] => data_result~20.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[29] => data_result~21.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[30] => data_result~22.DATAA
data_operandA[31] => data_result~30.DATAA
data_operandA[31] => data_result~29.DATAA
data_operandA[31] => data_result~28.DATAA
data_operandA[31] => data_result~27.DATAA
data_operandA[31] => data_result~26.DATAA
data_operandA[31] => data_result~25.DATAA
data_operandA[31] => data_result~24.DATAA
data_operandA[31] => data_result~23.DATAA
data_operandA[31] => data_result[31].DATAIN
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_operandA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~4.DATAB
data_operandA[4] => data_result~0.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[5] => data_result~1.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[6] => data_result~2.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[7] => data_result~3.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[8] => data_result~4.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[9] => data_result~5.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[10] => data_result~6.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[11] => data_result~7.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[12] => data_result~8.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[13] => data_result~9.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[14] => data_result~10.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[15] => data_result~11.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[16] => data_result~12.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[17] => data_result~13.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[18] => data_result~14.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[19] => data_result~15.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[20] => data_result~16.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[21] => data_result~17.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[22] => data_result~18.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[23] => data_result~19.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[24] => data_result~20.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[25] => data_result~21.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[26] => data_result~22.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[27] => data_result~23.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[28] => data_result~24.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[29] => data_result~25.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[30] => data_result~26.DATAA
data_operandA[31] => data_result~30.DATAA
data_operandA[31] => data_result~29.DATAA
data_operandA[31] => data_result~28.DATAA
data_operandA[31] => data_result~27.DATAA
data_operandA[31] => data_result[31].DATAIN
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_operandA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~2.DATAB
data_operandA[2] => data_result~0.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[3] => data_result~1.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[4] => data_result~2.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[5] => data_result~3.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[6] => data_result~4.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[7] => data_result~5.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[8] => data_result~6.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[9] => data_result~7.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[10] => data_result~8.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[11] => data_result~9.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[12] => data_result~10.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[13] => data_result~11.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[14] => data_result~12.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[15] => data_result~13.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[16] => data_result~14.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[17] => data_result~15.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[18] => data_result~16.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[19] => data_result~17.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[20] => data_result~18.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[21] => data_result~19.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[22] => data_result~20.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[23] => data_result~21.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[24] => data_result~22.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[25] => data_result~23.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[26] => data_result~24.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[27] => data_result~25.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[28] => data_result~26.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[29] => data_result~27.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[30] => data_result~28.DATAA
data_operandA[31] => data_result~30.DATAA
data_operandA[31] => data_result~29.DATAA
data_operandA[31] => data_result[31].DATAIN
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_operandA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~1.DATAB
data_operandA[1] => data_result~0.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[2] => data_result~1.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[3] => data_result~2.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[4] => data_result~3.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[5] => data_result~4.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[6] => data_result~5.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[7] => data_result~6.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[8] => data_result~7.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[9] => data_result~8.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[10] => data_result~9.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[11] => data_result~10.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[12] => data_result~11.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[13] => data_result~12.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[14] => data_result~13.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[15] => data_result~14.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[16] => data_result~15.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[17] => data_result~16.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[18] => data_result~17.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[19] => data_result~18.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[20] => data_result~19.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[21] => data_result~20.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[22] => data_result~21.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[23] => data_result~22.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[24] => data_result~23.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[25] => data_result~24.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[26] => data_result~25.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[27] => data_result~26.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[28] => data_result~27.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[29] => data_result~28.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[30] => data_result~29.DATAA
data_operandA[31] => data_result~30.DATAA
data_operandA[31] => data_result[31].DATAIN
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_operandA[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|ls_32bit:leftshift
data_operandA[0] => ls_16bit:ls16.data_operandA[0]
data_operandA[1] => ls_16bit:ls16.data_operandA[1]
data_operandA[2] => ls_16bit:ls16.data_operandA[2]
data_operandA[3] => ls_16bit:ls16.data_operandA[3]
data_operandA[4] => ls_16bit:ls16.data_operandA[4]
data_operandA[5] => ls_16bit:ls16.data_operandA[5]
data_operandA[6] => ls_16bit:ls16.data_operandA[6]
data_operandA[7] => ls_16bit:ls16.data_operandA[7]
data_operandA[8] => ls_16bit:ls16.data_operandA[8]
data_operandA[9] => ls_16bit:ls16.data_operandA[9]
data_operandA[10] => ls_16bit:ls16.data_operandA[10]
data_operandA[11] => ls_16bit:ls16.data_operandA[11]
data_operandA[12] => ls_16bit:ls16.data_operandA[12]
data_operandA[13] => ls_16bit:ls16.data_operandA[13]
data_operandA[14] => ls_16bit:ls16.data_operandA[14]
data_operandA[15] => ls_16bit:ls16.data_operandA[15]
data_operandA[16] => ls_16bit:ls16.data_operandA[16]
data_operandA[17] => ls_16bit:ls16.data_operandA[17]
data_operandA[18] => ls_16bit:ls16.data_operandA[18]
data_operandA[19] => ls_16bit:ls16.data_operandA[19]
data_operandA[20] => ls_16bit:ls16.data_operandA[20]
data_operandA[21] => ls_16bit:ls16.data_operandA[21]
data_operandA[22] => ls_16bit:ls16.data_operandA[22]
data_operandA[23] => ls_16bit:ls16.data_operandA[23]
data_operandA[24] => ls_16bit:ls16.data_operandA[24]
data_operandA[25] => ls_16bit:ls16.data_operandA[25]
data_operandA[26] => ls_16bit:ls16.data_operandA[26]
data_operandA[27] => ls_16bit:ls16.data_operandA[27]
data_operandA[28] => ls_16bit:ls16.data_operandA[28]
data_operandA[29] => ls_16bit:ls16.data_operandA[29]
data_operandA[30] => ls_16bit:ls16.data_operandA[30]
data_operandA[31] => ls_16bit:ls16.data_operandA[31]
ctrl_shiftamt[0] => ls_1bit:ls1.enable
ctrl_shiftamt[1] => ls_2bit:ls2.enable
ctrl_shiftamt[2] => ls_4bit:ls4.enable
ctrl_shiftamt[3] => ls_8bit:ls8.enable
ctrl_shiftamt[4] => ls_16bit:ls16.enable
data_result[0] <= ls_1bit:ls1.data_result[0]
data_result[1] <= ls_1bit:ls1.data_result[1]
data_result[2] <= ls_1bit:ls1.data_result[2]
data_result[3] <= ls_1bit:ls1.data_result[3]
data_result[4] <= ls_1bit:ls1.data_result[4]
data_result[5] <= ls_1bit:ls1.data_result[5]
data_result[6] <= ls_1bit:ls1.data_result[6]
data_result[7] <= ls_1bit:ls1.data_result[7]
data_result[8] <= ls_1bit:ls1.data_result[8]
data_result[9] <= ls_1bit:ls1.data_result[9]
data_result[10] <= ls_1bit:ls1.data_result[10]
data_result[11] <= ls_1bit:ls1.data_result[11]
data_result[12] <= ls_1bit:ls1.data_result[12]
data_result[13] <= ls_1bit:ls1.data_result[13]
data_result[14] <= ls_1bit:ls1.data_result[14]
data_result[15] <= ls_1bit:ls1.data_result[15]
data_result[16] <= ls_1bit:ls1.data_result[16]
data_result[17] <= ls_1bit:ls1.data_result[17]
data_result[18] <= ls_1bit:ls1.data_result[18]
data_result[19] <= ls_1bit:ls1.data_result[19]
data_result[20] <= ls_1bit:ls1.data_result[20]
data_result[21] <= ls_1bit:ls1.data_result[21]
data_result[22] <= ls_1bit:ls1.data_result[22]
data_result[23] <= ls_1bit:ls1.data_result[23]
data_result[24] <= ls_1bit:ls1.data_result[24]
data_result[25] <= ls_1bit:ls1.data_result[25]
data_result[26] <= ls_1bit:ls1.data_result[26]
data_result[27] <= ls_1bit:ls1.data_result[27]
data_result[28] <= ls_1bit:ls1.data_result[28]
data_result[29] <= ls_1bit:ls1.data_result[29]
data_result[30] <= ls_1bit:ls1.data_result[30]
data_result[31] <= ls_1bit:ls1.data_result[31]


|processor|alu:alu_compo|ls_32bit:leftshift|ls_16bit:ls16
data_operandA[0] => data_result~16.DATAA
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~17.DATAA
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~18.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~19.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~20.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~21.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~22.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~23.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~24.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~25.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~26.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~27.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~28.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~29.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~30.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~31.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~16.DATAB
data_operandA[17] => data_result~17.DATAB
data_operandA[18] => data_result~18.DATAB
data_operandA[19] => data_result~19.DATAB
data_operandA[20] => data_result~20.DATAB
data_operandA[21] => data_result~21.DATAB
data_operandA[22] => data_result~22.DATAB
data_operandA[23] => data_result~23.DATAB
data_operandA[24] => data_result~24.DATAB
data_operandA[25] => data_result~25.DATAB
data_operandA[26] => data_result~26.DATAB
data_operandA[27] => data_result~27.DATAB
data_operandA[28] => data_result~28.DATAB
data_operandA[29] => data_result~29.DATAB
data_operandA[30] => data_result~30.DATAB
data_operandA[31] => data_result~31.DATAB
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
enable => data_result~31.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8
data_operandA[0] => data_result~8.DATAA
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~9.DATAA
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~10.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~11.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~12.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~13.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~14.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~15.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~16.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~17.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~18.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~19.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~20.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~21.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~22.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~23.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~24.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[17] => data_result~25.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[18] => data_result~26.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[19] => data_result~27.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[20] => data_result~28.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[21] => data_result~29.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[22] => data_result~30.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[23] => data_result~31.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[24] => data_result~24.DATAB
data_operandA[25] => data_result~25.DATAB
data_operandA[26] => data_result~26.DATAB
data_operandA[27] => data_result~27.DATAB
data_operandA[28] => data_result~28.DATAB
data_operandA[29] => data_result~29.DATAB
data_operandA[30] => data_result~30.DATAB
data_operandA[31] => data_result~31.DATAB
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
enable => data_result~31.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4
data_operandA[0] => data_result~4.DATAA
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~5.DATAA
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~6.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~7.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~8.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~9.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~10.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~11.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~12.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~13.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~14.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~15.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~16.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~17.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~18.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~19.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~20.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[17] => data_result~21.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[18] => data_result~22.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[19] => data_result~23.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[20] => data_result~24.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[21] => data_result~25.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[22] => data_result~26.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[23] => data_result~27.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[24] => data_result~28.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[25] => data_result~29.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[26] => data_result~30.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[27] => data_result~31.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[28] => data_result~28.DATAB
data_operandA[29] => data_result~29.DATAB
data_operandA[30] => data_result~30.DATAB
data_operandA[31] => data_result~31.DATAB
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
enable => data_result~31.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2
data_operandA[0] => data_result~2.DATAA
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~3.DATAA
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~4.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~5.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~6.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~7.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~8.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~9.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~10.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~11.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~12.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~13.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~14.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~15.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~16.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~17.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~18.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[17] => data_result~19.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[18] => data_result~20.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[19] => data_result~21.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[20] => data_result~22.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[21] => data_result~23.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[22] => data_result~24.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[23] => data_result~25.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[24] => data_result~26.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[25] => data_result~27.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[26] => data_result~28.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[27] => data_result~29.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[28] => data_result~30.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[29] => data_result~31.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[30] => data_result~30.DATAB
data_operandA[31] => data_result~31.DATAB
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
enable => data_result~31.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1
data_operandA[0] => data_result~1.DATAA
data_operandA[0] => data_result~0.DATAB
data_operandA[1] => data_result~2.DATAA
data_operandA[1] => data_result~1.DATAB
data_operandA[2] => data_result~3.DATAA
data_operandA[2] => data_result~2.DATAB
data_operandA[3] => data_result~4.DATAA
data_operandA[3] => data_result~3.DATAB
data_operandA[4] => data_result~5.DATAA
data_operandA[4] => data_result~4.DATAB
data_operandA[5] => data_result~6.DATAA
data_operandA[5] => data_result~5.DATAB
data_operandA[6] => data_result~7.DATAA
data_operandA[6] => data_result~6.DATAB
data_operandA[7] => data_result~8.DATAA
data_operandA[7] => data_result~7.DATAB
data_operandA[8] => data_result~9.DATAA
data_operandA[8] => data_result~8.DATAB
data_operandA[9] => data_result~10.DATAA
data_operandA[9] => data_result~9.DATAB
data_operandA[10] => data_result~11.DATAA
data_operandA[10] => data_result~10.DATAB
data_operandA[11] => data_result~12.DATAA
data_operandA[11] => data_result~11.DATAB
data_operandA[12] => data_result~13.DATAA
data_operandA[12] => data_result~12.DATAB
data_operandA[13] => data_result~14.DATAA
data_operandA[13] => data_result~13.DATAB
data_operandA[14] => data_result~15.DATAA
data_operandA[14] => data_result~14.DATAB
data_operandA[15] => data_result~16.DATAA
data_operandA[15] => data_result~15.DATAB
data_operandA[16] => data_result~17.DATAA
data_operandA[16] => data_result~16.DATAB
data_operandA[17] => data_result~18.DATAA
data_operandA[17] => data_result~17.DATAB
data_operandA[18] => data_result~19.DATAA
data_operandA[18] => data_result~18.DATAB
data_operandA[19] => data_result~20.DATAA
data_operandA[19] => data_result~19.DATAB
data_operandA[20] => data_result~21.DATAA
data_operandA[20] => data_result~20.DATAB
data_operandA[21] => data_result~22.DATAA
data_operandA[21] => data_result~21.DATAB
data_operandA[22] => data_result~23.DATAA
data_operandA[22] => data_result~22.DATAB
data_operandA[23] => data_result~24.DATAA
data_operandA[23] => data_result~23.DATAB
data_operandA[24] => data_result~25.DATAA
data_operandA[24] => data_result~24.DATAB
data_operandA[25] => data_result~26.DATAA
data_operandA[25] => data_result~25.DATAB
data_operandA[26] => data_result~27.DATAA
data_operandA[26] => data_result~26.DATAB
data_operandA[27] => data_result~28.DATAA
data_operandA[27] => data_result~27.DATAB
data_operandA[28] => data_result~29.DATAA
data_operandA[28] => data_result~28.DATAB
data_operandA[29] => data_result~30.DATAA
data_operandA[29] => data_result~29.DATAB
data_operandA[30] => data_result~31.DATAA
data_operandA[30] => data_result~30.DATAB
data_operandA[31] => data_result~31.DATAB
enable => data_result~0.OUTPUTSELECT
enable => data_result~1.OUTPUTSELECT
enable => data_result~2.OUTPUTSELECT
enable => data_result~3.OUTPUTSELECT
enable => data_result~4.OUTPUTSELECT
enable => data_result~5.OUTPUTSELECT
enable => data_result~6.OUTPUTSELECT
enable => data_result~7.OUTPUTSELECT
enable => data_result~8.OUTPUTSELECT
enable => data_result~9.OUTPUTSELECT
enable => data_result~10.OUTPUTSELECT
enable => data_result~11.OUTPUTSELECT
enable => data_result~12.OUTPUTSELECT
enable => data_result~13.OUTPUTSELECT
enable => data_result~14.OUTPUTSELECT
enable => data_result~15.OUTPUTSELECT
enable => data_result~16.OUTPUTSELECT
enable => data_result~17.OUTPUTSELECT
enable => data_result~18.OUTPUTSELECT
enable => data_result~19.OUTPUTSELECT
enable => data_result~20.OUTPUTSELECT
enable => data_result~21.OUTPUTSELECT
enable => data_result~22.OUTPUTSELECT
enable => data_result~23.OUTPUTSELECT
enable => data_result~24.OUTPUTSELECT
enable => data_result~25.OUTPUTSELECT
enable => data_result~26.OUTPUTSELECT
enable => data_result~27.OUTPUTSELECT
enable => data_result~28.OUTPUTSELECT
enable => data_result~29.OUTPUTSELECT
enable => data_result~30.OUTPUTSELECT
enable => data_result~31.OUTPUTSELECT
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|bitwiseor:op_or
data_operandA[0] => data_result~0.IN0
data_operandA[1] => data_result~1.IN0
data_operandA[2] => data_result~2.IN0
data_operandA[3] => data_result~3.IN0
data_operandA[4] => data_result~4.IN0
data_operandA[5] => data_result~5.IN0
data_operandA[6] => data_result~6.IN0
data_operandA[7] => data_result~7.IN0
data_operandA[8] => data_result~8.IN0
data_operandA[9] => data_result~9.IN0
data_operandA[10] => data_result~10.IN0
data_operandA[11] => data_result~11.IN0
data_operandA[12] => data_result~12.IN0
data_operandA[13] => data_result~13.IN0
data_operandA[14] => data_result~14.IN0
data_operandA[15] => data_result~15.IN0
data_operandA[16] => data_result~16.IN0
data_operandA[17] => data_result~17.IN0
data_operandA[18] => data_result~18.IN0
data_operandA[19] => data_result~19.IN0
data_operandA[20] => data_result~20.IN0
data_operandA[21] => data_result~21.IN0
data_operandA[22] => data_result~22.IN0
data_operandA[23] => data_result~23.IN0
data_operandA[24] => data_result~24.IN0
data_operandA[25] => data_result~25.IN0
data_operandA[26] => data_result~26.IN0
data_operandA[27] => data_result~27.IN0
data_operandA[28] => data_result~28.IN0
data_operandA[29] => data_result~29.IN0
data_operandA[30] => data_result~30.IN0
data_operandA[31] => data_result~31.IN0
data_operandB[0] => data_result~0.IN1
data_operandB[1] => data_result~1.IN1
data_operandB[2] => data_result~2.IN1
data_operandB[3] => data_result~3.IN1
data_operandB[4] => data_result~4.IN1
data_operandB[5] => data_result~5.IN1
data_operandB[6] => data_result~6.IN1
data_operandB[7] => data_result~7.IN1
data_operandB[8] => data_result~8.IN1
data_operandB[9] => data_result~9.IN1
data_operandB[10] => data_result~10.IN1
data_operandB[11] => data_result~11.IN1
data_operandB[12] => data_result~12.IN1
data_operandB[13] => data_result~13.IN1
data_operandB[14] => data_result~14.IN1
data_operandB[15] => data_result~15.IN1
data_operandB[16] => data_result~16.IN1
data_operandB[17] => data_result~17.IN1
data_operandB[18] => data_result~18.IN1
data_operandB[19] => data_result~19.IN1
data_operandB[20] => data_result~20.IN1
data_operandB[21] => data_result~21.IN1
data_operandB[22] => data_result~22.IN1
data_operandB[23] => data_result~23.IN1
data_operandB[24] => data_result~24.IN1
data_operandB[25] => data_result~25.IN1
data_operandB[26] => data_result~26.IN1
data_operandB[27] => data_result~27.IN1
data_operandB[28] => data_result~28.IN1
data_operandB[29] => data_result~29.IN1
data_operandB[30] => data_result~30.IN1
data_operandB[31] => data_result~31.IN1
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|bitwiseand:op_and
data_operandA[0] => data_result~0.IN0
data_operandA[1] => data_result~1.IN0
data_operandA[2] => data_result~2.IN0
data_operandA[3] => data_result~3.IN0
data_operandA[4] => data_result~4.IN0
data_operandA[5] => data_result~5.IN0
data_operandA[6] => data_result~6.IN0
data_operandA[7] => data_result~7.IN0
data_operandA[8] => data_result~8.IN0
data_operandA[9] => data_result~9.IN0
data_operandA[10] => data_result~10.IN0
data_operandA[11] => data_result~11.IN0
data_operandA[12] => data_result~12.IN0
data_operandA[13] => data_result~13.IN0
data_operandA[14] => data_result~14.IN0
data_operandA[15] => data_result~15.IN0
data_operandA[16] => data_result~16.IN0
data_operandA[17] => data_result~17.IN0
data_operandA[18] => data_result~18.IN0
data_operandA[19] => data_result~19.IN0
data_operandA[20] => data_result~20.IN0
data_operandA[21] => data_result~21.IN0
data_operandA[22] => data_result~22.IN0
data_operandA[23] => data_result~23.IN0
data_operandA[24] => data_result~24.IN0
data_operandA[25] => data_result~25.IN0
data_operandA[26] => data_result~26.IN0
data_operandA[27] => data_result~27.IN0
data_operandA[28] => data_result~28.IN0
data_operandA[29] => data_result~29.IN0
data_operandA[30] => data_result~30.IN0
data_operandA[31] => data_result~31.IN0
data_operandB[0] => data_result~0.IN1
data_operandB[1] => data_result~1.IN1
data_operandB[2] => data_result~2.IN1
data_operandB[3] => data_result~3.IN1
data_operandB[4] => data_result~4.IN1
data_operandB[5] => data_result~5.IN1
data_operandB[6] => data_result~6.IN1
data_operandB[7] => data_result~7.IN1
data_operandB[8] => data_result~8.IN1
data_operandB[9] => data_result~9.IN1
data_operandB[10] => data_result~10.IN1
data_operandB[11] => data_result~11.IN1
data_operandB[12] => data_result~12.IN1
data_operandB[13] => data_result~13.IN1
data_operandB[14] => data_result~14.IN1
data_operandB[15] => data_result~15.IN1
data_operandB[16] => data_result~16.IN1
data_operandB[17] => data_result~17.IN1
data_operandB[18] => data_result~18.IN1
data_operandB[19] => data_result~19.IN1
data_operandB[20] => data_result~20.IN1
data_operandB[21] => data_result~21.IN1
data_operandB[22] => data_result~22.IN1
data_operandB[23] => data_result~23.IN1
data_operandB[24] => data_result~24.IN1
data_operandB[25] => data_result~25.IN1
data_operandB[26] => data_result~26.IN1
data_operandB[27] => data_result~27.IN1
data_operandB[28] => data_result~28.IN1
data_operandB[29] => data_result~29.IN1
data_operandB[30] => data_result~30.IN1
data_operandB[31] => data_result~31.IN1
data_result[0] <= data_result~0.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result~1.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result~2.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result~3.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result~4.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result~5.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result~6.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result~7.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result~8.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result~9.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result~10.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result~11.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result~12.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result~13.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result~14.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result~15.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result~16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result~17.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result~18.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result~19.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result~20.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result~21.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result~22.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result~23.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result~24.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result~25.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result~26.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result~27.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result~28.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result~29.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result~30.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|tristate:control1
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|tristate:control2
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|tristate:control3
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|tristate:control4
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|tristate:control5
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp
data_operandA[0] => onebitadder:IFF1:0:firstrow.input1
data_operandA[1] => onebitadder:IFF1:1:firstrow.input1
data_operandA[2] => onebitadder:IFF1:2:firstrow.input1
data_operandA[3] => onebitadder:IFF1:3:firstrow.input1
data_operandA[4] => onebitadder:IFF1:4:firstrow.input1
data_operandA[5] => onebitadder:IFF1:5:firstrow.input1
data_operandA[6] => onebitadder:IFF1:6:firstrow.input1
data_operandA[7] => onebitadder:IFF1:7:firstrow.input1
data_operandA[8] => onebitadder:IFF1:8:firstrow.input1
data_operandA[9] => onebitadder:IFF1:9:firstrow.input1
data_operandA[10] => onebitadder:IFF1:10:firstrow.input1
data_operandA[11] => onebitadder:IFF1:11:firstrow.input1
data_operandA[12] => onebitadder:IFF1:12:firstrow.input1
data_operandA[13] => onebitadder:IFF1:13:firstrow.input1
data_operandA[14] => onebitadder:IFF1:14:firstrow.input1
data_operandA[15] => onebitadder:IFF1:15:firstrow.input1
data_operandA[16] => onebitadder:IFF1:16:firstrow.input1
data_operandA[17] => onebitadder:IFF1:17:firstrow.input1
data_operandA[18] => onebitadder:IFF1:18:firstrow.input1
data_operandA[19] => onebitadder:IFF1:19:firstrow.input1
data_operandA[20] => onebitadder:IFF1:20:firstrow.input1
data_operandA[21] => onebitadder:IFF1:21:firstrow.input1
data_operandA[22] => onebitadder:IFF1:22:firstrow.input1
data_operandA[23] => onebitadder:IFF1:23:firstrow.input1
data_operandA[24] => onebitadder:IFF1:24:firstrow.input1
data_operandA[25] => onebitadder:IFF1:25:firstrow.input1
data_operandA[26] => onebitadder:IFF1:26:firstrow.input1
data_operandA[27] => onebitadder:IFF1:27:firstrow.input1
data_operandA[28] => onebitadder:IFF1:28:firstrow.input1
data_operandA[29] => onebitadder:IFF1:29:firstrow.input1
data_operandA[30] => onebitadder:IFF1:30:firstrow.input1
data_operandA[31] => onebitadder:IFF1:31:firstrow.input1
data_operandB[0] => opB_buffer[0].IN1
data_operandB[1] => opB_buffer[1].IN1
data_operandB[2] => opB_buffer[2].IN1
data_operandB[3] => opB_buffer[3].IN1
data_operandB[4] => opB_buffer[4].IN1
data_operandB[5] => opB_buffer[5].IN1
data_operandB[6] => opB_buffer[6].IN1
data_operandB[7] => opB_buffer[7].IN1
data_operandB[8] => opB_buffer[8].IN1
data_operandB[9] => opB_buffer[9].IN1
data_operandB[10] => opB_buffer[10].IN1
data_operandB[11] => opB_buffer[11].IN1
data_operandB[12] => opB_buffer[12].IN1
data_operandB[13] => opB_buffer[13].IN1
data_operandB[14] => opB_buffer[14].IN1
data_operandB[15] => opB_buffer[15].IN1
data_operandB[16] => opB_buffer[16].IN1
data_operandB[17] => opB_buffer[17].IN1
data_operandB[18] => opB_buffer[18].IN1
data_operandB[19] => opB_buffer[19].IN1
data_operandB[20] => opB_buffer[20].IN1
data_operandB[21] => opB_buffer[21].IN1
data_operandB[22] => opB_buffer[22].IN1
data_operandB[23] => opB_buffer[23].IN1
data_operandB[24] => opB_buffer[24].IN1
data_operandB[25] => opB_buffer[25].IN1
data_operandB[26] => opB_buffer[26].IN1
data_operandB[27] => opB_buffer[27].IN1
data_operandB[28] => opB_buffer[28].IN1
data_operandB[29] => opB_buffer[29].IN1
data_operandB[30] => opB_buffer[30].IN1
data_operandB[31] => opB_buffer[31].IN0
carryin => co_buffer.IN1
data_result[0] <= onebitadder:IFF2:31:IFF3:0:G1:G4:halfadder2.sum
data_result[1] <= onebitadder:IFF2:30:IFF3:0:G2:halfadder3.sum
data_result[2] <= onebitadder:IFF2:29:IFF3:0:G2:halfadder3.sum
data_result[3] <= onebitadder:IFF2:28:IFF3:0:G2:halfadder3.sum
data_result[4] <= onebitadder:IFF2:27:IFF3:0:G2:halfadder3.sum
data_result[5] <= onebitadder:IFF2:26:IFF3:0:G2:halfadder3.sum
data_result[6] <= onebitadder:IFF2:25:IFF3:0:G2:halfadder3.sum
data_result[7] <= onebitadder:IFF2:24:IFF3:0:G2:halfadder3.sum
data_result[8] <= onebitadder:IFF2:23:IFF3:0:G2:halfadder3.sum
data_result[9] <= onebitadder:IFF2:22:IFF3:0:G2:halfadder3.sum
data_result[10] <= onebitadder:IFF2:21:IFF3:0:G2:halfadder3.sum
data_result[11] <= onebitadder:IFF2:20:IFF3:0:G2:halfadder3.sum
data_result[12] <= onebitadder:IFF2:19:IFF3:0:G2:halfadder3.sum
data_result[13] <= onebitadder:IFF2:18:IFF3:0:G2:halfadder3.sum
data_result[14] <= onebitadder:IFF2:17:IFF3:0:G2:halfadder3.sum
data_result[15] <= onebitadder:IFF2:16:IFF3:0:G2:halfadder3.sum
data_result[16] <= onebitadder:IFF2:15:IFF3:0:G2:halfadder3.sum
data_result[17] <= onebitadder:IFF2:14:IFF3:0:G2:halfadder3.sum
data_result[18] <= onebitadder:IFF2:13:IFF3:0:G2:halfadder3.sum
data_result[19] <= onebitadder:IFF2:12:IFF3:0:G2:halfadder3.sum
data_result[20] <= onebitadder:IFF2:11:IFF3:0:G2:halfadder3.sum
data_result[21] <= onebitadder:IFF2:10:IFF3:0:G2:halfadder3.sum
data_result[22] <= onebitadder:IFF2:9:IFF3:0:G2:halfadder3.sum
data_result[23] <= onebitadder:IFF2:8:IFF3:0:G2:halfadder3.sum
data_result[24] <= onebitadder:IFF2:7:IFF3:0:G2:halfadder3.sum
data_result[25] <= onebitadder:IFF2:6:IFF3:0:G2:halfadder3.sum
data_result[26] <= onebitadder:IFF2:5:IFF3:0:G2:halfadder3.sum
data_result[27] <= onebitadder:IFF2:4:IFF3:0:G2:halfadder3.sum
data_result[28] <= onebitadder:IFF2:3:IFF3:0:G2:halfadder3.sum
data_result[29] <= onebitadder:IFF2:2:IFF3:0:G2:halfadder3.sum
data_result[30] <= onebitadder:IFF2:1:IFF3:0:G2:halfadder3.sum
data_result[31] <= onebitadder:IFF2:0:IFF3:0:G2:halfadder3.sum
carryout <= cobuffer~0.DB_MAX_OUTPUT_PORT_TYPE
subtract => co_buffer.IN0
subtract => opB_buffer[0].IN0
subtract => opB_buffer[1].IN0
subtract => opB_buffer[2].IN0
subtract => opB_buffer[3].IN0
subtract => opB_buffer[4].IN0
subtract => opB_buffer[5].IN0
subtract => opB_buffer[6].IN0
subtract => opB_buffer[7].IN0
subtract => opB_buffer[8].IN0
subtract => opB_buffer[9].IN0
subtract => opB_buffer[10].IN0
subtract => opB_buffer[11].IN0
subtract => opB_buffer[12].IN0
subtract => opB_buffer[13].IN0
subtract => opB_buffer[14].IN0
subtract => opB_buffer[15].IN0
subtract => opB_buffer[16].IN0
subtract => opB_buffer[17].IN0
subtract => opB_buffer[18].IN0
subtract => opB_buffer[19].IN0
subtract => opB_buffer[20].IN0
subtract => opB_buffer[21].IN0
subtract => opB_buffer[22].IN0
subtract => opB_buffer[23].IN0
subtract => opB_buffer[24].IN0
subtract => opB_buffer[25].IN0
subtract => opB_buffer[26].IN0
subtract => opB_buffer[27].IN0
subtract => opB_buffer[28].IN0
subtract => opB_buffer[29].IN0
subtract => opB_buffer[30].IN0
subtract => opB_buffer[31].IN1


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:31:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:30:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:29:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:28:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:27:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:26:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:25:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:24:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:23:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:22:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:21:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:20:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:19:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:18:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:17:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:16:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:15:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:14:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:13:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:12:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:11:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:10:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:9:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:8:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:7:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:6:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:5:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:4:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:3:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:2:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:1:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF1:0:firstrow
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:31:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:30:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:29:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:28:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:26:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:25:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:24:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:23:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:22:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:20:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:19:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:18:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:17:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:11:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:10:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:9:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:7:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:6:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:31:IFF3:0:G1:G4:halfadder2
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:30:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:29:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:28:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:27:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:26:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:26:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:25:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:25:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:24:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:24:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:23:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:23:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:22:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:22:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:21:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:21:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:20:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:20:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:19:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:19:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:18:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:18:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:17:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:17:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:16:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:16:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:15:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:14:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:12:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:9:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:8:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:7:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:6:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:4:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:4:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_compo|carrysaveadder:comp|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3
input1 => carryout~0.IN0
input1 => sum~0.IN0
input2 => carryout~0.IN1
input2 => sum~0.IN1
carryout <= carryout~0.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file
clock => reg:IFF:31:G2:regcomp.clock
clock => reg:IFF:30:G2:regcomp.clock
clock => reg:IFF:29:G2:regcomp.clock
clock => reg:IFF:28:G2:regcomp.clock
clock => reg:IFF:27:G2:regcomp.clock
clock => reg:IFF:26:G2:regcomp.clock
clock => reg:IFF:25:G2:regcomp.clock
clock => reg:IFF:24:G2:regcomp.clock
clock => reg:IFF:23:G2:regcomp.clock
clock => reg:IFF:22:G2:regcomp.clock
clock => reg:IFF:21:G2:regcomp.clock
clock => reg:IFF:20:G2:regcomp.clock
clock => reg:IFF:19:G2:regcomp.clock
clock => reg:IFF:18:G2:regcomp.clock
clock => reg:IFF:17:G2:regcomp.clock
clock => reg:IFF:16:G2:regcomp.clock
clock => reg:IFF:15:G2:regcomp.clock
clock => reg:IFF:14:G2:regcomp.clock
clock => reg:IFF:13:G2:regcomp.clock
clock => reg:IFF:12:G2:regcomp.clock
clock => reg:IFF:11:G2:regcomp.clock
clock => reg:IFF:10:G2:regcomp.clock
clock => reg:IFF:9:G2:regcomp.clock
clock => reg:IFF:8:G2:regcomp.clock
clock => reg:IFF:7:G2:regcomp.clock
clock => reg:IFF:6:G2:regcomp.clock
clock => reg:IFF:5:G2:regcomp.clock
clock => reg:IFF:4:G2:regcomp.clock
clock => reg:IFF:3:G2:regcomp.clock
clock => reg:IFF:2:G2:regcomp.clock
clock => reg:IFF:1:G2:regcomp.clock
ctrl_writeEnable => decoder5to32:write_decoder.En
ctrl_writeEnable => G2~30.IN1
ctrl_writeEnable => G2~29.IN1
ctrl_writeEnable => G2~28.IN1
ctrl_writeEnable => G2~27.IN1
ctrl_writeEnable => G2~26.IN1
ctrl_writeEnable => G2~25.IN1
ctrl_writeEnable => G2~24.IN1
ctrl_writeEnable => G2~23.IN1
ctrl_writeEnable => G2~22.IN1
ctrl_writeEnable => G2~21.IN1
ctrl_writeEnable => G2~20.IN1
ctrl_writeEnable => G2~19.IN1
ctrl_writeEnable => G2~18.IN1
ctrl_writeEnable => G2~17.IN1
ctrl_writeEnable => G2~16.IN1
ctrl_writeEnable => G2~15.IN1
ctrl_writeEnable => G2~14.IN1
ctrl_writeEnable => G2~13.IN1
ctrl_writeEnable => G2~12.IN1
ctrl_writeEnable => G2~11.IN1
ctrl_writeEnable => G2~10.IN1
ctrl_writeEnable => G2~9.IN1
ctrl_writeEnable => G2~8.IN1
ctrl_writeEnable => G2~7.IN1
ctrl_writeEnable => G2~6.IN1
ctrl_writeEnable => G2~5.IN1
ctrl_writeEnable => G2~4.IN1
ctrl_writeEnable => G2~3.IN1
ctrl_writeEnable => G2~2.IN1
ctrl_writeEnable => G2~1.IN1
ctrl_writeEnable => G2~0.IN1
ctrl_reset => reg:IFF:31:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:30:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:29:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:28:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:27:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:26:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:25:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:24:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:23:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:22:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:21:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:20:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:19:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:18:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:17:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:16:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:15:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:14:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:13:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:12:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:11:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:10:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:9:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:8:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:7:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:6:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:5:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:4:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:3:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:2:G2:regcomp.ctrl_reset
ctrl_reset => reg:IFF:1:G2:regcomp.ctrl_reset
ctrl_writeReg[0] => decoder5to32:write_decoder.w[4]
ctrl_writeReg[1] => decoder5to32:write_decoder.w[3]
ctrl_writeReg[2] => decoder5to32:write_decoder.w[2]
ctrl_writeReg[3] => decoder5to32:write_decoder.w[1]
ctrl_writeReg[4] => decoder5to32:write_decoder.w[0]
ctrl_readRegA[0] => decoder5to32:readA_decoder.w[4]
ctrl_readRegA[1] => decoder5to32:readA_decoder.w[3]
ctrl_readRegA[2] => decoder5to32:readA_decoder.w[2]
ctrl_readRegA[3] => decoder5to32:readA_decoder.w[1]
ctrl_readRegA[4] => decoder5to32:readA_decoder.w[0]
ctrl_readRegB[0] => decoder5to32:readB_decoder.w[4]
ctrl_readRegB[1] => decoder5to32:readB_decoder.w[3]
ctrl_readRegB[2] => decoder5to32:readB_decoder.w[2]
ctrl_readRegB[3] => decoder5to32:readB_decoder.w[1]
ctrl_readRegB[4] => decoder5to32:readB_decoder.w[0]
data_writeReg[0] => reg:IFF:31:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:30:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:29:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:28:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:27:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:26:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:25:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:24:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:23:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:22:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:21:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:20:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:19:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:18:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:17:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:16:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:15:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:14:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:13:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:12:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:11:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:10:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:9:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:8:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:7:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:6:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:5:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:4:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:3:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:2:G2:regcomp.data_writeReg[0]
data_writeReg[0] => reg:IFF:1:G2:regcomp.data_writeReg[0]
data_writeReg[1] => reg:IFF:31:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:30:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:29:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:28:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:27:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:26:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:25:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:24:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:23:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:22:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:21:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:20:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:19:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:18:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:17:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:16:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:15:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:14:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:13:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:12:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:11:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:10:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:9:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:8:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:7:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:6:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:5:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:4:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:3:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:2:G2:regcomp.data_writeReg[1]
data_writeReg[1] => reg:IFF:1:G2:regcomp.data_writeReg[1]
data_writeReg[2] => reg:IFF:31:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:30:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:29:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:28:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:27:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:26:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:25:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:24:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:23:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:22:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:21:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:20:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:19:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:18:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:17:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:16:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:15:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:14:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:13:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:12:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:11:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:10:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:9:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:8:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:7:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:6:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:5:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:4:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:3:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:2:G2:regcomp.data_writeReg[2]
data_writeReg[2] => reg:IFF:1:G2:regcomp.data_writeReg[2]
data_writeReg[3] => reg:IFF:31:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:30:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:29:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:28:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:27:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:26:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:25:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:24:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:23:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:22:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:21:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:20:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:19:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:18:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:17:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:16:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:15:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:14:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:13:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:12:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:11:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:10:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:9:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:8:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:7:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:6:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:5:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:4:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:3:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:2:G2:regcomp.data_writeReg[3]
data_writeReg[3] => reg:IFF:1:G2:regcomp.data_writeReg[3]
data_writeReg[4] => reg:IFF:31:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:30:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:29:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:28:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:27:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:26:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:25:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:24:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:23:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:22:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:21:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:20:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:19:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:18:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:17:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:16:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:15:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:14:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:13:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:12:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:11:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:10:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:9:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:8:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:7:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:6:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:5:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:4:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:3:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:2:G2:regcomp.data_writeReg[4]
data_writeReg[4] => reg:IFF:1:G2:regcomp.data_writeReg[4]
data_writeReg[5] => reg:IFF:31:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:30:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:29:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:28:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:27:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:26:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:25:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:24:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:23:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:22:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:21:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:20:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:19:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:18:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:17:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:16:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:15:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:14:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:13:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:12:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:11:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:10:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:9:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:8:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:7:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:6:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:5:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:4:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:3:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:2:G2:regcomp.data_writeReg[5]
data_writeReg[5] => reg:IFF:1:G2:regcomp.data_writeReg[5]
data_writeReg[6] => reg:IFF:31:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:30:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:29:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:28:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:27:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:26:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:25:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:24:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:23:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:22:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:21:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:20:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:19:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:18:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:17:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:16:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:15:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:14:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:13:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:12:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:11:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:10:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:9:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:8:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:7:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:6:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:5:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:4:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:3:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:2:G2:regcomp.data_writeReg[6]
data_writeReg[6] => reg:IFF:1:G2:regcomp.data_writeReg[6]
data_writeReg[7] => reg:IFF:31:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:30:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:29:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:28:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:27:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:26:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:25:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:24:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:23:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:22:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:21:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:20:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:19:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:18:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:17:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:16:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:15:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:14:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:13:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:12:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:11:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:10:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:9:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:8:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:7:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:6:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:5:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:4:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:3:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:2:G2:regcomp.data_writeReg[7]
data_writeReg[7] => reg:IFF:1:G2:regcomp.data_writeReg[7]
data_writeReg[8] => reg:IFF:31:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:30:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:29:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:28:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:27:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:26:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:25:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:24:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:23:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:22:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:21:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:20:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:19:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:18:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:17:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:16:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:15:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:14:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:13:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:12:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:11:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:10:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:9:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:8:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:7:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:6:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:5:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:4:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:3:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:2:G2:regcomp.data_writeReg[8]
data_writeReg[8] => reg:IFF:1:G2:regcomp.data_writeReg[8]
data_writeReg[9] => reg:IFF:31:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:30:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:29:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:28:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:27:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:26:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:25:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:24:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:23:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:22:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:21:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:20:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:19:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:18:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:17:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:16:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:15:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:14:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:13:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:12:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:11:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:10:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:9:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:8:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:7:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:6:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:5:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:4:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:3:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:2:G2:regcomp.data_writeReg[9]
data_writeReg[9] => reg:IFF:1:G2:regcomp.data_writeReg[9]
data_writeReg[10] => reg:IFF:31:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:30:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:29:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:28:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:27:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:26:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:25:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:24:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:23:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:22:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:21:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:20:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:19:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:18:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:17:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:16:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:15:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:14:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:13:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:12:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:11:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:10:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:9:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:8:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:7:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:6:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:5:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:4:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:3:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:2:G2:regcomp.data_writeReg[10]
data_writeReg[10] => reg:IFF:1:G2:regcomp.data_writeReg[10]
data_writeReg[11] => reg:IFF:31:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:30:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:29:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:28:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:27:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:26:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:25:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:24:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:23:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:22:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:21:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:20:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:19:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:18:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:17:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:16:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:15:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:14:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:13:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:12:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:11:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:10:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:9:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:8:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:7:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:6:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:5:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:4:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:3:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:2:G2:regcomp.data_writeReg[11]
data_writeReg[11] => reg:IFF:1:G2:regcomp.data_writeReg[11]
data_writeReg[12] => reg:IFF:31:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:30:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:29:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:28:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:27:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:26:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:25:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:24:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:23:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:22:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:21:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:20:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:19:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:18:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:17:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:16:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:15:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:14:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:13:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:12:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:11:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:10:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:9:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:8:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:7:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:6:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:5:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:4:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:3:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:2:G2:regcomp.data_writeReg[12]
data_writeReg[12] => reg:IFF:1:G2:regcomp.data_writeReg[12]
data_writeReg[13] => reg:IFF:31:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:30:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:29:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:28:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:27:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:26:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:25:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:24:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:23:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:22:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:21:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:20:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:19:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:18:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:17:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:16:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:15:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:14:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:13:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:12:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:11:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:10:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:9:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:8:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:7:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:6:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:5:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:4:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:3:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:2:G2:regcomp.data_writeReg[13]
data_writeReg[13] => reg:IFF:1:G2:regcomp.data_writeReg[13]
data_writeReg[14] => reg:IFF:31:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:30:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:29:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:28:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:27:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:26:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:25:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:24:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:23:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:22:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:21:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:20:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:19:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:18:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:17:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:16:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:15:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:14:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:13:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:12:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:11:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:10:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:9:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:8:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:7:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:6:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:5:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:4:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:3:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:2:G2:regcomp.data_writeReg[14]
data_writeReg[14] => reg:IFF:1:G2:regcomp.data_writeReg[14]
data_writeReg[15] => reg:IFF:31:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:30:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:29:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:28:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:27:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:26:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:25:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:24:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:23:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:22:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:21:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:20:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:19:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:18:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:17:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:16:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:15:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:14:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:13:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:12:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:11:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:10:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:9:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:8:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:7:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:6:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:5:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:4:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:3:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:2:G2:regcomp.data_writeReg[15]
data_writeReg[15] => reg:IFF:1:G2:regcomp.data_writeReg[15]
data_writeReg[16] => reg:IFF:31:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:30:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:29:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:28:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:27:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:26:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:25:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:24:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:23:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:22:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:21:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:20:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:19:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:18:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:17:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:16:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:15:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:14:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:13:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:12:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:11:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:10:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:9:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:8:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:7:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:6:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:5:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:4:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:3:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:2:G2:regcomp.data_writeReg[16]
data_writeReg[16] => reg:IFF:1:G2:regcomp.data_writeReg[16]
data_writeReg[17] => reg:IFF:31:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:30:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:29:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:28:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:27:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:26:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:25:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:24:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:23:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:22:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:21:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:20:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:19:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:18:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:17:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:16:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:15:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:14:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:13:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:12:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:11:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:10:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:9:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:8:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:7:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:6:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:5:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:4:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:3:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:2:G2:regcomp.data_writeReg[17]
data_writeReg[17] => reg:IFF:1:G2:regcomp.data_writeReg[17]
data_writeReg[18] => reg:IFF:31:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:30:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:29:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:28:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:27:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:26:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:25:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:24:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:23:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:22:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:21:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:20:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:19:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:18:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:17:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:16:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:15:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:14:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:13:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:12:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:11:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:10:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:9:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:8:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:7:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:6:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:5:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:4:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:3:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:2:G2:regcomp.data_writeReg[18]
data_writeReg[18] => reg:IFF:1:G2:regcomp.data_writeReg[18]
data_writeReg[19] => reg:IFF:31:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:30:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:29:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:28:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:27:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:26:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:25:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:24:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:23:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:22:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:21:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:20:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:19:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:18:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:17:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:16:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:15:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:14:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:13:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:12:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:11:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:10:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:9:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:8:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:7:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:6:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:5:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:4:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:3:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:2:G2:regcomp.data_writeReg[19]
data_writeReg[19] => reg:IFF:1:G2:regcomp.data_writeReg[19]
data_writeReg[20] => reg:IFF:31:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:30:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:29:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:28:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:27:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:26:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:25:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:24:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:23:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:22:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:21:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:20:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:19:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:18:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:17:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:16:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:15:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:14:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:13:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:12:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:11:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:10:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:9:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:8:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:7:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:6:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:5:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:4:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:3:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:2:G2:regcomp.data_writeReg[20]
data_writeReg[20] => reg:IFF:1:G2:regcomp.data_writeReg[20]
data_writeReg[21] => reg:IFF:31:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:30:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:29:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:28:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:27:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:26:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:25:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:24:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:23:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:22:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:21:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:20:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:19:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:18:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:17:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:16:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:15:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:14:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:13:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:12:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:11:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:10:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:9:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:8:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:7:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:6:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:5:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:4:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:3:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:2:G2:regcomp.data_writeReg[21]
data_writeReg[21] => reg:IFF:1:G2:regcomp.data_writeReg[21]
data_writeReg[22] => reg:IFF:31:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:30:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:29:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:28:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:27:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:26:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:25:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:24:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:23:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:22:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:21:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:20:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:19:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:18:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:17:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:16:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:15:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:14:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:13:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:12:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:11:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:10:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:9:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:8:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:7:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:6:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:5:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:4:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:3:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:2:G2:regcomp.data_writeReg[22]
data_writeReg[22] => reg:IFF:1:G2:regcomp.data_writeReg[22]
data_writeReg[23] => reg:IFF:31:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:30:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:29:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:28:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:27:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:26:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:25:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:24:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:23:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:22:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:21:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:20:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:19:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:18:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:17:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:16:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:15:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:14:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:13:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:12:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:11:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:10:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:9:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:8:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:7:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:6:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:5:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:4:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:3:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:2:G2:regcomp.data_writeReg[23]
data_writeReg[23] => reg:IFF:1:G2:regcomp.data_writeReg[23]
data_writeReg[24] => reg:IFF:31:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:30:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:29:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:28:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:27:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:26:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:25:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:24:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:23:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:22:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:21:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:20:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:19:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:18:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:17:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:16:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:15:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:14:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:13:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:12:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:11:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:10:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:9:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:8:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:7:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:6:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:5:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:4:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:3:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:2:G2:regcomp.data_writeReg[24]
data_writeReg[24] => reg:IFF:1:G2:regcomp.data_writeReg[24]
data_writeReg[25] => reg:IFF:31:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:30:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:29:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:28:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:27:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:26:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:25:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:24:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:23:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:22:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:21:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:20:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:19:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:18:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:17:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:16:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:15:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:14:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:13:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:12:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:11:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:10:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:9:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:8:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:7:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:6:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:5:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:4:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:3:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:2:G2:regcomp.data_writeReg[25]
data_writeReg[25] => reg:IFF:1:G2:regcomp.data_writeReg[25]
data_writeReg[26] => reg:IFF:31:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:30:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:29:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:28:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:27:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:26:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:25:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:24:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:23:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:22:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:21:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:20:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:19:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:18:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:17:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:16:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:15:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:14:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:13:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:12:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:11:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:10:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:9:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:8:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:7:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:6:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:5:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:4:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:3:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:2:G2:regcomp.data_writeReg[26]
data_writeReg[26] => reg:IFF:1:G2:regcomp.data_writeReg[26]
data_writeReg[27] => reg:IFF:31:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:30:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:29:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:28:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:27:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:26:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:25:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:24:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:23:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:22:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:21:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:20:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:19:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:18:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:17:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:16:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:15:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:14:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:13:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:12:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:11:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:10:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:9:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:8:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:7:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:6:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:5:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:4:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:3:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:2:G2:regcomp.data_writeReg[27]
data_writeReg[27] => reg:IFF:1:G2:regcomp.data_writeReg[27]
data_writeReg[28] => reg:IFF:31:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:30:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:29:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:28:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:27:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:26:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:25:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:24:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:23:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:22:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:21:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:20:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:19:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:18:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:17:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:16:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:15:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:14:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:13:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:12:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:11:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:10:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:9:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:8:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:7:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:6:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:5:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:4:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:3:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:2:G2:regcomp.data_writeReg[28]
data_writeReg[28] => reg:IFF:1:G2:regcomp.data_writeReg[28]
data_writeReg[29] => reg:IFF:31:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:30:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:29:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:28:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:27:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:26:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:25:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:24:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:23:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:22:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:21:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:20:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:19:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:18:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:17:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:16:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:15:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:14:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:13:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:12:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:11:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:10:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:9:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:8:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:7:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:6:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:5:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:4:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:3:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:2:G2:regcomp.data_writeReg[29]
data_writeReg[29] => reg:IFF:1:G2:regcomp.data_writeReg[29]
data_writeReg[30] => reg:IFF:31:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:30:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:29:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:28:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:27:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:26:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:25:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:24:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:23:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:22:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:21:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:20:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:19:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:18:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:17:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:16:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:15:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:14:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:13:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:12:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:11:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:10:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:9:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:8:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:7:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:6:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:5:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:4:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:3:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:2:G2:regcomp.data_writeReg[30]
data_writeReg[30] => reg:IFF:1:G2:regcomp.data_writeReg[30]
data_writeReg[31] => reg:IFF:31:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:30:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:29:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:28:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:27:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:26:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:25:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:24:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:23:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:22:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:21:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:20:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:19:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:18:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:17:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:16:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:15:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:14:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:13:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:12:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:11:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:10:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:9:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:8:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:7:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:6:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:5:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:4:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:3:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:2:G2:regcomp.data_writeReg[31]
data_writeReg[31] => reg:IFF:1:G2:regcomp.data_writeReg[31]
data_readRegA[0] <= data_readRegA[0]~31.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1]~30.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2]~29.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3]~28.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4]~27.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5]~26.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6]~25.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7]~24.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8]~23.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9]~22.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10]~21.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11]~20.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12]~19.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13]~18.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14]~17.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15]~16.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16]~15.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17]~14.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18]~13.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19]~12.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20]~11.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21]~10.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22]~9.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23]~8.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24]~7.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25]~6.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26]~5.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27]~4.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28]~3.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29]~2.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30]~1.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31]~0.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0]~31.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1]~30.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2]~29.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3]~28.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4]~27.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5]~26.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6]~25.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7]~24.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8]~23.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9]~22.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10]~21.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11]~20.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12]~19.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13]~18.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14]~17.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15]~16.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16]~15.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17]~14.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18]~13.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19]~12.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20]~11.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21]~10.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22]~9.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23]~8.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24]~7.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25]~6.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26]~5.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27]~4.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28]~3.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29]~2.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30]~1.DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31]~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:write_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|processor|regfile:register_file|decoder5to32:write_decoder|decoder2to4:Dec_left
address[1] => output~2.IN1
address[1] => output~0.IN1
address[1] => output~4.IN1
address[1] => output~6.IN1
address[0] => output~4.IN0
address[0] => output~0.IN0
address[0] => output~2.IN0
address[0] => output~6.IN0
enable => output~7.IN0
enable => output~5.IN0
enable => output~3.IN0
enable => output~1.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:write_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:write_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:write_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:write_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readA_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|processor|regfile:register_file|decoder5to32:readA_decoder|decoder2to4:Dec_left
address[1] => output~2.IN1
address[1] => output~0.IN1
address[1] => output~4.IN1
address[1] => output~6.IN1
address[0] => output~4.IN0
address[0] => output~0.IN0
address[0] => output~2.IN0
address[0] => output~6.IN0
enable => output~7.IN0
enable => output~5.IN0
enable => output~3.IN0
enable => output~1.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readA_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readA_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readA_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readB_decoder
w[4] => decoder2to4:Dec_left.address[1]
w[3] => decoder2to4:Dec_left.address[0]
w[2] => decoder3to8:G1:3:Dec_ri.address[2]
w[2] => decoder3to8:G1:2:Dec_ri.address[2]
w[2] => decoder3to8:G1:1:Dec_ri.address[2]
w[2] => decoder3to8:G1:0:Dec_ri.address[2]
w[1] => decoder3to8:G1:3:Dec_ri.address[1]
w[1] => decoder3to8:G1:2:Dec_ri.address[1]
w[1] => decoder3to8:G1:1:Dec_ri.address[1]
w[1] => decoder3to8:G1:0:Dec_ri.address[1]
w[0] => decoder3to8:G1:3:Dec_ri.address[0]
w[0] => decoder3to8:G1:2:Dec_ri.address[0]
w[0] => decoder3to8:G1:1:Dec_ri.address[0]
w[0] => decoder3to8:G1:0:Dec_ri.address[0]
En => decoder2to4:Dec_left.enable
y[31] <= decoder3to8:G1:3:Dec_ri.output[7]
y[30] <= decoder3to8:G1:3:Dec_ri.output[6]
y[29] <= decoder3to8:G1:3:Dec_ri.output[5]
y[28] <= decoder3to8:G1:3:Dec_ri.output[4]
y[27] <= decoder3to8:G1:3:Dec_ri.output[3]
y[26] <= decoder3to8:G1:3:Dec_ri.output[2]
y[25] <= decoder3to8:G1:3:Dec_ri.output[1]
y[24] <= decoder3to8:G1:3:Dec_ri.output[0]
y[23] <= decoder3to8:G1:2:Dec_ri.output[7]
y[22] <= decoder3to8:G1:2:Dec_ri.output[6]
y[21] <= decoder3to8:G1:2:Dec_ri.output[5]
y[20] <= decoder3to8:G1:2:Dec_ri.output[4]
y[19] <= decoder3to8:G1:2:Dec_ri.output[3]
y[18] <= decoder3to8:G1:2:Dec_ri.output[2]
y[17] <= decoder3to8:G1:2:Dec_ri.output[1]
y[16] <= decoder3to8:G1:2:Dec_ri.output[0]
y[15] <= decoder3to8:G1:1:Dec_ri.output[7]
y[14] <= decoder3to8:G1:1:Dec_ri.output[6]
y[13] <= decoder3to8:G1:1:Dec_ri.output[5]
y[12] <= decoder3to8:G1:1:Dec_ri.output[4]
y[11] <= decoder3to8:G1:1:Dec_ri.output[3]
y[10] <= decoder3to8:G1:1:Dec_ri.output[2]
y[9] <= decoder3to8:G1:1:Dec_ri.output[1]
y[8] <= decoder3to8:G1:1:Dec_ri.output[0]
y[7] <= decoder3to8:G1:0:Dec_ri.output[7]
y[6] <= decoder3to8:G1:0:Dec_ri.output[6]
y[5] <= decoder3to8:G1:0:Dec_ri.output[5]
y[4] <= decoder3to8:G1:0:Dec_ri.output[4]
y[3] <= decoder3to8:G1:0:Dec_ri.output[3]
y[2] <= decoder3to8:G1:0:Dec_ri.output[2]
y[1] <= decoder3to8:G1:0:Dec_ri.output[1]
y[0] <= decoder3to8:G1:0:Dec_ri.output[0]


|processor|regfile:register_file|decoder5to32:readB_decoder|decoder2to4:Dec_left
address[1] => output~2.IN1
address[1] => output~0.IN1
address[1] => output~4.IN1
address[1] => output~6.IN1
address[0] => output~4.IN0
address[0] => output~0.IN0
address[0] => output~2.IN0
address[0] => output~6.IN0
enable => output~7.IN0
enable => output~5.IN0
enable => output~3.IN0
enable => output~1.IN1
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~5.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~7.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readB_decoder|decoder3To8:\G1:0:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readB_decoder|decoder3To8:\G1:1:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readB_decoder|decoder3To8:\G1:2:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|decoder5to32:readB_decoder|decoder3To8:\G1:3:Dec_ri
address[2] => output~7.IN1
address[2] => output~2.IN1
address[2] => output~12.IN1
address[2] => output~17.IN1
address[1] => output~12.IN0
address[1] => output~2.IN0
address[1] => output~7.IN0
address[1] => output~17.IN0
address[0] => output~15.IN0
address[0] => output~10.IN0
address[0] => output~5.IN0
address[0] => output~0.IN1
address[0] => output~3.IN1
address[0] => output~8.IN0
address[0] => output~13.IN0
address[0] => output~18.IN0
enable => output~19.IN0
enable => output~16.IN0
enable => output~14.IN0
enable => output~11.IN0
enable => output~9.IN0
enable => output~6.IN0
enable => output~4.IN0
enable => output~1.IN1
output[7] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~11.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~16.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~19.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:0:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:0:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:1:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:1:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:2:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:2:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:3:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:3:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:4:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:4:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:5:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:5:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:6:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:6:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:7:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:7:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:8:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:8:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:9:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:9:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:10:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:10:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:11:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:11:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:12:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:12:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:13:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:13:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:14:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:14:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:15:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:15:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:16:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:16:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:17:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:17:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:18:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:18:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:19:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:19:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:20:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:20:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:21:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:21:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:22:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:22:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:23:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:23:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:24:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:24:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:25:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:25:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:26:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:26:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:27:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:27:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:28:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:28:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:29:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:29:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:30:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:30:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp
clock => dflipflop:IFF:31:dffcomp.clock
clock => dflipflop:IFF:30:dffcomp.clock
clock => dflipflop:IFF:29:dffcomp.clock
clock => dflipflop:IFF:28:dffcomp.clock
clock => dflipflop:IFF:27:dffcomp.clock
clock => dflipflop:IFF:26:dffcomp.clock
clock => dflipflop:IFF:25:dffcomp.clock
clock => dflipflop:IFF:24:dffcomp.clock
clock => dflipflop:IFF:23:dffcomp.clock
clock => dflipflop:IFF:22:dffcomp.clock
clock => dflipflop:IFF:21:dffcomp.clock
clock => dflipflop:IFF:20:dffcomp.clock
clock => dflipflop:IFF:19:dffcomp.clock
clock => dflipflop:IFF:18:dffcomp.clock
clock => dflipflop:IFF:17:dffcomp.clock
clock => dflipflop:IFF:16:dffcomp.clock
clock => dflipflop:IFF:15:dffcomp.clock
clock => dflipflop:IFF:14:dffcomp.clock
clock => dflipflop:IFF:13:dffcomp.clock
clock => dflipflop:IFF:12:dffcomp.clock
clock => dflipflop:IFF:11:dffcomp.clock
clock => dflipflop:IFF:10:dffcomp.clock
clock => dflipflop:IFF:9:dffcomp.clock
clock => dflipflop:IFF:8:dffcomp.clock
clock => dflipflop:IFF:7:dffcomp.clock
clock => dflipflop:IFF:6:dffcomp.clock
clock => dflipflop:IFF:5:dffcomp.clock
clock => dflipflop:IFF:4:dffcomp.clock
clock => dflipflop:IFF:3:dffcomp.clock
clock => dflipflop:IFF:2:dffcomp.clock
clock => dflipflop:IFF:1:dffcomp.clock
clock => dflipflop:IFF:0:dffcomp.clock
ctrl_writeEnable => dflipflop:IFF:31:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:30:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:29:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:28:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:27:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:26:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:25:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:24:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:23:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:22:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:21:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:20:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:19:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:18:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:17:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:16:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:15:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:14:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:13:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:12:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:11:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:10:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:9:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:8:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:7:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:6:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:5:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:4:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:3:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:2:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:1:dffcomp.enable
ctrl_writeEnable => dflipflop:IFF:0:dffcomp.enable
ctrl_reset => dflipflop:IFF:31:dffcomp.reset
ctrl_reset => dflipflop:IFF:30:dffcomp.reset
ctrl_reset => dflipflop:IFF:29:dffcomp.reset
ctrl_reset => dflipflop:IFF:28:dffcomp.reset
ctrl_reset => dflipflop:IFF:27:dffcomp.reset
ctrl_reset => dflipflop:IFF:26:dffcomp.reset
ctrl_reset => dflipflop:IFF:25:dffcomp.reset
ctrl_reset => dflipflop:IFF:24:dffcomp.reset
ctrl_reset => dflipflop:IFF:23:dffcomp.reset
ctrl_reset => dflipflop:IFF:22:dffcomp.reset
ctrl_reset => dflipflop:IFF:21:dffcomp.reset
ctrl_reset => dflipflop:IFF:20:dffcomp.reset
ctrl_reset => dflipflop:IFF:19:dffcomp.reset
ctrl_reset => dflipflop:IFF:18:dffcomp.reset
ctrl_reset => dflipflop:IFF:17:dffcomp.reset
ctrl_reset => dflipflop:IFF:16:dffcomp.reset
ctrl_reset => dflipflop:IFF:15:dffcomp.reset
ctrl_reset => dflipflop:IFF:14:dffcomp.reset
ctrl_reset => dflipflop:IFF:13:dffcomp.reset
ctrl_reset => dflipflop:IFF:12:dffcomp.reset
ctrl_reset => dflipflop:IFF:11:dffcomp.reset
ctrl_reset => dflipflop:IFF:10:dffcomp.reset
ctrl_reset => dflipflop:IFF:9:dffcomp.reset
ctrl_reset => dflipflop:IFF:8:dffcomp.reset
ctrl_reset => dflipflop:IFF:7:dffcomp.reset
ctrl_reset => dflipflop:IFF:6:dffcomp.reset
ctrl_reset => dflipflop:IFF:5:dffcomp.reset
ctrl_reset => dflipflop:IFF:4:dffcomp.reset
ctrl_reset => dflipflop:IFF:3:dffcomp.reset
ctrl_reset => dflipflop:IFF:2:dffcomp.reset
ctrl_reset => dflipflop:IFF:1:dffcomp.reset
ctrl_reset => dflipflop:IFF:0:dffcomp.reset
data_writeReg[0] => dflipflop:IFF:0:dffcomp.data
data_writeReg[1] => dflipflop:IFF:1:dffcomp.data
data_writeReg[2] => dflipflop:IFF:2:dffcomp.data
data_writeReg[3] => dflipflop:IFF:3:dffcomp.data
data_writeReg[4] => dflipflop:IFF:4:dffcomp.data
data_writeReg[5] => dflipflop:IFF:5:dffcomp.data
data_writeReg[6] => dflipflop:IFF:6:dffcomp.data
data_writeReg[7] => dflipflop:IFF:7:dffcomp.data
data_writeReg[8] => dflipflop:IFF:8:dffcomp.data
data_writeReg[9] => dflipflop:IFF:9:dffcomp.data
data_writeReg[10] => dflipflop:IFF:10:dffcomp.data
data_writeReg[11] => dflipflop:IFF:11:dffcomp.data
data_writeReg[12] => dflipflop:IFF:12:dffcomp.data
data_writeReg[13] => dflipflop:IFF:13:dffcomp.data
data_writeReg[14] => dflipflop:IFF:14:dffcomp.data
data_writeReg[15] => dflipflop:IFF:15:dffcomp.data
data_writeReg[16] => dflipflop:IFF:16:dffcomp.data
data_writeReg[17] => dflipflop:IFF:17:dffcomp.data
data_writeReg[18] => dflipflop:IFF:18:dffcomp.data
data_writeReg[19] => dflipflop:IFF:19:dffcomp.data
data_writeReg[20] => dflipflop:IFF:20:dffcomp.data
data_writeReg[21] => dflipflop:IFF:21:dffcomp.data
data_writeReg[22] => dflipflop:IFF:22:dffcomp.data
data_writeReg[23] => dflipflop:IFF:23:dffcomp.data
data_writeReg[24] => dflipflop:IFF:24:dffcomp.data
data_writeReg[25] => dflipflop:IFF:25:dffcomp.data
data_writeReg[26] => dflipflop:IFF:26:dffcomp.data
data_writeReg[27] => dflipflop:IFF:27:dffcomp.data
data_writeReg[28] => dflipflop:IFF:28:dffcomp.data
data_writeReg[29] => dflipflop:IFF:29:dffcomp.data
data_writeReg[30] => dflipflop:IFF:30:dffcomp.data
data_writeReg[31] => dflipflop:IFF:31:dffcomp.data
data_readReg[0] <= dflipflop:IFF:0:dffcomp.output
data_readReg[1] <= dflipflop:IFF:1:dffcomp.output
data_readReg[2] <= dflipflop:IFF:2:dffcomp.output
data_readReg[3] <= dflipflop:IFF:3:dffcomp.output
data_readReg[4] <= dflipflop:IFF:4:dffcomp.output
data_readReg[5] <= dflipflop:IFF:5:dffcomp.output
data_readReg[6] <= dflipflop:IFF:6:dffcomp.output
data_readReg[7] <= dflipflop:IFF:7:dffcomp.output
data_readReg[8] <= dflipflop:IFF:8:dffcomp.output
data_readReg[9] <= dflipflop:IFF:9:dffcomp.output
data_readReg[10] <= dflipflop:IFF:10:dffcomp.output
data_readReg[11] <= dflipflop:IFF:11:dffcomp.output
data_readReg[12] <= dflipflop:IFF:12:dffcomp.output
data_readReg[13] <= dflipflop:IFF:13:dffcomp.output
data_readReg[14] <= dflipflop:IFF:14:dffcomp.output
data_readReg[15] <= dflipflop:IFF:15:dffcomp.output
data_readReg[16] <= dflipflop:IFF:16:dffcomp.output
data_readReg[17] <= dflipflop:IFF:17:dffcomp.output
data_readReg[18] <= dflipflop:IFF:18:dffcomp.output
data_readReg[19] <= dflipflop:IFF:19:dffcomp.output
data_readReg[20] <= dflipflop:IFF:20:dffcomp.output
data_readReg[21] <= dflipflop:IFF:21:dffcomp.output
data_readReg[22] <= dflipflop:IFF:22:dffcomp.output
data_readReg[23] <= dflipflop:IFF:23:dffcomp.output
data_readReg[24] <= dflipflop:IFF:24:dffcomp.output
data_readReg[25] <= dflipflop:IFF:25:dffcomp.output
data_readReg[26] <= dflipflop:IFF:26:dffcomp.output
data_readReg[27] <= dflipflop:IFF:27:dffcomp.output
data_readReg[28] <= dflipflop:IFF:28:dffcomp.output
data_readReg[29] <= dflipflop:IFF:29:dffcomp.output
data_readReg[30] <= dflipflop:IFF:30:dffcomp.output
data_readReg[31] <= dflipflop:IFF:31:dffcomp.output


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:6:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:7:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:8:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:9:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:10:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:11:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:12:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:13:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:14:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:15:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:16:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:17:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:18:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:19:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:20:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:21:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:22:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:23:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:24:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:25:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:26:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:27:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:28:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:29:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:30:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:31:dffcomp
clock => output~reg0.CLK
reset => output~reg0.ACLR
enable => output~reg0.ENA
data => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:31:dataReadA
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:register_file|tristate:\IFF:31:dataReadB
input[31] => output[31]~0.DATAIN
input[30] => output[30]~1.DATAIN
input[29] => output[29]~2.DATAIN
input[28] => output[28]~3.DATAIN
input[27] => output[27]~4.DATAIN
input[26] => output[26]~5.DATAIN
input[25] => output[25]~6.DATAIN
input[24] => output[24]~7.DATAIN
input[23] => output[23]~8.DATAIN
input[22] => output[22]~9.DATAIN
input[21] => output[21]~10.DATAIN
input[20] => output[20]~11.DATAIN
input[19] => output[19]~12.DATAIN
input[18] => output[18]~13.DATAIN
input[17] => output[17]~14.DATAIN
input[16] => output[16]~15.DATAIN
input[15] => output[15]~16.DATAIN
input[14] => output[14]~17.DATAIN
input[13] => output[13]~18.DATAIN
input[12] => output[12]~19.DATAIN
input[11] => output[11]~20.DATAIN
input[10] => output[10]~21.DATAIN
input[9] => output[9]~22.DATAIN
input[8] => output[8]~23.DATAIN
input[7] => output[7]~24.DATAIN
input[6] => output[6]~25.DATAIN
input[5] => output[5]~26.DATAIN
input[4] => output[4]~27.DATAIN
input[3] => output[3]~28.DATAIN
input[2] => output[2]~29.DATAIN
input[1] => output[1]~30.DATAIN
input[0] => output[0]~31.DATAIN
ctrl => output[0]~31.OE
ctrl => output[1]~30.OE
ctrl => output[2]~29.OE
ctrl => output[3]~28.OE
ctrl => output[4]~27.OE
ctrl => output[5]~26.OE
ctrl => output[6]~25.OE
ctrl => output[7]~24.OE
ctrl => output[8]~23.OE
ctrl => output[9]~22.OE
ctrl => output[10]~21.OE
ctrl => output[11]~20.OE
ctrl => output[12]~19.OE
ctrl => output[13]~18.OE
ctrl => output[14]~17.OE
ctrl => output[15]~16.OE
ctrl => output[16]~15.OE
ctrl => output[17]~14.OE
ctrl => output[18]~13.OE
ctrl => output[19]~12.OE
ctrl => output[20]~11.OE
ctrl => output[21]~10.OE
ctrl => output[22]~9.OE
ctrl => output[23]~8.OE
ctrl => output[24]~7.OE
ctrl => output[25]~6.OE
ctrl => output[26]~5.OE
ctrl => output[27]~4.OE
ctrl => output[28]~3.OE
ctrl => output[29]~2.OE
ctrl => output[30]~1.OE
ctrl => output[31]~0.OE
output[31] <= output[31]~0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~1.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~2.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~3.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~4.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~5.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~6.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~7.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~8.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~9.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~10.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~11.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~12.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~13.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~14.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~15.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~16.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~17.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~18.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~19.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~20.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~21.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~22.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~23.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~24.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~25.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~26.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~27.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~28.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~29.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~30.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output[0]~31.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one
input[0] => onebitfulladder:G1:0:adder2.input1
input[1] => onebitfulladder:G1:1:adder2.input1
input[2] => onebitfulladder:G1:2:adder2.input1
input[3] => onebitfulladder:G1:3:adder2.input1
input[4] => onebitfulladder:G1:4:adder2.input1
input[5] => onebitfulladder:G1:5:adder2.input1
input[6] => onebitfulladder:G1:6:adder2.input1
input[7] => onebitfulladder:G1:7:adder2.input1
input[8] => onebitfulladder:G1:8:adder2.input1
input[9] => onebitfulladder:G1:9:adder2.input1
input[10] => onebitfulladder:G1:10:adder2.input1
input[11] => onebitfulladder:G1:11:adder2.input1
input[12] => onebitfulladder:G1:12:adder2.input1
input[13] => onebitfulladder:G1:13:adder2.input1
input[14] => onebitfulladder:G1:14:adder2.input1
input[15] => onebitfulladder:G1:15:adder2.input1
input[16] => onebitfulladder:G1:16:adder2.input1
input[17] => onebitfulladder:G1:17:adder2.input1
input[18] => onebitfulladder:G1:18:adder2.input1
input[19] => onebitfulladder:G1:19:adder2.input1
input[20] => onebitfulladder:G1:20:adder2.input1
input[21] => onebitfulladder:G1:21:adder2.input1
input[22] => onebitfulladder:G1:22:adder2.input1
input[23] => onebitfulladder:G1:23:adder2.input1
input[24] => onebitfulladder:G1:24:adder2.input1
input[25] => onebitfulladder:G1:25:adder2.input1
input[26] => onebitfulladder:G1:26:adder2.input1
input[27] => onebitfulladder:G1:27:adder2.input1
input[28] => onebitfulladder:G1:28:adder2.input1
input[29] => onebitfulladder:G1:29:adder2.input1
input[30] => onebitfulladder:adder3.input1
input[30] => onebitfulladder:G1:30:adder2.input1
input[31] => ~NO_FANOUT~
carryout <= onebitfulladder:adder3.carryout
sum[0] <= onebitfulladder:G1:0:adder2.sum
sum[1] <= onebitfulladder:G1:1:adder2.sum
sum[2] <= onebitfulladder:G1:2:adder2.sum
sum[3] <= onebitfulladder:G1:3:adder2.sum
sum[4] <= onebitfulladder:G1:4:adder2.sum
sum[5] <= onebitfulladder:G1:5:adder2.sum
sum[6] <= onebitfulladder:G1:6:adder2.sum
sum[7] <= onebitfulladder:G1:7:adder2.sum
sum[8] <= onebitfulladder:G1:8:adder2.sum
sum[9] <= onebitfulladder:G1:9:adder2.sum
sum[10] <= onebitfulladder:G1:10:adder2.sum
sum[11] <= onebitfulladder:G1:11:adder2.sum
sum[12] <= onebitfulladder:G1:12:adder2.sum
sum[13] <= onebitfulladder:G1:13:adder2.sum
sum[14] <= onebitfulladder:G1:14:adder2.sum
sum[15] <= onebitfulladder:G1:15:adder2.sum
sum[16] <= onebitfulladder:G1:16:adder2.sum
sum[17] <= onebitfulladder:G1:17:adder2.sum
sum[18] <= onebitfulladder:G1:18:adder2.sum
sum[19] <= onebitfulladder:G1:19:adder2.sum
sum[20] <= onebitfulladder:G1:20:adder2.sum
sum[21] <= onebitfulladder:G1:21:adder2.sum
sum[22] <= onebitfulladder:G1:22:adder2.sum
sum[23] <= onebitfulladder:G1:23:adder2.sum
sum[24] <= onebitfulladder:G1:24:adder2.sum
sum[25] <= onebitfulladder:G1:25:adder2.sum
sum[26] <= onebitfulladder:G1:26:adder2.sum
sum[27] <= onebitfulladder:G1:27:adder2.sum
sum[28] <= onebitfulladder:G1:28:adder2.sum
sum[29] <= onebitfulladder:G1:29:adder2.sum
sum[30] <= onebitfulladder:G1:30:adder2.sum
sum[31] <= onebitfulladder:adder3.sum


|processor|add_one:pc_add_one|onebitfulladder:\G1:0:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:1:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:2:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:3:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:4:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:5:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:6:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:7:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:8:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:9:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:10:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:11:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:12:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:13:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:14:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:15:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:16:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:17:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:18:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:19:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:20:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:21:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:22:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:23:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:24:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:25:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:26:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:27:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:28:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:29:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:\G1:30:adder2
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|add_one:pc_add_one|onebitfulladder:adder3
input1 => carryout~2.IN0
input1 => carryout~0.IN0
input2 => carryout~2.IN1
input2 => carryout~0.IN1
carryin => carryout~1.IN1
carryin => sum~0.IN1
carryout <= carryout~3.DB_MAX_OUTPUT_PORT_TYPE
sum <= sum~0.DB_MAX_OUTPUT_PORT_TYPE


|processor|sx_17to32:sign_extension_dx
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[16] => output[31].DATAIN
input[16] => output[30].DATAIN
input[16] => output[29].DATAIN
input[16] => output[28].DATAIN
input[16] => output[27].DATAIN
input[16] => output[26].DATAIN
input[16] => output[25].DATAIN
input[16] => output[24].DATAIN
input[16] => output[23].DATAIN
input[16] => output[22].DATAIN
input[16] => output[21].DATAIN
input[16] => output[20].DATAIN
input[16] => output[19].DATAIN
input[16] => output[18].DATAIN
input[16] => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[16].DB_MAX_OUTPUT_PORT_TYPE


|processor|sx_17to32:sign_extension_fd
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[16] => output[31].DATAIN
input[16] => output[30].DATAIN
input[16] => output[29].DATAIN
input[16] => output[28].DATAIN
input[16] => output[27].DATAIN
input[16] => output[26].DATAIN
input[16] => output[25].DATAIN
input[16] => output[24].DATAIN
input[16] => output[23].DATAIN
input[16] => output[22].DATAIN
input[16] => output[21].DATAIN
input[16] => output[20].DATAIN
input[16] => output[19].DATAIN
input[16] => output[18].DATAIN
input[16] => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[16].DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rsDX_eq_rdXM
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rtDX_eq_rdXM
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rdDX_eq_rdXM
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rsDX_eq_rdMW
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rtDX_eq_rdMW
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rdDX_eq_rdMW
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


|processor|addr_eq:rdXM_eq_rdMW
addr1[0] => equal~0.IN0
addr1[1] => equal~1.IN0
addr1[2] => equal~3.IN0
addr1[3] => equal~5.IN0
addr1[4] => equal~7.IN0
addr2[0] => equal~0.IN1
addr2[1] => equal~1.IN1
addr2[2] => equal~3.IN1
addr2[3] => equal~5.IN1
addr2[4] => equal~7.IN1
equal <= equal~8.DB_MAX_OUTPUT_PORT_TYPE


