AR block_ram behavioral D:/GitHub/VHDL_Modules/Design_concepts/Block_RAM.vhd sub00/vhpl03 1425225532
EN spi_master NULL D:/GitHub/VHDL_Modules/Design_concepts/spi_master.vhd sub00/vhpl06 1426192871
AR spi_master logic D:/GitHub/VHDL_Modules/Design_concepts/spi_master.vhd sub00/vhpl07 1426192872
EN block_ram NULL D:/GitHub/VHDL_Modules/Design_concepts/Block_RAM.vhd sub00/vhpl02 1425225531
AR state_machine behavioral D:/GitHub/VHDL_Modules/Design_concepts/STATE_MACHINE.vhd sub00/vhpl01 1424738964
AR fifo behavioral D:/GitHub/VHDL_Modules/Design_concepts/FIFO.vhd sub00/vhpl05 1425226354
EN fifo NULL D:/GitHub/VHDL_Modules/Design_concepts/FIFO.vhd sub00/vhpl04 1425226353
EN state_machine NULL D:/GitHub/VHDL_Modules/Design_concepts/STATE_MACHINE.vhd sub00/vhpl00 1424738963
