<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/lib.rs`."><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-e883e87179a81222.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="shakti_riscv_hal" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (de686cbc6 2023-12-14)" data-channel="nightly" data-search-js="search-874d56868bf05518.js" data-settings-js="settings-fe03fdc259827cd2.js" ><script src="../../static.files/storage-bc37acceda91d44a.js"></script><script defer src="../../static.files/src-script-1a1b62b930d385c3.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-77dede896d6ac08e.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-5d8b3c7633ad77ba.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
</pre></div><pre class="rust"><code><span class="attr">#![no_std]


</span><span class="doccomment">/**
 * 
 */
</span><span class="comment">//# Shakti_riscv_hal
//****This crate is hardware abstraction layer for Shakti's C-class PARASU,PINAKA and E-class VAJRA processor which is riscv architecture.****


</span><span class="doccomment">///SHAKTI is an open-source initiative by the Reconfigurable Intelligent Systems Engineering (RISE)
///group at IIT-Madras . The aim of the SHAKTI initiative includes building open source
///production grade processors, complete System on Chips (SoCs), development boards
///and SHAKTI-based software platform. The SHAKTI project is building a family of 6
///processors, based on the RISC-V ISA. There is a road-map to develop reference
///System on Chips (SoC) for each class of processors, which will serve as an exemplar for
///that family . The team has channelized years of research on processor architecture to
///build these SoCs which has competitive commercial offerings in the market with respect
///to occupied power, area and performance. The current SoC (as of December 2019)
///developments are for the Controller (C- Class)  and Embedded (E- Class) classes .

///**Processors**
///SHAKTI is a RISC-V based processor developed at RISE lab, IIT Madras. SHAKTI
///has envisioned a family of processors as part of its road-map, catering to different segments
///of the market. They have been broadly categorized into "Base Processors", "Multi-Core
///Processors" and "Experimental Processors" . The E and C-classes are the first set
///of indigenous processors aimed at Internet of Things (IoT), Embedded and Desktop
///markets. The processor design is free of any royalty and is open-sourced under BSD3 license. A brief overview of the E and C-classes of processors is described below.

///**E-class**
///The E-Class  is a 32 bit micro processor capable of supporting all extensions of RISC-V
///ISA as listed in Table 1. The E-class is an In-order 3-stage pipeline having an operational
///frequency of less than 200MHz on silicon. It is positioned against ARM’s M-class (CorTexM series) cores . The major anticipated use of the E-class of processors is in lowpower compute environments, automotive and IoT applications such as smart-cards,
///motor-controls and home automation. The E-class is also capable of running Real Time
///Operating Systems (RTOS) like Zephyr OS  and FreeRTOS.

///**PINAKA** (E32-A35) is a SoC built around E-class. Pinaka is a 32-bit E-class micro
///controller with 4KB ROM and 128KB BRAM, has 32 General Purpose Input Output (GPIO)
///pins (out of which upper 8 GPIO pins are dedicated to onboard LEDs and switches), a
///Platform Level Interrupt Controller (PLIC), a Timer (CLINT), 2 Serial Peripheral (SPI), 3
///Universal Asynchronous Receiver Transmitter (UART), 2 Inter Integrated Circuit (I2C),
///6 Pulse Width Modulator (PWM), an in-built Xilinx Analog Digital Converter (X-ADC),
///Soft Float library support, Physical Memory Protection (PMP) enabled, onboard FTDI
///based debugger and Pin Mux support (Arduino compatible pin assignments). Table 2
///describes in detail.

///**PARASHU** (E32-A100) is a SoC built around E-class. Parashu is a 32-bit E-class
///micro controller with 4 KB of ROM and 256 MB of DDR. The rest of the configuration in
///this SoC, is the same as PINAKA.

///**C-class**
///The C-class  is an in-order 6-stage 64-bit micro controller supporting the entire RISCV ISA. It targets the mid-range compute systems supporting 200-800MHz. C-class targets
///compute applications in the 0.5-1.5 Ghz range. The C-class is customizable for lowpower and high-performance variants. It is positioned against ARM’s Cortex A35/A55.
///Linux, SEL4 and FreeRTOS are some of the Operating Systems ported and verified with
///C-class.

///**VAJRA**(C64-A100) is an SoC built around C-class. This SoC is a single-chip 64-bit
///C-class micro controller with 4KB of ROM and 256MB DDR3 RAM. VAJRA is aimed at mid-range application workloads
///like Industrial controllers and Desktop market.
</span><span class="kw">pub mod </span>gpio;
<span class="kw">pub mod </span>uart;
<span class="kw">pub mod </span>common;
<span class="kw">pub mod </span>spi;
<span class="kw">pub mod </span>i2c;
<span class="kw">pub mod </span>pwm;
<span class="kw">pub mod </span>ext_flash;
</code></pre></div></section></main></body></html>