<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv04_instmem.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv04_instmem.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>

<span class="cm">/* returns the size of fifo context */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_fifo_ctx_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">128</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x17</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">nv04_instmem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramht</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">length</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* RAMIN always available */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/* Reserve space at end of VRAM for PRAMIN */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_40</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">vs</span> <span class="o">=</span> <span class="n">hweight8</span><span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001540</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">rsvd</span><span class="p">;</span>

		<span class="cm">/* estimate grctx size, the magics come from nv40_grctx.c */</span>
		<span class="k">if</span>      <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span> <span class="n">rsvd</span> <span class="o">=</span> <span class="mh">0x6aa0</span> <span class="o">*</span> <span class="n">vs</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span>  <span class="o">&lt;</span> <span class="mh">0x43</span><span class="p">)</span> <span class="n">rsvd</span> <span class="o">=</span> <span class="mh">0x4f00</span> <span class="o">*</span> <span class="n">vs</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nv44_graph_class</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>	    <span class="n">rsvd</span> <span class="o">=</span> <span class="mh">0x4980</span> <span class="o">*</span> <span class="n">vs</span><span class="p">;</span>
		<span class="k">else</span>				    <span class="n">rsvd</span> <span class="o">=</span> <span class="mh">0x4a40</span> <span class="o">*</span> <span class="n">vs</span><span class="p">;</span>
		<span class="n">rsvd</span> <span class="o">+=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
		<span class="n">rsvd</span> <span class="o">*=</span> <span class="mi">32</span><span class="p">;</span> <span class="cm">/* per-channel */</span>

		<span class="n">rsvd</span> <span class="o">+=</span> <span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span> <span class="cm">/* pci(e)gart table */</span>
		<span class="n">rsvd</span> <span class="o">+=</span> <span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span> <span class="cm">/* object storage */</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_rsvd_vram</span> <span class="o">=</span> <span class="n">round_up</span><span class="p">(</span><span class="n">rsvd</span><span class="p">,</span> <span class="mi">4096</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_rsvd_vram</span> <span class="o">=</span> <span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup shared RAMHT */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span>
				      <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ramht</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ramht</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ramht</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* And RAMRO */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x11200</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span>
				      <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramro</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* And RAMFC */</span>
	<span class="n">length</span> <span class="o">=</span> <span class="n">nouveau_fifo_ctx_size</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_40</span>:
		<span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="mh">0x11400</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">length</span><span class="p">,</span>
				      <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Only allow space after RAMFC to be used for object allocation */</span>
	<span class="n">offset</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>

	<span class="cm">/* It appears RAMRO (or something?) is controlled by 0x2220/0x2230</span>
<span class="cm">	 * on certain NV4x chipsets as well as RAMFC.  When 0x2230 == 0</span>
<span class="cm">	 * (&quot;new style&quot; control) the upper 16-bits of 0x2220 points at this</span>
<span class="cm">	 * other mysterious table that&#39;s clobbering important things.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We&#39;re now pointing this at RAMIN+0x30000 to avoid RAMFC getting</span>
<span class="cm">	 * smashed to pieces on us, so reserve 0x30000-0x40000 too..</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_40</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mh">0x40000</span><span class="p">)</span>
			<span class="n">offset</span> <span class="o">=</span> <span class="mh">0x40000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_mm_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span>
			  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_rsvd_vram</span> <span class="o">-</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to init RAMIN heap: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_instmem_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">nouveau_ramht_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramro</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_mm_initialized</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">))</span>
		<span class="n">drm_mm_takedown</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_instmem_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_instmem_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_instmem_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		 <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm_node</span> <span class="o">*</span><span class="n">ramin</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drm_mm_pre_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
		<span class="n">ramin</span> <span class="o">=</span> <span class="n">drm_mm_search_free</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ramin</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ramin</span> <span class="o">=</span> <span class="n">drm_mm_get_block_atomic</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">ramin</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span>  <span class="o">=</span> <span class="n">ramin</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">=</span> <span class="n">ramin</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_instmem_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="n">drm_mm_put_block</span><span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_instmem_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_instmem_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv04_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
