
*** Running vivado
    with args -log design_1_mem_read_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_read_hw_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mem_read_hw_0_0.tcl -notrace
Command: synth_design -top design_1_mem_read_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17246 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.730 ; gain = 84.996 ; free physical = 7961 ; free virtual = 27065
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mem_read_hw_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_read_hw_0_0/synth/design_1_mem_read_hw_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mem_read_hw' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw.v:86]
INFO: [Synth 8-638] synthesizing module 'mem_read_hw_CONTROL_BUS_s_axi' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw_CONTROL_BUS_s_axi.v:189]
INFO: [Synth 8-256] done synthesizing module 'mem_read_hw_CONTROL_BUS_s_axi' (1#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'mem_read_hw' (2#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/fb70/hdl/verilog/mem_read_hw.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_read_hw_0_0' (3#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_read_hw_0_0/synth/design_1_mem_read_hw_0_0.v:57]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mem_read_hw_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[63]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[62]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[61]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[60]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[59]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[58]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[57]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[56]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[55]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[54]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[53]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[52]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[51]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[50]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[49]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[48]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[47]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[46]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[45]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[44]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[43]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[42]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[41]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[40]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[39]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[38]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[37]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[36]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[35]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[34]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[33]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[32]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[31]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[30]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[29]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[28]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[27]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[26]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[25]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[24]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[23]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[22]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[21]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[20]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[19]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[18]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[17]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[16]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[15]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[14]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[13]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[12]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[11]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[10]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[9]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[8]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[7]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[6]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[5]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[4]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[3]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[2]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[1]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TDATA[0]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TKEEP[7]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TKEEP[6]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TKEEP[5]
WARNING: [Synth 8-3331] design mem_read_hw has unconnected port in_r_TKEEP[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1349.262 ; gain = 127.527 ; free physical = 7958 ; free virtual = 27062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1349.262 ; gain = 127.527 ; free physical = 7987 ; free virtual = 27092
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_read_hw_0_0/constraints/mem_read_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_mem_read_hw_0_0/constraints/mem_read_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_read_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_read_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.285 ; gain = 0.000 ; free physical = 7455 ; free virtual = 26552
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7498 ; free virtual = 26643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7498 ; free virtual = 26643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_read_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7500 ; free virtual = 26645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mem_read_hw_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mem_read_hw_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7490 ; free virtual = 26634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_read_hw_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_read_hw 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mem_read_hw_CONTROL_BUS_s_axi_U/rdata_reg[31]) is unused and will be removed from module mem_read_hw.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mem_read_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7514 ; free virtual = 26636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7388 ; free virtual = 26490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7386 ; free virtual = 26488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7386 ; free virtual = 26488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     6|
|3     |LUT3 |     4|
|4     |LUT4 |     4|
|5     |LUT5 |    10|
|6     |LUT6 |     6|
|7     |FDRE |    25|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------+------+
|      |Instance                            |Module                        |Cells |
+------+------------------------------------+------------------------------+------+
|1     |top                                 |                              |    59|
|2     |  inst                              |mem_read_hw                   |    59|
|3     |    mem_read_hw_CONTROL_BUS_s_axi_U |mem_read_hw_CONTROL_BUS_s_axi |    55|
+------+------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7384 ; free virtual = 26486
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1728.285 ; gain = 127.527 ; free physical = 7441 ; free virtual = 26543
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1728.285 ; gain = 506.551 ; free physical = 7441 ; free virtual = 26543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1728.285 ; gain = 531.379 ; free physical = 7397 ; free virtual = 26499
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_mem_read_hw_0_0_synth_1/design_1_mem_read_hw_0_0.dcp' has been generated.
