## SMT-Based ATPG
generating input pattern that differentiate between Normal and faulty Circuit using Constraints Satisfaction Problems (SMT-based algorithm).

## Fault Modelling 
using miter structure (XOR gates) that is connected to the output node.

![ATPG Model] (/Images/ATPG_model.png)
