// Seed: 1476609639
module module_0 (
    input reg id_0,
    inout id_1
);
  always @(posedge id_0 or id_0) begin
    if (id_1)
      if (id_1) begin
        id_1 <= id_0;
        id_1 <= id_1;
        id_1 <= (1);
        id_1 <= 1;
        id_1 <= id_0;
        id_1 = id_1;
      end
  end
  logic id_2;
  logic id_3;
endmodule
