Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov  4 11:41:00 2024
| Host         : DESKTOP-6UM9BQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clock_20khz/clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock_6p25mhz/clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_control/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_control/frame_counter_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line108/fa_1/slow_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line112/app_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line112/app_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line112/app_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line114/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line119/clock_100/clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line119/clock_20khz/clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line94/nolabel_line35/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line99/clock_0/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.784        0.000                      0                 3196        0.067        0.000                      0                 3196        4.500        0.000                       0                  1744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.784        0.000                      0                 3196        0.067        0.000                      0                 3196        4.500        0.000                       0                  1744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 nolabel_line105/toggleplayer/winner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/oled_colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.318ns (28.600%)  route 5.787ns (71.400%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.618     5.139    nolabel_line105/toggleplayer/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  nolabel_line105/toggleplayer/winner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  nolabel_line105/toggleplayer/winner_reg[0]/Q
                         net (fo=30, routed)          1.125     6.720    nolabel_line105/toggleplayer/winner[0]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.152     6.872 r  nolabel_line105/toggleplayer/oled_colour[15]_i_56/O
                         net (fo=11, routed)          0.635     7.507    nolabel_line105/toggleplayer/oled_colour[15]_i_56_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.326     7.833 r  nolabel_line105/toggleplayer/oled_colour[15]_i_210/O
                         net (fo=9, routed)           0.693     8.526    nolabel_line105/xy/board2_reg[6]_5
    SLICE_X3Y23          LUT4 (Prop_lut4_I1_O)        0.118     8.644 r  nolabel_line105/xy/oled_colour[15]_i_141/O
                         net (fo=2, routed)           0.489     9.134    nolabel_line105/xy/oled_colour[15]_i_141_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.326     9.460 r  nolabel_line105/xy/oled_colour[15]_i_335/O
                         net (fo=2, routed)           0.565    10.025    nolabel_line105/toggleplayer/board2_reg[5]_1
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.116    10.141 f  nolabel_line105/toggleplayer/oled_colour[10]_i_68/O
                         net (fo=1, routed)           0.307    10.448    nolabel_line105/xy/board2_reg[6]_2
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.328    10.776 f  nolabel_line105/xy/oled_colour[10]_i_56/O
                         net (fo=1, routed)           0.637    11.413    nolabel_line105/xy/oled_colour[10]_i_56_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124    11.537 r  nolabel_line105/xy/oled_colour[10]_i_30/O
                         net (fo=1, routed)           0.603    12.140    nolabel_line105/xy/oled_colour[10]_i_30_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.264 r  nolabel_line105/xy/oled_colour[10]_i_9/O
                         net (fo=1, routed)           0.444    12.708    nolabel_line105/xy/oled_colour[10]_i_9_n_0
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124    12.832 r  nolabel_line105/xy/oled_colour[10]_i_3/O
                         net (fo=1, routed)           0.288    13.120    nolabel_line105/xy/oled_colour[10]_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  nolabel_line105/xy/oled_colour[10]_i_1/O
                         net (fo=1, routed)           0.000    13.244    nolabel_line105/xy_n_77
    SLICE_X13Y24         FDRE                                         r  nolabel_line105/oled_colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.433    14.774    nolabel_line105/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  nolabel_line105/oled_colour_reg[10]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.029    15.028    nolabel_line105/oled_colour_reg[10]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 nolabel_line105/toggleplayer/board2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/oled_colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 1.972ns (25.405%)  route 5.790ns (74.595%))
  Logic Levels:           9  (LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.620     5.141    nolabel_line105/toggleplayer/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  nolabel_line105/toggleplayer/board2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line105/toggleplayer/board2_reg[4]/Q
                         net (fo=16, routed)          0.513     6.110    nolabel_line105/toggleplayer/p_4_in56_in
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.120     6.230 r  nolabel_line105/toggleplayer/led12_i_3/O
                         net (fo=8, routed)           1.160     7.390    nolabel_line105/toggleplayer/led12_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.327     7.717 r  nolabel_line105/toggleplayer/oled_colour[15]_i_198/O
                         net (fo=5, routed)           0.665     8.382    nolabel_line105/toggleplayer/oled_colour[15]_i_198_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.124     8.506 r  nolabel_line105/toggleplayer/oled_colour[15]_i_71/O
                         net (fo=6, routed)           1.020     9.526    nolabel_line105/toggleplayer/oled_colour_reg[15]_3
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.650 r  nolabel_line105/toggleplayer/oled_colour[10]_i_26/O
                         net (fo=3, routed)           0.286     9.936    nolabel_line105/toggleplayer/oled_colour[10]_i_26_n_0
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.117    10.053 r  nolabel_line105/toggleplayer/oled_colour[4]_i_36/O
                         net (fo=1, routed)           0.578    10.630    nolabel_line105/toggleplayer/oled_colour[4]_i_36_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.332    10.962 r  nolabel_line105/toggleplayer/oled_colour[4]_i_25/O
                         net (fo=1, routed)           0.570    11.532    nolabel_line105/xy/led8_reg
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.656 r  nolabel_line105/xy/oled_colour[4]_i_10/O
                         net (fo=1, routed)           0.566    12.222    nolabel_line105/toggleplayer/winner_reg[1]_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.346 r  nolabel_line105/toggleplayer/oled_colour[4]_i_3/O
                         net (fo=1, routed)           0.433    12.779    nolabel_line105/xy/board2_reg[5]_2
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.903 r  nolabel_line105/xy/oled_colour[4]_i_1/O
                         net (fo=1, routed)           0.000    12.903    nolabel_line105/xy_n_76
    SLICE_X13Y23         FDRE                                         r  nolabel_line105/oled_colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.435    14.776    nolabel_line105/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  nolabel_line105/oled_colour_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.029    15.030    nolabel_line105/oled_colour_reg[4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 nolabel_line105/toggleplayer/board1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/oled_colour_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 1.798ns (23.249%)  route 5.936ns (76.751%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.618     5.139    nolabel_line105/toggleplayer/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  nolabel_line105/toggleplayer/board1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line105/toggleplayer/board1_reg[6]/Q
                         net (fo=8, routed)           1.078     6.673    nolabel_line105/toggleplayer/p_5_in41_in
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     6.797 r  nolabel_line105/toggleplayer/led8_i_2/O
                         net (fo=6, routed)           0.728     7.525    nolabel_line105/toggleplayer/led8_i_2_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  nolabel_line105/toggleplayer/oled_colour[15]_i_147/O
                         net (fo=5, routed)           0.987     8.636    nolabel_line105/toggleplayer/oled_colour_reg[15]_8
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.146     8.782 f  nolabel_line105/toggleplayer/oled_colour[15]_i_332/O
                         net (fo=1, routed)           0.955     9.737    nolabel_line105/xy/board1_reg[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328    10.065 r  nolabel_line105/xy/oled_colour[15]_i_299/O
                         net (fo=1, routed)           0.441    10.506    nolabel_line105/xy/oled_colour[15]_i_299_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.630 r  nolabel_line105/xy/oled_colour[15]_i_190/O
                         net (fo=1, routed)           0.292    10.922    nolabel_line105/toggleplayer/winner_reg[1]_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.046 r  nolabel_line105/toggleplayer/oled_colour[15]_i_63/O
                         net (fo=1, routed)           0.564    11.610    nolabel_line105/xy/winner_reg[0]_2
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.734 r  nolabel_line105/xy/oled_colour[15]_i_17/O
                         net (fo=1, routed)           0.458    12.192    nolabel_line105/toggleplayer/winner_reg[1]_1
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.316 r  nolabel_line105/toggleplayer/oled_colour[15]_i_4/O
                         net (fo=1, routed)           0.433    12.749    nolabel_line105/xy/winner_reg[0]_11
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.873 r  nolabel_line105/xy/oled_colour[15]_i_1/O
                         net (fo=1, routed)           0.000    12.873    nolabel_line105/xy_n_78
    SLICE_X13Y25         FDRE                                         r  nolabel_line105/oled_colour_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.433    14.774    nolabel_line105/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  nolabel_line105/oled_colour_reg[15]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.029    15.028    nolabel_line105/oled_colour_reg[15]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 nolabel_line105/toggleplayer/winner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/oled_colour_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 1.998ns (25.959%)  route 5.699ns (74.041%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.618     5.139    nolabel_line105/toggleplayer/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  nolabel_line105/toggleplayer/winner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line105/toggleplayer/winner_reg[0]/Q
                         net (fo=30, routed)          1.125     6.720    nolabel_line105/toggleplayer/winner[0]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.152     6.872 f  nolabel_line105/toggleplayer/oled_colour[15]_i_56/O
                         net (fo=11, routed)          0.635     7.507    nolabel_line105/toggleplayer/oled_colour[15]_i_56_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.326     7.833 f  nolabel_line105/toggleplayer/oled_colour[15]_i_210/O
                         net (fo=9, routed)           0.693     8.526    nolabel_line105/xy/board2_reg[6]_5
    SLICE_X3Y23          LUT4 (Prop_lut4_I1_O)        0.118     8.644 f  nolabel_line105/xy/oled_colour[15]_i_141/O
                         net (fo=2, routed)           0.451     9.095    nolabel_line105/xy/oled_colour[15]_i_141_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.326     9.421 f  nolabel_line105/xy/oled_colour[15]_i_44/O
                         net (fo=3, routed)           0.457     9.878    nolabel_line105/xy/oled_colour[15]_i_44_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  nolabel_line105/xy/oled_colour[8]_i_45/O
                         net (fo=1, routed)           0.437    10.439    nolabel_line105/xy/oled_colour[8]_i_45_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124    10.563 r  nolabel_line105/xy/oled_colour[8]_i_22/O
                         net (fo=1, routed)           0.436    10.999    nolabel_line105/xy/oled_colour[8]_i_22_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.124    11.123 r  nolabel_line105/xy/oled_colour[8]_i_8/O
                         net (fo=1, routed)           0.849    11.972    nolabel_line105/xy/oled_colour[8]_i_8_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124    12.096 r  nolabel_line105/xy/oled_colour[8]_i_2/O
                         net (fo=1, routed)           0.616    12.712    nolabel_line105/xy/oled_colour[8]_i_2_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124    12.836 r  nolabel_line105/xy/oled_colour[8]_i_1/O
                         net (fo=1, routed)           0.000    12.836    nolabel_line105/xy_n_12
    SLICE_X12Y23         FDRE                                         r  nolabel_line105/oled_colour_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.435    14.776    nolabel_line105/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  nolabel_line105/oled_colour_reg[8]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081    15.082    nolabel_line105/oled_colour_reg[8]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 nolabel_line112/app_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line105/toggleplayer/board2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.086ns (16.476%)  route 5.505ns (83.524%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.627     5.148    nolabel_line112/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  nolabel_line112/app_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  nolabel_line112/app_state_reg[2]/Q
                         net (fo=65, routed)          2.466     8.070    nolabel_line112/app_state[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     8.222 r  nolabel_line112/last_switch_state[9]_i_2/O
                         net (fo=29, routed)          1.434     9.656    nolabel_line105/toggleplayer/app_state_reg[2]_4
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.326     9.982 r  nolabel_line105/toggleplayer/board2[0]_i_2/O
                         net (fo=1, routed)           1.270    11.252    nolabel_line105/toggleplayer/board2[0]_i_2_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.152    11.404 r  nolabel_line105/toggleplayer/board2[0]_i_1/O
                         net (fo=1, routed)           0.336    11.740    nolabel_line105/toggleplayer/board2[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  nolabel_line105/toggleplayer/board2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.502    14.843    nolabel_line105/toggleplayer/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  nolabel_line105/toggleplayer/board2_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)       -0.255    14.827    nolabel_line105/toggleplayer/board2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 nolabel_line102/song0/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song0/counter_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.712ns (27.585%)  route 4.494ns (72.414%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.553     5.074    nolabel_line102/song0/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  nolabel_line102/song0/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line102/song0/FSM_onehot_state_reg[30]/Q
                         net (fo=13, routed)          0.871     6.402    nolabel_line102/song0/FSM_onehot_state_reg_n_0_[30]
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.157     6.559 r  nolabel_line102/song0/counter_clear_i_94/O
                         net (fo=1, routed)           0.452     7.011    nolabel_line102/song0/counter_clear_i_94_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.355     7.366 f  nolabel_line102/song0/counter_clear_i_79/O
                         net (fo=1, routed)           0.640     8.006    nolabel_line102/song0/counter_clear_i_79_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.130 f  nolabel_line102/song0/counter_clear_i_42/O
                         net (fo=1, routed)           0.816     8.946    nolabel_line102/song0/counter_clear_i_42_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.070 r  nolabel_line102/song0/counter_clear_i_20/O
                         net (fo=1, routed)           0.563     9.633    nolabel_line102/song0/counter_clear_i_20_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.757 r  nolabel_line102/song0/counter_clear_i_5/O
                         net (fo=2, routed)           0.498    10.254    nolabel_line102/song0/counter_clear_i_5_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.378 r  nolabel_line102/song0/counter_clear_i_15/O
                         net (fo=1, routed)           0.161    10.540    nolabel_line102/song0/counter_clear_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  nolabel_line102/song0/counter_clear_i_4/O
                         net (fo=1, routed)           0.493    11.156    nolabel_line102/song0/counter_clear_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.280 r  nolabel_line102/song0/counter_clear_i_1/O
                         net (fo=1, routed)           0.000    11.280    nolabel_line102/song0/counter_clear_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  nolabel_line102/song0/counter_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.434    14.775    nolabel_line102/song0/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  nolabel_line102/song0/counter_clear_reg/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.029    15.029    nolabel_line102/song0/counter_clear_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 nolabel_line102/song0/tone3/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song0/tone3/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.563     5.084    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  nolabel_line102/song0/tone3/count_reg[17]/Q
                         net (fo=2, routed)           0.728     6.268    nolabel_line102/song0/tone3/count_reg_n_0_[17]
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  nolabel_line102/song0/tone3/clk_698hz_i_8/O
                         net (fo=1, routed)           0.670     7.062    nolabel_line102/song0/tone3/clk_698hz_i_8_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  nolabel_line102/song0/tone3/clk_698hz_i_6/O
                         net (fo=1, routed)           0.557     7.743    nolabel_line102/song0/tone3/clk_698hz_i_6_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  nolabel_line102/song0/tone3/clk_698hz_i_2/O
                         net (fo=2, routed)           1.034     8.901    nolabel_line102/song0/tone3/clk_698hz_i_2_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  nolabel_line102/song0/tone3/count[0]_i_2/O
                         net (fo=2, routed)           0.477     9.502    nolabel_line102/song0/tone3/count[0]_i_2_n_0
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.626 r  nolabel_line102/song0/tone3/count[31]_i_1__3/O
                         net (fo=31, routed)          1.117    10.743    nolabel_line102/song0/tone3/count[31]_i_1__3_n_0
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.447    14.788    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[25]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.429    14.598    nolabel_line102/song0/tone3/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 nolabel_line102/song0/tone3/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song0/tone3/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.563     5.084    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  nolabel_line102/song0/tone3/count_reg[17]/Q
                         net (fo=2, routed)           0.728     6.268    nolabel_line102/song0/tone3/count_reg_n_0_[17]
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  nolabel_line102/song0/tone3/clk_698hz_i_8/O
                         net (fo=1, routed)           0.670     7.062    nolabel_line102/song0/tone3/clk_698hz_i_8_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  nolabel_line102/song0/tone3/clk_698hz_i_6/O
                         net (fo=1, routed)           0.557     7.743    nolabel_line102/song0/tone3/clk_698hz_i_6_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  nolabel_line102/song0/tone3/clk_698hz_i_2/O
                         net (fo=2, routed)           1.034     8.901    nolabel_line102/song0/tone3/clk_698hz_i_2_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  nolabel_line102/song0/tone3/count[0]_i_2/O
                         net (fo=2, routed)           0.477     9.502    nolabel_line102/song0/tone3/count[0]_i_2_n_0
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.626 r  nolabel_line102/song0/tone3/count[31]_i_1__3/O
                         net (fo=31, routed)          1.117    10.743    nolabel_line102/song0/tone3/count[31]_i_1__3_n_0
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.447    14.788    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[26]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.429    14.598    nolabel_line102/song0/tone3/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 nolabel_line102/song0/tone3/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song0/tone3/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.563     5.084    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  nolabel_line102/song0/tone3/count_reg[17]/Q
                         net (fo=2, routed)           0.728     6.268    nolabel_line102/song0/tone3/count_reg_n_0_[17]
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  nolabel_line102/song0/tone3/clk_698hz_i_8/O
                         net (fo=1, routed)           0.670     7.062    nolabel_line102/song0/tone3/clk_698hz_i_8_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  nolabel_line102/song0/tone3/clk_698hz_i_6/O
                         net (fo=1, routed)           0.557     7.743    nolabel_line102/song0/tone3/clk_698hz_i_6_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  nolabel_line102/song0/tone3/clk_698hz_i_2/O
                         net (fo=2, routed)           1.034     8.901    nolabel_line102/song0/tone3/clk_698hz_i_2_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  nolabel_line102/song0/tone3/count[0]_i_2/O
                         net (fo=2, routed)           0.477     9.502    nolabel_line102/song0/tone3/count[0]_i_2_n_0
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.626 r  nolabel_line102/song0/tone3/count[31]_i_1__3/O
                         net (fo=31, routed)          1.117    10.743    nolabel_line102/song0/tone3/count[31]_i_1__3_n_0
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.447    14.788    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[27]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.429    14.598    nolabel_line102/song0/tone3/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 nolabel_line102/song0/tone3/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song0/tone3/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.076ns (19.014%)  route 4.583ns (80.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.563     5.084    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  nolabel_line102/song0/tone3/count_reg[17]/Q
                         net (fo=2, routed)           0.728     6.268    nolabel_line102/song0/tone3/count_reg_n_0_[17]
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  nolabel_line102/song0/tone3/clk_698hz_i_8/O
                         net (fo=1, routed)           0.670     7.062    nolabel_line102/song0/tone3/clk_698hz_i_8_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  nolabel_line102/song0/tone3/clk_698hz_i_6/O
                         net (fo=1, routed)           0.557     7.743    nolabel_line102/song0/tone3/clk_698hz_i_6_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  nolabel_line102/song0/tone3/clk_698hz_i_2/O
                         net (fo=2, routed)           1.034     8.901    nolabel_line102/song0/tone3/clk_698hz_i_2_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  nolabel_line102/song0/tone3/count[0]_i_2/O
                         net (fo=2, routed)           0.477     9.502    nolabel_line102/song0/tone3/count[0]_i_2_n_0
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.626 r  nolabel_line102/song0/tone3/count[31]_i_1__3/O
                         net (fo=31, routed)          1.117    10.743    nolabel_line102/song0/tone3/count[31]_i_1__3_n_0
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        1.447    14.788    nolabel_line102/song0/tone3/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  nolabel_line102/song0/tone3/count_reg[28]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y35         FDRE (Setup_fdre_C_R)       -0.429    14.598    nolabel_line102/song0/tone3/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  3.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line102/song1/tone9/clk_622hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song1/speaker_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.747%)  route 0.230ns (55.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.558     1.441    nolabel_line102/song1/tone9/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  nolabel_line102/song1/tone9/clk_622hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line102/song1/tone9/clk_622hz_reg/Q
                         net (fo=2, routed)           0.230     1.812    nolabel_line102/song1/tone6/eS
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  nolabel_line102/song1/tone6/speaker_i_1__2/O
                         net (fo=1, routed)           0.000     1.857    nolabel_line102/song1/tone6_n_0
    SLICE_X37Y29         FDRE                                         r  nolabel_line102/song1/speaker_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.821     1.948    nolabel_line102/song1/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  nolabel_line102/song1/speaker_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.091     1.790    nolabel_line102/song1/speaker_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line108/fa_1/fa_3/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line108/fa_1/fa_3/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.567     1.450    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line108/fa_1/fa_3/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    nolabel_line108/fa_1/fa_3/count_reg[26]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.897    nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20/O[0]
                         net (fo=1, routed)           0.000     1.950    nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20_n_7
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.835     1.963    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[28]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    nolabel_line108/fa_1/fa_3/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line108/fa_1/fa_3/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line108/fa_1/fa_3/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.567     1.450    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line108/fa_1/fa_3/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    nolabel_line108/fa_1/fa_3/count_reg[26]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.897    nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20/O[2]
                         net (fo=1, routed)           0.000     1.963    nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20_n_5
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.835     1.963    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[30]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    nolabel_line108/fa_1/fa_3/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line108/fa_1/fa_3/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line108/fa_1/fa_3/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.567     1.450    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line108/fa_1/fa_3/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    nolabel_line108/fa_1/fa_3/count_reg[26]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.897    nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.986 r  nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20/O[1]
                         net (fo=1, routed)           0.000     1.986    nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20_n_6
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.835     1.963    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[29]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    nolabel_line108/fa_1/fa_3/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line108/fa_1/fa_3/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line108/fa_1/fa_3/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.567     1.450    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line108/fa_1/fa_3/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    nolabel_line108/fa_1/fa_3/count_reg[26]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.897    nolabel_line108/fa_1/fa_3/count_reg[24]_i_1__20_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.988 r  nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20/O[3]
                         net (fo=1, routed)           0.000     1.988    nolabel_line108/fa_1/fa_3/count_reg[28]_i_1__20_n_4
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.835     1.963    nolabel_line108/fa_1/fa_3/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line108/fa_1/fa_3/count_reg[31]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    nolabel_line108/fa_1/fa_3/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line102/song3/note_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/note_start/note_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.554     1.437    nolabel_line102/song3/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  nolabel_line102/song3/note_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line102/song3/note_reg[8]/Q
                         net (fo=1, routed)           0.099     1.677    nolabel_line102/update0/note_reg[10][3]
    SLICE_X42Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.722 r  nolabel_line102/update0/note_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.722    nolabel_line102/note_start/song_state_reg[2]_2
    SLICE_X42Y29         FDRE                                         r  nolabel_line102/note_start/note_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.822     1.949    nolabel_line102/note_start/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  nolabel_line102/note_start/note_out_reg[8]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.121     1.572    nolabel_line102/note_start/note_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line102/song1/tone5/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song1/tone5/clk_659hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.556     1.439    nolabel_line102/song1/tone5/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  nolabel_line102/song1/tone5/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line102/song1/tone5/count_reg[0]/Q
                         net (fo=4, routed)           0.127     1.707    nolabel_line102/song1/tone5/count_reg_n_0_[0]
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  nolabel_line102/song1/tone5/clk_659hz_i_1__2/O
                         net (fo=1, routed)           0.000     1.752    nolabel_line102/song1/tone5/clk_659hz_i_1__2_n_0
    SLICE_X34Y31         FDRE                                         r  nolabel_line102/song1/tone5/clk_659hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.822     1.949    nolabel_line102/song1/tone5/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  nolabel_line102/song1/tone5/clk_659hz_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     1.592    nolabel_line102/song1/tone5/clk_659hz_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line102/song1/note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/note_start/note_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.056%)  route 0.119ns (38.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.553     1.436    nolabel_line102/song1/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  nolabel_line102/song1/note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line102/song1/note_reg[1]/Q
                         net (fo=1, routed)           0.119     1.696    nolabel_line102/update0/note_reg[13][1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  nolabel_line102/update0/note_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    nolabel_line102/note_start/note_reg[1]_1
    SLICE_X44Y27         FDRE                                         r  nolabel_line102/note_start/note_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.821     1.948    nolabel_line102/note_start/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line102/note_start/note_out_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y27         FDRE (Hold_fdre_C_D)         0.092     1.562    nolabel_line102/note_start/note_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line102/song0/note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/note_start/note_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.552     1.435    nolabel_line102/song0/clk_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  nolabel_line102/song0/note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line102/song0/note_reg[4]/Q
                         net (fo=1, routed)           0.150     1.726    nolabel_line102/update0/note0[4]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  nolabel_line102/update0/note_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    nolabel_line102/note_start/song_state_reg[2]_4
    SLICE_X42Y26         FDRE                                         r  nolabel_line102/note_start/note_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.818     1.945    nolabel_line102/note_start/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  nolabel_line102/note_start/note_out_reg[4]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.120     1.587    nolabel_line102/note_start/note_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line102/song1/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/song1/FSM_onehot_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.620%)  route 0.143ns (50.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.554     1.437    nolabel_line102/song1/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  nolabel_line102/song1/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line102/song1/FSM_onehot_state_reg[19]/Q
                         net (fo=6, routed)           0.143     1.721    nolabel_line102/song1/FSM_onehot_state_reg_n_0_[19]
    SLICE_X38Y29         FDRE                                         r  nolabel_line102/song1/FSM_onehot_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1743, routed)        0.821     1.948    nolabel_line102/song1/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  nolabel_line102/song1/FSM_onehot_state_reg[20]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.063     1.533    nolabel_line102/song1/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74    clock_20khz/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    clock_20khz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73    clock_20khz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73    clock_20khz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    clock_20khz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    clock_20khz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    clock_20khz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74    clock_20khz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75    clock_20khz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clock_6p25mhz/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clock_6p25mhz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clock_6p25mhz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clock_6p25mhz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clock_6p25mhz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_6p25mhz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_6p25mhz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_6p25mhz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_6p25mhz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clock_6p25mhz/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    clock_20khz/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    clock_20khz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    clock_20khz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    clock_20khz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    clock_20khz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    clock_20khz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    clock_20khz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    clock_20khz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    clock_20khz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   nolabel_line108/fa_1/fa_0/count_reg[0]/C



