{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742694551375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742694551376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 22:49:11 2025 " "Processing started: Sat Mar 22 22:49:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742694551376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694551376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694551376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742694552622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742694552623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/modules/alu.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742694574711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694574711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/modules/adder.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742694574718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694574718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742694574723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694574723 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "temp_m alu2.v(37) " "Verilog HDL Expression error at alu2.v(37): illegal part select of unpacked array \"temp_m\"" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 37 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742694574730 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "temp_m alu2.v(38) " "Verilog HDL Expression error at alu2.v(38): illegal part select of unpacked array \"temp_m\"" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 38 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742694574731 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "temp_m alu2.v(39) " "Verilog HDL Expression error at alu2.v(39): illegal part select of unpacked array \"temp_m\"" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 39 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742694574731 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "temp_m alu2.v(40) " "Verilog HDL Expression error at alu2.v(40): illegal part select of unpacked array \"temp_m\"" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 40 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742694574731 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "temp_m alu2.v(41) " "Verilog HDL Expression error at alu2.v(41): illegal part select of unpacked array \"temp_m\"" {  } { { "src/modules/alu2.v" "" { Text "C:/Users/Rian S/Documents/ECOMP/TEC499 - Sistemas Digitais/matrix-coprocessor-arm-cortex-a9/src/modules/alu2.v" 41 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742694574731 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742694574962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 22 22:49:34 2025 " "Processing ended: Sat Mar 22 22:49:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742694574962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742694574962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742694574962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694574962 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742694576006 ""}
