// Seed: 1517588232
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    output tri   id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    output supply0 id_4,
    output wand id_5,
    input logic id_6,
    input wor id_7
);
  logic [7:0] id_9;
  always #1 id_9[1'h0] <= id_7 && id_3 !== (id_3) ? 1 * 1 : id_6;
  module_0(
      id_0, id_1, id_1, id_3, id_5
  );
endmodule
