*******************************************************************

  Device    [PLL]

  Author    [tangqiang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym_0 of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 9000 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 9000 ] <                                 
                               CIM_MFG_VCP              @[ ,10],
                               VCP                      @[ ,20],
                                                        
                               CLKOUT[4]                @[ ,40],
                               CLKOUT[3]                @[ ,50],
                               CLKOUT[2]                @[ ,60],
                               CLKOUT[1]                @[ ,70],
                               CLKOUT[0]                @[ ,80],
                                                        
                              CLKFB                       @[ ,210],                             
                                                                        
                               CLKIN2                   @[ ,270], 
                                                                                                                                                  
                               CLKIN1                   @[ ,330],                              
                                                                                              
                                                                
                               DYN_IDIV[0]              @[ ,110+2420],
                               DYN_IDIV[1]              @[ ,112+2420],                                                  
                               DYN_IDIV[2]              @[ ,114+2420],
                               DYN_IDIV[3]              @[ ,116+2420],
                               DYN_IDIV[4]              @[ ,118+2420],
                               DYN_IDIV[5]              @[ ,120+2420],                               
                                                                 
                               DYN_ODIV2_SEL_IN[0]      @[ ,126+2440],
                               DYN_ODIV2_SEL_IN[1]      @[ ,128+2440],                              
                               DYN_ODIV2_SEL_IN[2]      @[ ,130+2440],
                               DYN_ODIV2_SEL_IN[3]      @[ ,132+2440],
                               DYN_ODIV2_SEL_IN[4]      @[ ,134+2440],
                               DYN_ODIV2_SEL_IN[5]      @[ ,136+2440],
                                                                 
                               DYN_ODIV3_SEL_IN[0]      @[ ,142+2460],
                               DYN_ODIV3_SEL_IN[1]      @[ ,144+2460],                                
                               DYN_ODIV3_SEL_IN[2]      @[ ,146+2460],
                               DYN_ODIV3_SEL_IN[3]      @[ ,148+2460],
                               DYN_ODIV3_SEL_IN[4]      @[ ,150+2460],
                               DYN_ODIV3_SEL_IN[5]      @[ ,152+2460],                               
                                                                 
                               DYN_ODIV4_SEL_IN[0]      @[ ,158+2480],
                               DYN_ODIV4_SEL_IN[1]      @[ ,160+2480],                              
                               DYN_ODIV4_SEL_IN[2]      @[ ,162+2480],
                               DYN_ODIV4_SEL_IN[3]      @[ ,164+2480],
                               DYN_ODIV4_SEL_IN[4]      @[ ,166+2480],
                               DYN_ODIV4_SEL_IN[5]      @[ ,168+2480],                               

                               GATEO[0]                 @[ ,230+2580], 
                               GATEO[1]                 @[ ,232+2580],                                                             
                               GATEO[2]                 @[ ,234+2580],
                               GATEO[3]                 @[ ,236+2580],
                               GATEO[4]                 @[ ,238+2580],                                                              
 
                               CIM_DYN_CLKIN_SEL        @[ ,276+2580],
 
                               TEST_CLKIN               @[ ,300+3400],                               
                               RESET_IDIV               @[ ,302+3400],
                               RESET_ODIV               @[ ,304+3400],                               
                                                                  
                               CIM_DYNDU1[0]            @[ ,310+3420],
                               CIM_DYNDU1[1]            @[ ,312+3420],
                               CIM_DYNDU1[2]            @[ ,314+3420],
                               CIM_DYNDU1[3]            @[ ,316+3420],                                                                
                                                               
                               CIM_DYNODIV[0]           @[ ,318+3420],                                                               
                               CIM_DYNODIV[4]           @[ ,320+3420],                               
                               CIM_DYNODIV[1]           @[ ,334+3440], 
                               CIM_DYNODIV[5]           @[ ,336+3440],                                 
                               CIM_DYNODIV[2]           @[ ,350+3460],  
                               CIM_DYNODIV[3]           @[ ,366+3480],
                                                              
                               CIM_DYNDU2[0]            @[ ,326+3440], 
                               CIM_DYNDU2[1]            @[ ,328+3440],                               
                               CIM_DYNDU2[2]            @[ ,330+3440], 
                               CIM_DYNDU2[3]            @[ ,332+3440], 
                                
                               DYN_FDIV[0]              @[ ,598+3420],
                               DYN_FDIV[4]              @[ ,600+3420],                                                                                                                                                                               
                               DYN_FDIV[1]              @[ ,614+3440],                                                                                                                                                                  
                               DYN_FDIV[5]              @[ ,616+3440],                                                                                                                                                                                          
                               DYN_FDIV[2]              @[ ,630+3460],
                               DYN_FDIV[3]              @[ ,646+3480],  
                               
                               CIM_DYNDU3[0]            @[ ,342+3460],
                               CIM_DYNDU3[1]            @[ ,344+3460],
                               CIM_DYNDU3[2]            @[ ,346+3460],
                               CIM_DYNDU3[3]            @[ ,348+3460],
                                                                                                                        
                               PLLPWD                   @[ ,352+3460], 

                               CIM_DYNDU4[0]            @[ ,358+3480],
                               CIM_DYNDU4[1]            @[ ,360+3480],
                               CIM_DYNDU4[2]            @[ ,362+3480],
                               CIM_DYNDU4[3]            @[ ,364+3480],                                                               
  
                               PLL_RST                  @[ ,242+3740], 
                                                                  
                               CIM_DYNPS1[0]            @[ ,250+3760],
                               CIM_DYNPS1[1]            @[ ,252+3760],
                               CIM_DYNPS1[2]            @[ ,254+3760],
                               CIM_DYNPS1[3]            @[ ,256+3760], 

                               CIM_DYNPS2[0]            @[ ,266+3780],
                               CIM_DYNPS2[1]            @[ ,268+3780],
                               CIM_DYNPS2[2]            @[ ,270+3780],
                               CIM_DYNPS2[3]            @[ ,272+3780], 

                               CIM_DYNPS3[0]            @[ ,282+3800],
                               CIM_DYNPS3[1]            @[ ,284+3800],
                               CIM_DYNPS3[2]            @[ ,286+3800],
                               CIM_DYNPS3[3]            @[ ,288+3800],    
                                                                
                               CIM_DYNPS4[0]            @[ ,298+3820],
                               CIM_DYNPS4[1]            @[ ,300+3820],
                               CIM_DYNPS4[2]            @[ ,302+3820],
                               CIM_DYNPS4[3]            @[ ,304+3820],
 
                               TEST_CLK_O               @[ ,218+4610], 
                               PLL_LOCK                 @[ ,220+4610],                                                              
                               O_FDUP                   @[ ,222+4610],                               
                               O_FDDN                   @[ ,224+4610] 
                                                                                                                      
                                                                
                                                                                           
                             >

              ->  [ 140, ]   

              ->  [ , 0]     

              ->  [ 0, ]  ;

}; // symbol logsym_0 of PLL

symbol logsym_1 of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 9000 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 9000 ] <                                 
                               CIM_MFG_VCP              @[ ,10+8500],
                               VCP                      @[ ,20+8500],
                                                            
                               CLKOUT[4]                @[ ,40+8500],
                               CLKOUT[3]                @[ ,50+8500],
                               CLKOUT[2]                @[ ,60+8500],
                               CLKOUT[1]                @[ ,70+8500],
                               CLKOUT[0]                @[ ,80+8500],
                                                        
                               CLKFB                      @[ ,210+8500],                             
                                                                        
                               CLKIN2                   @[ ,270+8500],                       
                                                                                                                                               
                               CLKIN1                   @[ ,330+8500],                            
                                                                                                                                                        

                               TEST_CLK_O               @[ ,128+3500], 
                               PLL_LOCK                 @[ ,130+3500],                                                              
                               O_FDUP                   @[ ,132+3500],                               
                               O_FDDN                   @[ ,134+3500], 
                                                                
                               TEST_CLKIN               @[ ,100+4800],                                                                                         
                               RESET_IDIV               @[ ,102+4800],
                               RESET_ODIV               @[ ,104+4800],
                                                                 
                               CIM_DYNDU1[0]            @[ ,110+4820],
                               CIM_DYNDU1[1]            @[ ,112+4820],
                               CIM_DYNDU1[2]            @[ ,114+4820],
                               CIM_DYNDU1[3]            @[ ,116+4820],
                                                                                                
                               CIM_DYNDU2[0]            @[ ,126+4840], 
                               CIM_DYNDU2[1]            @[ ,128+4840],                               
                               CIM_DYNDU2[2]            @[ ,130+4840], 
                               CIM_DYNDU2[3]            @[ ,132+4840],                                                                                 

                               CIM_DYNODIV[2]           @[ ,150+4860],
                               CIM_DYNODIV[3]           @[ ,166+4880],                                                                                              
                               CIM_DYNODIV[1]           @[ ,134+4840],                                                                  
                               CIM_DYNODIV[5]           @[ ,136+4840],
                               CIM_DYNODIV[0]           @[ ,118+4820],                                                                                                  
                               CIM_DYNODIV[4]           @[ ,120+4820],

                               CIM_DYNDU3[0]            @[ ,142+4860],
                               CIM_DYNDU3[1]            @[ ,144+4860],
                               CIM_DYNDU3[2]            @[ ,146+4860],
                               CIM_DYNDU3[3]            @[ ,148+4860],                                                               
                                                                                                
                               PLLPWD                   @[ ,152+4860],
                               
                               DYN_FDIV[3]              @[ ,446+4880],
                               DYN_FDIV[2]              @[ ,430+4860],
                               DYN_FDIV[5]              @[ ,416+4840],                    
                               DYN_FDIV[1]              @[ ,414+4840],                      
                               DYN_FDIV[4]              @[ ,400+4820], 
                               DYN_FDIV[0]              @[ ,398+4820],               
                               
                               CIM_DYNDU4[0]            @[ ,158+4880],
                               CIM_DYNDU4[1]            @[ ,160+4880],
                               CIM_DYNDU4[2]            @[ ,162+4880],
                               CIM_DYNDU4[3]            @[ ,164+4880], 
                                
                               PLL_RST                  @[ ,242+4940],                                                            
                               
                               CIM_DYNPS1[0]            @[ ,250+4960],
                               CIM_DYNPS1[1]            @[ ,252+4960],
                               CIM_DYNPS1[2]            @[ ,254+4960],
                               CIM_DYNPS1[3]            @[ ,256+4960],                                
                               
                               CIM_DYNPS2[0]            @[ ,266+4980],
                               CIM_DYNPS2[1]            @[ ,268+4980],
                               CIM_DYNPS2[2]            @[ ,270+4980],
                               CIM_DYNPS2[3]            @[ ,272+4980], 
                                                                 
                               CIM_DYNPS3[0]            @[ ,282+5000],
                               CIM_DYNPS3[1]            @[ ,284+5000],
                               CIM_DYNPS3[2]            @[ ,286+5000],
                               CIM_DYNPS3[3]            @[ ,288+5000],    
                                                                 
                               CIM_DYNPS4[0]            @[ ,298+5020],
                               CIM_DYNPS4[1]            @[ ,300+5020],
                               CIM_DYNPS4[2]            @[ ,302+5020],
                               CIM_DYNPS4[3]            @[ ,304+5020],
       
                               
                               DYN_IDIV[0]              @[ ,310+5820],
                               DYN_IDIV[1]              @[ ,312+5820],                                                  
                               DYN_IDIV[2]              @[ ,314+5820],
                               DYN_IDIV[3]              @[ ,316+5820],
                               DYN_IDIV[4]              @[ ,318+5820],
                               DYN_IDIV[5]              @[ ,320+5820],                                                              
                                                                
                               DYN_ODIV2_SEL_IN[0]      @[ ,326+5840],
                               DYN_ODIV2_SEL_IN[1]      @[ ,328+5840],                              
                               DYN_ODIV2_SEL_IN[2]      @[ ,330+5840],
                               DYN_ODIV2_SEL_IN[3]      @[ ,332+5840],
                               DYN_ODIV2_SEL_IN[4]      @[ ,334+5840],
                               DYN_ODIV2_SEL_IN[5]      @[ ,336+5840],
                                                                
                               DYN_ODIV3_SEL_IN[0]      @[ ,342+5860],
                               DYN_ODIV3_SEL_IN[1]      @[ ,344+5860],                                
                               DYN_ODIV3_SEL_IN[2]      @[ ,346+5860],
                               DYN_ODIV3_SEL_IN[3]      @[ ,348+5860],
                               DYN_ODIV3_SEL_IN[4]      @[ ,350+5860],
                               DYN_ODIV3_SEL_IN[5]      @[ ,352+5860],                               
                                                                
                               DYN_ODIV4_SEL_IN[0]      @[ ,358+5880],
                               DYN_ODIV4_SEL_IN[1]      @[ ,360+5880],                              
                               DYN_ODIV4_SEL_IN[2]      @[ ,362+5880],
                               DYN_ODIV4_SEL_IN[3]      @[ ,364+5880],
                               DYN_ODIV4_SEL_IN[4]      @[ ,366+5880],
                               DYN_ODIV4_SEL_IN[5]      @[ ,368+5880],                               

                               GATEO[0]                 @[ ,430+5980], 
                               GATEO[1]                 @[ ,432+5980],                                                             
                               GATEO[2]                 @[ ,434+5980],
                               GATEO[3]                 @[ ,436+5980],
                               GATEO[4]                 @[ ,438+5980],  
                                                          
                               CIM_DYN_CLKIN_SEL        @[ ,476+5980] 

                                                                
                             >

              ->  [ 140, ]   

              ->  [ , 0]     

              ->  [ 0, ]  ;

}; // symbol logsym_1 of PLL


/*******************************************************************************

  Device    [PLL]

  Author    [tangqiang]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 200 # 300*8 );

    shape
    [ 0, 0 ]  ->  [ , 300*8 ]  
              ->  [ 200, ]
              ->  [ , 0 ]    
              ->  [ 0, ];


    "PLL" @ [100,150*8];


}; // end of symbol fpsym of PLL
