simVerilogNetlistFileList = '(
    (("archi" "ex04-2") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("u_aizu" "RegFile") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("u_aizu" "d5_32e") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("xc4000" "d4_16e") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("u_aizu" "m32_1") 
	("cds3/netlist" "cds3/map" "schematic")
    )
    (("xc4000" "m16_1e") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("xc4000" "m2_1") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("xc4000" "m2_1e") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("archi" "u_aizu" "xc4000")
simVerilogNetlistFileCellList = '(
    ("xc4000" 
	("m2_1e" "m2_1" "m16_1e" "d4_16e")
    ) 
    ("u_aizu" 
	("m32_1" "d5_32e" "RegFile")
    ) 
    ("archi" 
	("ex04-2")
    )
)
hnlIncrementalDirectory = '"ihnl"
