#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 18 14:00:15 2021
# Process ID: 7828
# Current directory: Y:/Programs/vivado_project/ledconter_mistake/ledconter.runs/synth_1
# Command line: vivado.exe -log getall.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source getall.tcl
# Log file: Y:/Programs/vivado_project/ledconter_mistake/ledconter.runs/synth_1/getall.vds
# Journal file: Y:/Programs/vivado_project/ledconter_mistake/ledconter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source getall.tcl -notrace
Command: synth_design -top getall -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 689.043 ; gain = 178.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'getall' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/getall.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpq' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/fpq.v:23]
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpq' (1#1) [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/fpq.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (3#1) [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder7' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/decoder7.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/decoder7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder7' (4#1) [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/decoder7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getall' (5#1) [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/getall.v:23]
WARNING: [Synth 8-3917] design getall has port ledc[3] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[2] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[1] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 753.809 ; gain = 243.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 753.809 ; gain = 243.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 753.809 ; gain = 243.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/getall_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/getall_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 848.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design getall has port ledc[3] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[2] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[1] driven by constant 1
WARNING: [Synth 8-3917] design getall has port ledc[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 848.047 ; gain = 337.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 868.605 ; gain = 358.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 1st driver pin 'a1/q/O' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 2nd driver pin 'VCC' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[0] is connected to at least one constant driver which has been preserved, other driver is ignored [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 1st driver pin 'a1/q__0/O' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 2nd driver pin 'VCC' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[1] is connected to at least one constant driver which has been preserved, other driver is ignored [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[2] with 1st driver pin 'a1/q__1/O' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[2] with 2nd driver pin 'VCC' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[2] is connected to at least one constant driver which has been preserved, other driver is ignored [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[3] with 1st driver pin 'a1/q__3/O' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[3] with 2nd driver pin 'VCC' [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[3] is connected to at least one constant driver which has been preserved, other driver is ignored [Y:/Programs/vivado_project/ledconter_mistake/ledconter.srcs/sources_1/new/counter.v:38]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 868.605 ; gain = 358.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 876.184 ; gain = 271.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.184 ; gain = 365.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 892.441 ; gain = 600.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/Programs/vivado_project/ledconter_mistake/ledconter.runs/synth_1/getall.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file getall_utilization_synth.rpt -pb getall_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 14:00:55 2021...
