var annotated_dup =
[
    [ "ADC_BLOCK_ASYNC_REQ_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___b_l_o_c_k___a_s_y_n_c___r_e_q___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___b_l_o_c_k___a_s_y_n_c___r_e_q___r_e_g__s" ],
    [ "ADC_BLOCK_ASYNC_REQ_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___b_l_o_c_k___a_s_y_n_c___r_e_q__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___b_l_o_c_k___a_s_y_n_c___r_e_q__u" ],
    [ "ADC_CALIBRATION_REQ_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___c_a_l_i_b_r_a_t_i_o_n___r_e_q___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___c_a_l_i_b_r_a_t_i_o_n___r_e_q___r_e_g__s" ],
    [ "ADC_CALIBRATION_REQ_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___c_a_l_i_b_r_a_t_i_o_n___r_e_q__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___c_a_l_i_b_r_a_t_i_o_n___r_e_q__u" ],
    [ "ADC_CHNL_CFG_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___c_h_n_l___c_f_g___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___c_h_n_l___c_f_g___r_e_g__s" ],
    [ "adc_chnl_cfg_s", "group___a_d_c___h_a_l.html#structadc__chnl__cfg__s", "group___a_d_c___h_a_l_structadc__chnl__cfg__s" ],
    [ "ADC_CHNL_CFG_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___c_h_n_l___c_f_g__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___c_h_n_l___c_f_g__u" ],
    [ "adc_clk_cfg_s", "group___a_d_c___h_a_l.html#structadc__clk__cfg__s", "group___a_d_c___h_a_l_structadc__clk__cfg__s" ],
    [ "ADC_CLK_CTRL_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___c_l_k___c_t_r_l___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "ADC_CLK_CTRL_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___c_l_k___c_t_r_l__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___c_l_k___c_t_r_l__u" ],
    [ "ADC_CLK_SEL_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___c_l_k___s_e_l___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___c_l_k___s_e_l___r_e_g__s" ],
    [ "ADC_CLK_SEL_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___c_l_k___s_e_l__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___c_l_k___s_e_l__u" ],
    [ "ADC_CONV_CFG_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___c_o_n_v___c_f_g___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___c_o_n_v___c_f_g___r_e_g__s" ],
    [ "ADC_CONV_CFG_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___c_o_n_v___c_f_g__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___c_o_n_v___c_f_g__u" ],
    [ "ADC_DBG_CTRL_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_b_g___c_t_r_l___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_b_g___c_t_r_l___r_e_g__s" ],
    [ "ADC_DBG_CTRL_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_b_g___c_t_r_l__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_b_g___c_t_r_l__u" ],
    [ "ADC_DESC_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_e_s_c___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_e_s_c___r_e_g__s" ],
    [ "ADC_DESC_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_e_s_c__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_e_s_c__u" ],
    [ "adc_dma_cfg_s", "group___a_d_c___h_a_l.html#structadc__dma__cfg__s", "group___a_d_c___h_a_l_structadc__dma__cfg__s" ],
    [ "ADC_DMA_EVENT_EN_0_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s" ],
    [ "ADC_DMA_EVENT_EN_0_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_m_a___e_v_e_n_t___e_n__0__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_m_a___e_v_e_n_t___e_n__0__u" ],
    [ "ADC_DMA_EVENT_EN_1_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s" ],
    [ "ADC_DMA_EVENT_EN_1_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_m_a___e_v_e_n_t___e_n__1__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_m_a___e_v_e_n_t___e_n__1__u" ],
    [ "ADC_DMA_REG_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_m_a___r_e_g___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_m_a___r_e_g___r_e_g__s" ],
    [ "ADC_DMA_REG_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_m_a___r_e_g__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_m_a___r_e_g__u" ],
    [ "ADC_DMA_TRANSFER_CNT_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___d_m_a___t_r_a_n_s_f_e_r___c_n_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___d_m_a___t_r_a_n_s_f_e_r___c_n_t___r_e_g__s" ],
    [ "ADC_DMA_TRANSFER_CNT_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___d_m_a___t_r_a_n_s_f_e_r___c_n_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___d_m_a___t_r_a_n_s_f_e_r___c_n_t__u" ],
    [ "ADC_EOC_ANA_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___e_o_c___a_n_a___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___e_o_c___a_n_a___r_e_g__s" ],
    [ "ADC_EOC_ANA_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___e_o_c___a_n_a__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___e_o_c___a_n_a__u" ],
    [ "ADC_EVENT_EN_0_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___e_v_e_n_t___e_n__0___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___e_v_e_n_t___e_n__0___r_e_g__s" ],
    [ "ADC_EVENT_EN_0_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___e_v_e_n_t___e_n__0__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___e_v_e_n_t___e_n__0__u" ],
    [ "ADC_EVENT_EN_1_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___e_v_e_n_t___e_n__1___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___e_v_e_n_t___e_n__1___r_e_g__s" ],
    [ "ADC_EVENT_EN_1_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___e_v_e_n_t___e_n__1__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___e_v_e_n_t___e_n__1__u" ],
    [ "ADC_HW_AVG_CFG_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___h_w___a_v_g___c_f_g___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___h_w___a_v_g___c_f_g___r_e_g__s" ],
    [ "adc_hw_avg_cfg_s", "group___a_d_c___h_a_l.html#structadc__hw__avg__cfg__s", "group___a_d_c___h_a_l_structadc__hw__avg__cfg__s" ],
    [ "ADC_HW_AVG_CFG_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___h_w___a_v_g___c_f_g__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___h_w___a_v_g___c_f_g__u" ],
    [ "ADC_INTR_EN_0_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___e_n__0___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___e_n__0___r_e_g__s" ],
    [ "ADC_INTR_EN_0_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___e_n__0__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___e_n__0__u" ],
    [ "ADC_INTR_EN_1_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___e_n__1___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___e_n__1___r_e_g__s" ],
    [ "ADC_INTR_EN_1_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___e_n__1__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___e_n__1__u" ],
    [ "ADC_INTR_EVENT_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___e_v_e_n_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "ADC_INTR_EVENT_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___e_v_e_n_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___e_v_e_n_t__u" ],
    [ "ADC_INTR_NMI_EN_0_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___n_m_i___e_n__0___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___n_m_i___e_n__0___r_e_g__s" ],
    [ "ADC_INTR_NMI_EN_0_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___n_m_i___e_n__0__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___n_m_i___e_n__0__u" ],
    [ "ADC_INTR_NMI_EN_1_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___n_m_i___e_n__1___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___n_m_i___e_n__1___r_e_g__s" ],
    [ "ADC_INTR_NMI_EN_1_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___n_m_i___e_n__1__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___n_m_i___e_n__1__u" ],
    [ "ADC_INTR_STS_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___s_t_s___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "ADC_INTR_STS_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___s_t_s__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___s_t_s__u" ],
    [ "ADC_INTR_SW_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___i_n_t_r___s_w___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___i_n_t_r___s_w___r_e_g__s" ],
    [ "ADC_INTR_SW_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___i_n_t_r___s_w__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___i_n_t_r___s_w__u" ],
    [ "adc_multi_ch_conv_cfg_s", "group___a_d_c___h_a_l.html#structadc__multi__ch__conv__cfg__s", "group___a_d_c___h_a_l_structadc__multi__ch__conv__cfg__s" ],
    [ "ADC_POWER_DN_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___p_o_w_e_r___d_n___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___p_o_w_e_r___d_n___r_e_g__s" ],
    [ "ADC_POWER_DN_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___p_o_w_e_r___d_n__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___p_o_w_e_r___d_n__u" ],
    [ "ADC_PUBS_PORT_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___p_u_b_s___p_o_r_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___p_u_b_s___p_o_r_t___r_e_g__s" ],
    [ "ADC_PUBS_PORT_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___p_u_b_s___p_o_r_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___p_u_b_s___p_o_r_t__u" ],
    [ "ADC_PWR_EN_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___p_w_r___e_n___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___p_w_r___e_n___r_e_g__s" ],
    [ "ADC_PWR_EN_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___p_w_r___e_n__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___p_w_r___e_n__u" ],
    [ "ADC_REGS_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___r_e_g_s__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___r_e_g_s__s" ],
    [ "ADC_RESULT_CFG_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___r_e_s_u_l_t___c_f_g___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___r_e_s_u_l_t___c_f_g___r_e_g__s" ],
    [ "ADC_RESULT_CFG_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___r_e_s_u_l_t___c_f_g__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___r_e_s_u_l_t___c_f_g__u" ],
    [ "ADC_RESULT_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___r_e_s_u_l_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___r_e_s_u_l_t___r_e_g__s" ],
    [ "ADC_RESULT_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___r_e_s_u_l_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___r_e_s_u_l_t__u" ],
    [ "ADC_RST_CTRL_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___r_s_t___c_t_r_l___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "ADC_RST_CTRL_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___r_s_t___c_t_r_l__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___r_s_t___c_t_r_l__u" ],
    [ "ADC_RST_STS_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___r_s_t___s_t_s___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "ADC_RST_STS_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___r_s_t___s_t_s__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___r_s_t___s_t_s__u" ],
    [ "adc_samp_timer_cfg_s", "group___a_d_c___h_a_l.html#structadc__samp__timer__cfg__s", "group___a_d_c___h_a_l_structadc__samp__timer__cfg__s" ],
    [ "adc_single_ch_conv_cfg_s", "group___a_d_c___h_a_l.html#structadc__single__ch__conv__cfg__s", "group___a_d_c___h_a_l_structadc__single__ch__conv__cfg__s" ],
    [ "ADC_SM_STATE_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_m___s_t_a_t_e___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_m___s_t_a_t_e___r_e_g__s" ],
    [ "ADC_SM_STATE_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_m___s_t_a_t_e__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_m___s_t_a_t_e__u" ],
    [ "ADC_SPARE_CTRL_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_p_a_r_e___c_t_r_l___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "ADC_SPARE_CTRL_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_p_a_r_e___c_t_r_l__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_p_a_r_e___c_t_r_l__u" ],
    [ "ADC_SPARE_STS_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_p_a_r_e___s_t_s___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "ADC_SPARE_STS_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_p_a_r_e___s_t_s__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_p_a_r_e___s_t_s__u" ],
    [ "ADC_STATUS_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_t_a_t_u_s___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_t_a_t_u_s___r_e_g__s" ],
    [ "ADC_STATUS_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_t_a_t_u_s__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_t_a_t_u_s__u" ],
    [ "ADC_SUBS_PORT_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_u_b_s___p_o_r_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_u_b_s___p_o_r_t___r_e_g__s" ],
    [ "ADC_SUBS_PORT_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_u_b_s___p_o_r_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_u_b_s___p_o_r_t__u" ],
    [ "adc_sw_trig_cfg_s", "group___a_d_c___h_a_l.html#structadc__sw__trig__cfg__s", "group___a_d_c___h_a_l_structadc__sw__trig__cfg__s" ],
    [ "ADC_SW_TRIGGER_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___s_w___t_r_i_g_g_e_r___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___s_w___t_r_i_g_g_e_r___r_e_g__s" ],
    [ "ADC_SW_TRIGGER_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___s_w___t_r_i_g_g_e_r__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___s_w___t_r_i_g_g_e_r__u" ],
    [ "adc_temp_cfg_s", "group___a_d_c___h_a_l.html#structadc__temp__cfg__s", "group___a_d_c___h_a_l_structadc__temp__cfg__s" ],
    [ "ADC_TEMP_SENSOR_EN_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___t_e_m_p___s_e_n_s_o_r___e_n___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___t_e_m_p___s_e_n_s_o_r___e_n___r_e_g__s" ],
    [ "ADC_TEMP_SENSOR_EN_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___t_e_m_p___s_e_n_s_o_r___e_n__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___t_e_m_p___s_e_n_s_o_r___e_n__u" ],
    [ "adc_timer_cfg_s", "group___a_d_c___h_a_l.html#structadc__timer__cfg__s", "group___a_d_c___h_a_l_structadc__timer__cfg__s" ],
    [ "ADC_TIMER_CONVERSION_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___t_i_m_e_r___c_o_n_v_e_r_s_i_o_n___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___t_i_m_e_r___c_o_n_v_e_r_s_i_o_n___r_e_g__s" ],
    [ "ADC_TIMER_CONVERSION_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___t_i_m_e_r___c_o_n_v_e_r_s_i_o_n__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___t_i_m_e_r___c_o_n_v_e_r_s_i_o_n__u" ],
    [ "ADC_TIMER_SAMPLE_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___t_i_m_e_r___s_a_m_p_l_e___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___t_i_m_e_r___s_a_m_p_l_e___r_e_g__s" ],
    [ "ADC_TIMER_SAMPLE_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___t_i_m_e_r___s_a_m_p_l_e__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___t_i_m_e_r___s_a_m_p_l_e__u" ],
    [ "ADC_TIMER_START_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___t_i_m_e_r___s_t_a_r_t___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___t_i_m_e_r___s_t_a_r_t___r_e_g__s" ],
    [ "ADC_TIMER_START_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___t_i_m_e_r___s_t_a_r_t__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___t_i_m_e_r___s_t_a_r_t__u" ],
    [ "ADC_WINDOW_COMP_REG_s", "_a_d_c___r_e_g_s_8h.html#struct_a_d_c___w_i_n_d_o_w___c_o_m_p___r_e_g__s", "_a_d_c___r_e_g_s_8h_struct_a_d_c___w_i_n_d_o_w___c_o_m_p___r_e_g__s" ],
    [ "ADC_WINDOW_COMP_u", "_a_d_c___r_e_g_s_8h.html#union_a_d_c___w_i_n_d_o_w___c_o_m_p__u", "_a_d_c___r_e_g_s_8h_union_a_d_c___w_i_n_d_o_w___c_o_m_p__u" ],
    [ "APSR_Type", "group___c_m_s_i_s___c_o_r_e.html#union_a_p_s_r___type", "group___c_m_s_i_s___c_o_r_e_union_a_p_s_r___type" ],
    [ "APSR_Type.b", "group___c_m_s_i_s___c_o_r_e.html#struct_a_p_s_r___type_8b", "group___c_m_s_i_s___c_o_r_e_struct_a_p_s_r___type_8b" ],
    [ "BOOTLOADER_BCR_CFG0_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g0___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g0___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CFG0_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g0__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g0__u" ],
    [ "BOOTLOADER_BCR_CFG1_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g1___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g1___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CFG1_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g1__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g1__u" ],
    [ "BOOTLOADER_BCR_CFG2_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g2___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g2___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CFG2_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g2__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_f_g2__u" ],
    [ "BOOTLOADER_BCR_CONFIG_ID_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_o_n_f_i_g___i_d___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_o_n_f_i_g___i_d___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CONFIG_ID_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_o_n_f_i_g___i_d__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_o_n_f_i_g___i_d__u" ],
    [ "BOOTLOADER_BCR_CRCCFG0_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g0___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g0___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CRCCFG0_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g0__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g0__u" ],
    [ "BOOTLOADER_BCR_CRCCFG1_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g1___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g1___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CRCCFG1_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g1__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g1__u" ],
    [ "BOOTLOADER_BCR_CRCCFG2_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g2___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g2___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CRCCFG2_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g2__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g2__u" ],
    [ "BOOTLOADER_BCR_CRCCFG3_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g3___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g3___r_e_g__s" ],
    [ "BOOTLOADER_BCR_CRCCFG3_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g3__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___c_r_c_c_f_g3__u" ],
    [ "BOOTLOADER_BCR_FLASH_WP_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_c_r___f_l_a_s_h___w_p___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_c_r___f_l_a_s_h___w_p___r_e_g__s" ],
    [ "BOOTLOADER_BCR_FLASH_WP_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_c_r___f_l_a_s_h___w_p__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_c_r___f_l_a_s_h___w_p__u" ],
    [ "BOOTLOADER_BSL_CONFIG_ID_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_s_l___c_o_n_f_i_g___i_d___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_s_l___c_o_n_f_i_g___i_d___r_e_g__s" ],
    [ "BOOTLOADER_BSL_CONFIG_ID_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_s_l___c_o_n_f_i_g___i_d__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_s_l___c_o_n_f_i_g___i_d__u" ],
    [ "BOOTLOADER_BSL_I2C_CFG_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_s_l___i2_c___c_f_g___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_s_l___i2_c___c_f_g___r_e_g__s" ],
    [ "BOOTLOADER_BSL_I2C_CFG_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_s_l___i2_c___c_f_g__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_s_l___i2_c___c_f_g__u" ],
    [ "BOOTLOADER_BSL_PWD_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_s_l___p_w_d___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_s_l___p_w_d___r_e_g__s" ],
    [ "BOOTLOADER_BSL_PWD_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_s_l___p_w_d__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_s_l___p_w_d__u" ],
    [ "BOOTLOADER_BSL_UART_CFG0_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g0___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g0___r_e_g__s" ],
    [ "BOOTLOADER_BSL_UART_CFG0_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g0__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g0__u" ],
    [ "BOOTLOADER_BSL_UART_CFG1_REG_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g1___r_e_g__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g1___r_e_g__s" ],
    [ "BOOTLOADER_BSL_UART_CFG1_u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#union_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g1__u", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_union_b_o_o_t_l_o_a_d_e_r___b_s_l___u_a_r_t___c_f_g1__u" ],
    [ "BOOTLOADER_REGS_s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h.html#struct_b_o_o_t_l_o_a_d_e_r___r_e_g_s__s", "_b_o_o_t_l_o_a_d_e_r___r_e_g_s_8h_struct_b_o_o_t_l_o_a_d_e_r___r_e_g_s__s" ],
    [ "comp_cfg_s", "group___c_o_m_p___h_a_l.html#structcomp__cfg__s", "group___c_o_m_p___h_a_l_structcomp__cfg__s" ],
    [ "COMP_CLK_CTRL_REG_s", "group___c_o_m_p___c_l_k___c_t_r_l___r_e_g.html#struct_c_o_m_p___c_l_k___c_t_r_l___r_e_g__s", "group___c_o_m_p___c_l_k___c_t_r_l___r_e_g_struct_c_o_m_p___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "COMP_CLK_CTRL_u", "group___c_o_m_p___c_l_k___c_t_r_l___r_e_g.html#union_c_o_m_p___c_l_k___c_t_r_l__u", "group___c_o_m_p___c_l_k___c_t_r_l___r_e_g_union_c_o_m_p___c_l_k___c_t_r_l__u" ],
    [ "COMP_CTRL0_REG_s", "group___c_o_m_p___c_t_r_l0___r_e_g.html#struct_c_o_m_p___c_t_r_l0___r_e_g__s", "group___c_o_m_p___c_t_r_l0___r_e_g_struct_c_o_m_p___c_t_r_l0___r_e_g__s" ],
    [ "COMP_CTRL0_u", "group___c_o_m_p___c_t_r_l0___r_e_g.html#union_c_o_m_p___c_t_r_l0__u", "group___c_o_m_p___c_t_r_l0___r_e_g_union_c_o_m_p___c_t_r_l0__u" ],
    [ "COMP_DESC_REG_s", "group___c_o_m_p___d_e_s_c___r_e_g.html#struct_c_o_m_p___d_e_s_c___r_e_g__s", "group___c_o_m_p___d_e_s_c___r_e_g_struct_c_o_m_p___d_e_s_c___r_e_g__s" ],
    [ "COMP_DESC_u", "group___c_o_m_p___d_e_s_c___r_e_g.html#union_c_o_m_p___d_e_s_c__u", "group___c_o_m_p___d_e_s_c___r_e_g_union_c_o_m_p___d_e_s_c__u" ],
    [ "COMP_EVENT_EN_REG_s", "group___c_o_m_p___e_v_e_n_t___e_n___r_e_g.html#struct_c_o_m_p___e_v_e_n_t___e_n___r_e_g__s", "group___c_o_m_p___e_v_e_n_t___e_n___r_e_g_struct_c_o_m_p___e_v_e_n_t___e_n___r_e_g__s" ],
    [ "COMP_EVENT_EN_u", "group___c_o_m_p___e_v_e_n_t___e_n___r_e_g.html#union_c_o_m_p___e_v_e_n_t___e_n__u", "group___c_o_m_p___e_v_e_n_t___e_n___r_e_g_union_c_o_m_p___e_v_e_n_t___e_n__u" ],
    [ "COMP_INPUT_CTRL0_REG_s", "group___c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g.html#struct_c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g__s", "group___c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g_struct_c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g__s" ],
    [ "COMP_INPUT_CTRL0_u", "group___c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g.html#union_c_o_m_p___i_n_p_u_t___c_t_r_l0__u", "group___c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g_union_c_o_m_p___i_n_p_u_t___c_t_r_l0__u" ],
    [ "COMP_INPUT_CTRL1_REG_s", "group___c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g.html#struct_c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g__s", "group___c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g_struct_c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g__s" ],
    [ "COMP_INPUT_CTRL1_u", "group___c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g.html#union_c_o_m_p___i_n_p_u_t___c_t_r_l1__u", "group___c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g_union_c_o_m_p___i_n_p_u_t___c_t_r_l1__u" ],
    [ "COMP_INTR_EN_REG_s", "group___c_o_m_p___i_n_t_r___e_n___r_e_g.html#struct_c_o_m_p___i_n_t_r___e_n___r_e_g__s", "group___c_o_m_p___i_n_t_r___e_n___r_e_g_struct_c_o_m_p___i_n_t_r___e_n___r_e_g__s" ],
    [ "COMP_INTR_EN_u", "group___c_o_m_p___i_n_t_r___e_n___r_e_g.html#union_c_o_m_p___i_n_t_r___e_n__u", "group___c_o_m_p___i_n_t_r___e_n___r_e_g_union_c_o_m_p___i_n_t_r___e_n__u" ],
    [ "COMP_INTR_EVENT_REG_s", "group___c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g_struct_c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "COMP_INTR_EVENT_u", "group___c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g.html#union_c_o_m_p___i_n_t_r___e_v_e_n_t__u", "group___c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g_union_c_o_m_p___i_n_t_r___e_v_e_n_t__u" ],
    [ "COMP_INTR_NMI_EN_REG_s", "group___c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g.html#struct_c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g__s", "group___c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g_struct_c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g__s" ],
    [ "COMP_INTR_NMI_EN_u", "group___c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g.html#union_c_o_m_p___i_n_t_r___n_m_i___e_n__u", "group___c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g_union_c_o_m_p___i_n_t_r___n_m_i___e_n__u" ],
    [ "COMP_INTR_STS_REG_s", "group___c_o_m_p___i_n_t_r___s_t_s___r_e_g.html#struct_c_o_m_p___i_n_t_r___s_t_s___r_e_g__s", "group___c_o_m_p___i_n_t_r___s_t_s___r_e_g_struct_c_o_m_p___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "COMP_INTR_STS_u", "group___c_o_m_p___i_n_t_r___s_t_s___r_e_g.html#union_c_o_m_p___i_n_t_r___s_t_s__u", "group___c_o_m_p___i_n_t_r___s_t_s___r_e_g_union_c_o_m_p___i_n_t_r___s_t_s__u" ],
    [ "COMP_INTR_SW_SET_REG_s", "group___c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g_struct_c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "COMP_INTR_SW_SET_u", "group___c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g.html#union_c_o_m_p___i_n_t_r___s_w___s_e_t__u", "group___c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g_union_c_o_m_p___i_n_t_r___s_w___s_e_t__u" ],
    [ "comp_out_cfg_s", "group___c_o_m_p___h_a_l.html#structcomp__out__cfg__s", "group___c_o_m_p___h_a_l_structcomp__out__cfg__s" ],
    [ "COMP_OUT_CTRL0_REG_s", "group___c_o_m_p___o_u_t___c_t_r_l0___r_e_g.html#struct_c_o_m_p___o_u_t___c_t_r_l0___r_e_g__s", "group___c_o_m_p___o_u_t___c_t_r_l0___r_e_g_struct_c_o_m_p___o_u_t___c_t_r_l0___r_e_g__s" ],
    [ "COMP_OUT_CTRL0_u", "group___c_o_m_p___o_u_t___c_t_r_l0___r_e_g.html#union_c_o_m_p___o_u_t___c_t_r_l0__u", "group___c_o_m_p___o_u_t___c_t_r_l0___r_e_g_union_c_o_m_p___o_u_t___c_t_r_l0__u" ],
    [ "COMP_OUT_CTRL1_REG_s", "group___c_o_m_p___o_u_t___c_t_r_l1___r_e_g.html#struct_c_o_m_p___o_u_t___c_t_r_l1___r_e_g__s", "group___c_o_m_p___o_u_t___c_t_r_l1___r_e_g_struct_c_o_m_p___o_u_t___c_t_r_l1___r_e_g__s" ],
    [ "COMP_OUT_CTRL1_u", "group___c_o_m_p___o_u_t___c_t_r_l1___r_e_g.html#union_c_o_m_p___o_u_t___c_t_r_l1__u", "group___c_o_m_p___o_u_t___c_t_r_l1___r_e_g_union_c_o_m_p___o_u_t___c_t_r_l1__u" ],
    [ "COMP_PWR_EN_REG_s", "group___c_o_m_p___p_w_r___e_n___r_e_g.html#struct_c_o_m_p___p_w_r___e_n___r_e_g__s", "group___c_o_m_p___p_w_r___e_n___r_e_g_struct_c_o_m_p___p_w_r___e_n___r_e_g__s" ],
    [ "COMP_PWR_EN_u", "group___c_o_m_p___p_w_r___e_n___r_e_g.html#union_c_o_m_p___p_w_r___e_n__u", "group___c_o_m_p___p_w_r___e_n___r_e_g_union_c_o_m_p___p_w_r___e_n__u" ],
    [ "COMP_REF_CTRL0_REG_s", "group___c_o_m_p___r_e_f___c_t_r_l0___r_e_g.html#struct_c_o_m_p___r_e_f___c_t_r_l0___r_e_g__s", "group___c_o_m_p___r_e_f___c_t_r_l0___r_e_g_struct_c_o_m_p___r_e_f___c_t_r_l0___r_e_g__s" ],
    [ "COMP_REF_CTRL0_u", "group___c_o_m_p___r_e_f___c_t_r_l0___r_e_g.html#union_c_o_m_p___r_e_f___c_t_r_l0__u", "group___c_o_m_p___r_e_f___c_t_r_l0___r_e_g_union_c_o_m_p___r_e_f___c_t_r_l0__u" ],
    [ "COMP_REF_CTRL1_REG_s", "group___c_o_m_p___r_e_f___c_t_r_l1___r_e_g.html#struct_c_o_m_p___r_e_f___c_t_r_l1___r_e_g__s", "group___c_o_m_p___r_e_f___c_t_r_l1___r_e_g_struct_c_o_m_p___r_e_f___c_t_r_l1___r_e_g__s" ],
    [ "COMP_REF_CTRL1_u", "group___c_o_m_p___r_e_f___c_t_r_l1___r_e_g.html#union_c_o_m_p___r_e_f___c_t_r_l1__u", "group___c_o_m_p___r_e_f___c_t_r_l1___r_e_g_union_c_o_m_p___r_e_f___c_t_r_l1__u" ],
    [ "COMP_REGS_s", "group___c_o_m_p___m_e_m_o_r_y___m_a_p.html#struct_c_o_m_p___r_e_g_s__s", "group___c_o_m_p___m_e_m_o_r_y___m_a_p_struct_c_o_m_p___r_e_g_s__s" ],
    [ "COMP_RST_CTRL_REG_s", "group___c_o_m_p___r_s_t___c_t_r_l___r_e_g.html#struct_c_o_m_p___r_s_t___c_t_r_l___r_e_g__s", "group___c_o_m_p___r_s_t___c_t_r_l___r_e_g_struct_c_o_m_p___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "COMP_RST_CTRL_u", "group___c_o_m_p___r_s_t___c_t_r_l___r_e_g.html#union_c_o_m_p___r_s_t___c_t_r_l__u", "group___c_o_m_p___r_s_t___c_t_r_l___r_e_g_union_c_o_m_p___r_s_t___c_t_r_l__u" ],
    [ "COMP_RST_STS_REG_s", "group___c_o_m_p___r_s_t___s_t_s___r_e_g.html#struct_c_o_m_p___r_s_t___s_t_s___r_e_g__s", "group___c_o_m_p___r_s_t___s_t_s___r_e_g_struct_c_o_m_p___r_s_t___s_t_s___r_e_g__s" ],
    [ "COMP_RST_STS_u", "group___c_o_m_p___r_s_t___s_t_s___r_e_g.html#union_c_o_m_p___r_s_t___s_t_s__u", "group___c_o_m_p___r_s_t___s_t_s___r_e_g_union_c_o_m_p___r_s_t___s_t_s__u" ],
    [ "COMP_SPARE_CTRL_REG_s", "group___c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g.html#struct_c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g__s", "group___c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g_struct_c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "COMP_SPARE_CTRL_u", "group___c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g.html#union_c_o_m_p___s_p_a_r_e___c_t_r_l__u", "group___c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g_union_c_o_m_p___s_p_a_r_e___c_t_r_l__u" ],
    [ "COMP_SPARE_STS_REG_s", "group___c_o_m_p___s_p_a_r_e___s_t_s___r_e_g.html#struct_c_o_m_p___s_p_a_r_e___s_t_s___r_e_g__s", "group___c_o_m_p___s_p_a_r_e___s_t_s___r_e_g_struct_c_o_m_p___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "COMP_SPARE_STS_u", "group___c_o_m_p___s_p_a_r_e___s_t_s___r_e_g.html#union_c_o_m_p___s_p_a_r_e___s_t_s__u", "group___c_o_m_p___s_p_a_r_e___s_t_s___r_e_g_union_c_o_m_p___s_p_a_r_e___s_t_s__u" ],
    [ "COMP_STS_REG_s", "group___c_o_m_p___s_t_s___r_e_g.html#struct_c_o_m_p___s_t_s___r_e_g__s", "group___c_o_m_p___s_t_s___r_e_g_struct_c_o_m_p___s_t_s___r_e_g__s" ],
    [ "COMP_STS_u", "group___c_o_m_p___s_t_s___r_e_g.html#union_c_o_m_p___s_t_s__u", "group___c_o_m_p___s_t_s___r_e_g_union_c_o_m_p___s_t_s__u" ],
    [ "comp_win_comp_cfg_s", "group___c_o_m_p___h_a_l.html#structcomp__win__comp__cfg__s", "group___c_o_m_p___h_a_l_structcomp__win__comp__cfg__s" ],
    [ "CONTROL_Type", "group___c_m_s_i_s___c_o_r_e.html#union_c_o_n_t_r_o_l___type", "group___c_m_s_i_s___c_o_r_e_union_c_o_n_t_r_o_l___type" ],
    [ "CONTROL_Type.b", "group___c_m_s_i_s___c_o_r_e.html#struct_c_o_n_t_r_o_l___type_8b", "group___c_m_s_i_s___c_o_r_e_struct_c_o_n_t_r_o_l___type_8b" ],
    [ "CoreSightPart", "romtable__tests_8h.html#struct_core_sight_part", "romtable__tests_8h_struct_core_sight_part" ],
    [ "crc_cfg_s", "group___c_r_c___h_a_l.html#structcrc__cfg__s", "group___c_r_c___h_a_l_structcrc__cfg__s" ],
    [ "CRC_CRCCONFIG_REG_s", "group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g.html#struct_c_r_c___c_r_c_c_o_n_f_i_g___r_e_g__s", "group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g_struct_c_r_c___c_r_c_c_o_n_f_i_g___r_e_g__s" ],
    [ "CRC_CRCCONFIG_u", "group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g.html#union_c_r_c___c_r_c_c_o_n_f_i_g__u", "group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g_union_c_r_c___c_r_c_c_o_n_f_i_g__u" ],
    [ "CRC_CRCINPUT_REG_s", "group___c_r_c___c_r_c_i_n_p_u_t___r_e_g.html#struct_c_r_c___c_r_c_i_n_p_u_t___r_e_g__s", "group___c_r_c___c_r_c_i_n_p_u_t___r_e_g_struct_c_r_c___c_r_c_i_n_p_u_t___r_e_g__s" ],
    [ "CRC_CRCINPUT_u", "group___c_r_c___c_r_c_i_n_p_u_t___r_e_g.html#union_c_r_c___c_r_c_i_n_p_u_t__u", "group___c_r_c___c_r_c_i_n_p_u_t___r_e_g_union_c_r_c___c_r_c_i_n_p_u_t__u" ],
    [ "CRC_CRCRESULT_REG_s", "group___c_r_c___c_r_c_r_e_s_u_l_t___r_e_g.html#struct_c_r_c___c_r_c_r_e_s_u_l_t___r_e_g__s", "group___c_r_c___c_r_c_r_e_s_u_l_t___r_e_g_struct_c_r_c___c_r_c_r_e_s_u_l_t___r_e_g__s" ],
    [ "CRC_CRCRESULT_u", "group___c_r_c___c_r_c_r_e_s_u_l_t___r_e_g.html#union_c_r_c___c_r_c_r_e_s_u_l_t__u", "group___c_r_c___c_r_c_r_e_s_u_l_t___r_e_g_union_c_r_c___c_r_c_r_e_s_u_l_t__u" ],
    [ "CRC_CRCSEED_REG_s", "group___c_r_c___c_r_c_s_e_e_d___r_e_g.html#struct_c_r_c___c_r_c_s_e_e_d___r_e_g__s", "group___c_r_c___c_r_c_s_e_e_d___r_e_g_struct_c_r_c___c_r_c_s_e_e_d___r_e_g__s" ],
    [ "CRC_CRCSEED_u", "group___c_r_c___c_r_c_s_e_e_d___r_e_g.html#union_c_r_c___c_r_c_s_e_e_d__u", "group___c_r_c___c_r_c_s_e_e_d___r_e_g_union_c_r_c___c_r_c_s_e_e_d__u" ],
    [ "CRC_PWR_EN_REG_s", "group___c_r_c___p_w_r___e_n___r_e_g.html#struct_c_r_c___p_w_r___e_n___r_e_g__s", "group___c_r_c___p_w_r___e_n___r_e_g_struct_c_r_c___p_w_r___e_n___r_e_g__s" ],
    [ "CRC_PWR_EN_u", "group___c_r_c___p_w_r___e_n___r_e_g.html#union_c_r_c___p_w_r___e_n__u", "group___c_r_c___p_w_r___e_n___r_e_g_union_c_r_c___p_w_r___e_n__u" ],
    [ "CRC_REGS_s", "group___c_r_c___m_e_m_o_r_y___m_a_p.html#struct_c_r_c___r_e_g_s__s", "group___c_r_c___m_e_m_o_r_y___m_a_p_struct_c_r_c___r_e_g_s__s" ],
    [ "CRC_RST_CTRL_REG_s", "group___c_r_c___r_s_t___c_t_r_l___r_e_g.html#struct_c_r_c___r_s_t___c_t_r_l___r_e_g__s", "group___c_r_c___r_s_t___c_t_r_l___r_e_g_struct_c_r_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "CRC_RST_CTRL_u", "group___c_r_c___r_s_t___c_t_r_l___r_e_g.html#union_c_r_c___r_s_t___c_t_r_l__u", "group___c_r_c___r_s_t___c_t_r_l___r_e_g_union_c_r_c___r_s_t___c_t_r_l__u" ],
    [ "CRC_RST_STS_REG_s", "group___c_r_c___r_s_t___s_t_s___r_e_g.html#struct_c_r_c___r_s_t___s_t_s___r_e_g__s", "group___c_r_c___r_s_t___s_t_s___r_e_g_struct_c_r_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "CRC_RST_STS_u", "group___c_r_c___r_s_t___s_t_s___r_e_g.html#union_c_r_c___r_s_t___s_t_s__u", "group___c_r_c___r_s_t___s_t_s___r_e_g_union_c_r_c___r_s_t___s_t_s__u" ],
    [ "DAC_CAL_CTRL_REG_s", "group___d_a_c___c_a_l___c_t_r_l___r_e_g.html#struct_d_a_c___c_a_l___c_t_r_l___r_e_g__s", "group___d_a_c___c_a_l___c_t_r_l___r_e_g_struct_d_a_c___c_a_l___c_t_r_l___r_e_g__s" ],
    [ "DAC_CAL_CTRL_u", "group___d_a_c___c_a_l___c_t_r_l___r_e_g.html#union_d_a_c___c_a_l___c_t_r_l__u", "group___d_a_c___c_a_l___c_t_r_l___r_e_g_union_d_a_c___c_a_l___c_t_r_l__u" ],
    [ "DAC_CAL_STS_REG_s", "group___d_a_c___c_a_l___s_t_s___r_e_g.html#struct_d_a_c___c_a_l___s_t_s___r_e_g__s", "group___d_a_c___c_a_l___s_t_s___r_e_g_struct_d_a_c___c_a_l___s_t_s___r_e_g__s" ],
    [ "DAC_CAL_STS_u", "group___d_a_c___c_a_l___s_t_s___r_e_g.html#union_d_a_c___c_a_l___s_t_s__u", "group___d_a_c___c_a_l___s_t_s___r_e_g_union_d_a_c___c_a_l___s_t_s__u" ],
    [ "dac_cfg_s", "group___d_a_c___h_a_l.html#structdac__cfg__s", "group___d_a_c___h_a_l_structdac__cfg__s" ],
    [ "DAC_CLK_CTRL_REG_s", "group___d_a_c___c_l_k___c_t_r_l___r_e_g.html#struct_d_a_c___c_l_k___c_t_r_l___r_e_g__s", "group___d_a_c___c_l_k___c_t_r_l___r_e_g_struct_d_a_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "DAC_CLK_CTRL_u", "group___d_a_c___c_l_k___c_t_r_l___r_e_g.html#union_d_a_c___c_l_k___c_t_r_l__u", "group___d_a_c___c_l_k___c_t_r_l___r_e_g_union_d_a_c___c_l_k___c_t_r_l__u" ],
    [ "DAC_CTRL0_REG_s", "group___d_a_c___c_t_r_l0___r_e_g.html#struct_d_a_c___c_t_r_l0___r_e_g__s", "group___d_a_c___c_t_r_l0___r_e_g_struct_d_a_c___c_t_r_l0___r_e_g__s" ],
    [ "DAC_CTRL0_u", "group___d_a_c___c_t_r_l0___r_e_g.html#union_d_a_c___c_t_r_l0__u", "group___d_a_c___c_t_r_l0___r_e_g_union_d_a_c___c_t_r_l0__u" ],
    [ "DAC_CTRL1_REG_s", "group___d_a_c___c_t_r_l1___r_e_g.html#struct_d_a_c___c_t_r_l1___r_e_g__s", "group___d_a_c___c_t_r_l1___r_e_g_struct_d_a_c___c_t_r_l1___r_e_g__s" ],
    [ "DAC_CTRL1_u", "group___d_a_c___c_t_r_l1___r_e_g.html#union_d_a_c___c_t_r_l1__u", "group___d_a_c___c_t_r_l1___r_e_g_union_d_a_c___c_t_r_l1__u" ],
    [ "DAC_CTRL2_REG_s", "group___d_a_c___c_t_r_l2___r_e_g.html#struct_d_a_c___c_t_r_l2___r_e_g__s", "group___d_a_c___c_t_r_l2___r_e_g_struct_d_a_c___c_t_r_l2___r_e_g__s" ],
    [ "DAC_CTRL2_u", "group___d_a_c___c_t_r_l2___r_e_g.html#union_d_a_c___c_t_r_l2__u", "group___d_a_c___c_t_r_l2___r_e_g_union_d_a_c___c_t_r_l2__u" ],
    [ "DAC_CTRL3_REG_s", "group___d_a_c___c_t_r_l3___r_e_g.html#struct_d_a_c___c_t_r_l3___r_e_g__s", "group___d_a_c___c_t_r_l3___r_e_g_struct_d_a_c___c_t_r_l3___r_e_g__s" ],
    [ "DAC_CTRL3_u", "group___d_a_c___c_t_r_l3___r_e_g.html#union_d_a_c___c_t_r_l3__u", "group___d_a_c___c_t_r_l3___r_e_g_union_d_a_c___c_t_r_l3__u" ],
    [ "DAC_DATA_REG_s", "group___d_a_c___d_a_t_a___r_e_g.html#struct_d_a_c___d_a_t_a___r_e_g__s", "group___d_a_c___d_a_t_a___r_e_g_struct_d_a_c___d_a_t_a___r_e_g__s" ],
    [ "DAC_DATA_u", "group___d_a_c___d_a_t_a___r_e_g.html#union_d_a_c___d_a_t_a__u", "group___d_a_c___d_a_t_a___r_e_g_union_d_a_c___d_a_t_a__u" ],
    [ "DAC_DESC_REG_s", "group___d_a_c___d_e_s_c___r_e_g.html#struct_d_a_c___d_e_s_c___r_e_g__s", "group___d_a_c___d_e_s_c___r_e_g_struct_d_a_c___d_e_s_c___r_e_g__s" ],
    [ "DAC_DESC_u", "group___d_a_c___d_e_s_c___r_e_g.html#union_d_a_c___d_e_s_c__u", "group___d_a_c___d_e_s_c___r_e_g_union_d_a_c___d_e_s_c__u" ],
    [ "dac_dma_cfg_s", "group___d_a_c___h_a_l.html#structdac__dma__cfg__s", "group___d_a_c___h_a_l_structdac__dma__cfg__s" ],
    [ "DAC_EVENT_CTRL_REG_s", "group___d_a_c___e_v_e_n_t___c_t_r_l___r_e_g.html#struct_d_a_c___e_v_e_n_t___c_t_r_l___r_e_g__s", "group___d_a_c___e_v_e_n_t___c_t_r_l___r_e_g_struct_d_a_c___e_v_e_n_t___c_t_r_l___r_e_g__s" ],
    [ "DAC_EVENT_CTRL_u", "group___d_a_c___e_v_e_n_t___c_t_r_l___r_e_g.html#union_d_a_c___e_v_e_n_t___c_t_r_l__u", "group___d_a_c___e_v_e_n_t___c_t_r_l___r_e_g_union_d_a_c___e_v_e_n_t___c_t_r_l__u" ],
    [ "DAC_EVENT_EN_REG_s", "group___d_a_c___e_v_e_n_t___e_n___r_e_g.html#struct_d_a_c___e_v_e_n_t___e_n___r_e_g__s", "group___d_a_c___e_v_e_n_t___e_n___r_e_g_struct_d_a_c___e_v_e_n_t___e_n___r_e_g__s" ],
    [ "DAC_EVENT_EN_u", "group___d_a_c___e_v_e_n_t___e_n___r_e_g.html#union_d_a_c___e_v_e_n_t___e_n__u", "group___d_a_c___e_v_e_n_t___e_n___r_e_g_union_d_a_c___e_v_e_n_t___e_n__u" ],
    [ "DAC_INTR_EN_REG_s", "group___d_a_c___i_n_t_r___e_n___r_e_g.html#struct_d_a_c___i_n_t_r___e_n___r_e_g__s", "group___d_a_c___i_n_t_r___e_n___r_e_g_struct_d_a_c___i_n_t_r___e_n___r_e_g__s" ],
    [ "DAC_INTR_EN_u", "group___d_a_c___i_n_t_r___e_n___r_e_g.html#union_d_a_c___i_n_t_r___e_n__u", "group___d_a_c___i_n_t_r___e_n___r_e_g_union_d_a_c___i_n_t_r___e_n__u" ],
    [ "DAC_INTR_EVENT_REG_s", "group___d_a_c___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_d_a_c___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___d_a_c___i_n_t_r___e_v_e_n_t___r_e_g_struct_d_a_c___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "DAC_INTR_EVENT_u", "group___d_a_c___i_n_t_r___e_v_e_n_t___r_e_g.html#union_d_a_c___i_n_t_r___e_v_e_n_t__u", "group___d_a_c___i_n_t_r___e_v_e_n_t___r_e_g_union_d_a_c___i_n_t_r___e_v_e_n_t__u" ],
    [ "DAC_INTR_NMI_EN_REG_s", "group___d_a_c___i_n_t_r___n_m_i___e_n___r_e_g.html#struct_d_a_c___i_n_t_r___n_m_i___e_n___r_e_g__s", "group___d_a_c___i_n_t_r___n_m_i___e_n___r_e_g_struct_d_a_c___i_n_t_r___n_m_i___e_n___r_e_g__s" ],
    [ "DAC_INTR_NMI_EN_u", "group___d_a_c___i_n_t_r___n_m_i___e_n___r_e_g.html#union_d_a_c___i_n_t_r___n_m_i___e_n__u", "group___d_a_c___i_n_t_r___n_m_i___e_n___r_e_g_union_d_a_c___i_n_t_r___n_m_i___e_n__u" ],
    [ "DAC_INTR_STS_REG_s", "group___d_a_c___i_n_t_r___s_t_s___r_e_g.html#struct_d_a_c___i_n_t_r___s_t_s___r_e_g__s", "group___d_a_c___i_n_t_r___s_t_s___r_e_g_struct_d_a_c___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "DAC_INTR_STS_u", "group___d_a_c___i_n_t_r___s_t_s___r_e_g.html#union_d_a_c___i_n_t_r___s_t_s__u", "group___d_a_c___i_n_t_r___s_t_s___r_e_g_union_d_a_c___i_n_t_r___s_t_s__u" ],
    [ "DAC_INTR_SW_SET_REG_s", "group___d_a_c___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_d_a_c___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___d_a_c___i_n_t_r___s_w___s_e_t___r_e_g_struct_d_a_c___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "DAC_INTR_SW_SET_u", "group___d_a_c___i_n_t_r___s_w___s_e_t___r_e_g.html#union_d_a_c___i_n_t_r___s_w___s_e_t__u", "group___d_a_c___i_n_t_r___s_w___s_e_t___r_e_g_union_d_a_c___i_n_t_r___s_w___s_e_t__u" ],
    [ "DAC_PWR_EN_REG_s", "group___d_a_c___p_w_r___e_n___r_e_g.html#struct_d_a_c___p_w_r___e_n___r_e_g__s", "group___d_a_c___p_w_r___e_n___r_e_g_struct_d_a_c___p_w_r___e_n___r_e_g__s" ],
    [ "DAC_PWR_EN_u", "group___d_a_c___p_w_r___e_n___r_e_g.html#union_d_a_c___p_w_r___e_n__u", "group___d_a_c___p_w_r___e_n___r_e_g_union_d_a_c___p_w_r___e_n__u" ],
    [ "DAC_REGS_s", "group___d_a_c___m_e_m_o_r_y___m_a_p.html#struct_d_a_c___r_e_g_s__s", "group___d_a_c___m_e_m_o_r_y___m_a_p_struct_d_a_c___r_e_g_s__s" ],
    [ "DAC_RST_CTRL_REG_s", "group___d_a_c___r_s_t___c_t_r_l___r_e_g.html#struct_d_a_c___r_s_t___c_t_r_l___r_e_g__s", "group___d_a_c___r_s_t___c_t_r_l___r_e_g_struct_d_a_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "DAC_RST_CTRL_u", "group___d_a_c___r_s_t___c_t_r_l___r_e_g.html#union_d_a_c___r_s_t___c_t_r_l__u", "group___d_a_c___r_s_t___c_t_r_l___r_e_g_union_d_a_c___r_s_t___c_t_r_l__u" ],
    [ "DAC_RST_STS_REG_s", "group___d_a_c___r_s_t___s_t_s___r_e_g.html#struct_d_a_c___r_s_t___s_t_s___r_e_g__s", "group___d_a_c___r_s_t___s_t_s___r_e_g_struct_d_a_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "DAC_RST_STS_u", "group___d_a_c___r_s_t___s_t_s___r_e_g.html#union_d_a_c___r_s_t___s_t_s__u", "group___d_a_c___r_s_t___s_t_s___r_e_g_union_d_a_c___r_s_t___s_t_s__u" ],
    [ "DAC_SPARE_CTRL_REG_s", "group___d_a_c___s_p_a_r_e___c_t_r_l___r_e_g.html#struct_d_a_c___s_p_a_r_e___c_t_r_l___r_e_g__s", "group___d_a_c___s_p_a_r_e___c_t_r_l___r_e_g_struct_d_a_c___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "DAC_SPARE_CTRL_u", "group___d_a_c___s_p_a_r_e___c_t_r_l___r_e_g.html#union_d_a_c___s_p_a_r_e___c_t_r_l__u", "group___d_a_c___s_p_a_r_e___c_t_r_l___r_e_g_union_d_a_c___s_p_a_r_e___c_t_r_l__u" ],
    [ "DAC_SPARE_STS_REG_s", "group___d_a_c___s_p_a_r_e___s_t_s___r_e_g.html#struct_d_a_c___s_p_a_r_e___s_t_s___r_e_g__s", "group___d_a_c___s_p_a_r_e___s_t_s___r_e_g_struct_d_a_c___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "DAC_SPARE_STS_u", "group___d_a_c___s_p_a_r_e___s_t_s___r_e_g.html#union_d_a_c___s_p_a_r_e___s_t_s__u", "group___d_a_c___s_p_a_r_e___s_t_s___r_e_g_union_d_a_c___s_p_a_r_e___s_t_s__u" ],
    [ "DMA_ARBITRATION_MASK_REG_s", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g.html#struct_d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g__s", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g_struct_d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g__s" ],
    [ "DMA_ARBITRATION_MASK_u", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g.html#union_d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k__u", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k___r_e_g_union_d_m_a___a_r_b_i_t_r_a_t_i_o_n___m_a_s_k__u" ],
    [ "DMA_ARBITRATION_REG_s", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g.html#struct_d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g__s", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g_struct_d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g__s" ],
    [ "DMA_ARBITRATION_u", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g.html#union_d_m_a___a_r_b_i_t_r_a_t_i_o_n__u", "group___d_m_a___a_r_b_i_t_r_a_t_i_o_n___r_e_g_union_d_m_a___a_r_b_i_t_r_a_t_i_o_n__u" ],
    [ "DMA_CFG_0_REG_s", "group___d_m_a___c_f_g__0___r_e_g.html#struct_d_m_a___c_f_g__0___r_e_g__s", "group___d_m_a___c_f_g__0___r_e_g_struct_d_m_a___c_f_g__0___r_e_g__s" ],
    [ "DMA_CFG_0_u", "group___d_m_a___c_f_g__0___r_e_g.html#union_d_m_a___c_f_g__0__u", "group___d_m_a___c_f_g__0___r_e_g_union_d_m_a___c_f_g__0__u" ],
    [ "DMA_CFG_1_REG_s", "group___d_m_a___c_f_g__1___r_e_g.html#struct_d_m_a___c_f_g__1___r_e_g__s", "group___d_m_a___c_f_g__1___r_e_g_struct_d_m_a___c_f_g__1___r_e_g__s" ],
    [ "DMA_CFG_1_u", "group___d_m_a___c_f_g__1___r_e_g.html#union_d_m_a___c_f_g__1__u", "group___d_m_a___c_f_g__1___r_e_g_union_d_m_a___c_f_g__1__u" ],
    [ "DMA_CFG_2_REG_s", "group___d_m_a___c_f_g__2___r_e_g.html#struct_d_m_a___c_f_g__2___r_e_g__s", "group___d_m_a___c_f_g__2___r_e_g_struct_d_m_a___c_f_g__2___r_e_g__s" ],
    [ "DMA_CFG_2_u", "group___d_m_a___c_f_g__2___r_e_g.html#union_d_m_a___c_f_g__2__u", "group___d_m_a___c_f_g__2___r_e_g_union_d_m_a___c_f_g__2__u" ],
    [ "dma_channel_cfg_t", "group___d_m_a___h_a_l.html#structdma__channel__cfg__t", "group___d_m_a___h_a_l_structdma__channel__cfg__t" ],
    [ "DMA_CLK_CTRL_REG_s", "group___d_m_a___c_l_k___c_t_r_l___r_e_g.html#struct_d_m_a___c_l_k___c_t_r_l___r_e_g__s", "group___d_m_a___c_l_k___c_t_r_l___r_e_g_struct_d_m_a___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "DMA_CLK_CTRL_u", "group___d_m_a___c_l_k___c_t_r_l___r_e_g.html#union_d_m_a___c_l_k___c_t_r_l__u", "group___d_m_a___c_l_k___c_t_r_l___r_e_g_union_d_m_a___c_l_k___c_t_r_l__u" ],
    [ "DMA_DBG_CTRL_REG_s", "group___d_m_a___d_b_g___c_t_r_l___r_e_g.html#struct_d_m_a___d_b_g___c_t_r_l___r_e_g__s", "group___d_m_a___d_b_g___c_t_r_l___r_e_g_struct_d_m_a___d_b_g___c_t_r_l___r_e_g__s" ],
    [ "DMA_DBG_CTRL_u", "group___d_m_a___d_b_g___c_t_r_l___r_e_g.html#union_d_m_a___d_b_g___c_t_r_l__u", "group___d_m_a___d_b_g___c_t_r_l___r_e_g_union_d_m_a___d_b_g___c_t_r_l__u" ],
    [ "DMA_DESC_REG_s", "group___d_m_a___d_e_s_c___r_e_g.html#struct_d_m_a___d_e_s_c___r_e_g__s", "group___d_m_a___d_e_s_c___r_e_g_struct_d_m_a___d_e_s_c___r_e_g__s" ],
    [ "DMA_DESC_u", "group___d_m_a___d_e_s_c___r_e_g.html#union_d_m_a___d_e_s_c__u", "group___d_m_a___d_e_s_c___r_e_g_union_d_m_a___d_e_s_c__u" ],
    [ "DMA_EARLY_IRQ_0_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__0___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__0___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__0___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__0___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_0_u", "group___d_m_a___e_a_r_l_y___i_r_q__0___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__0__u", "group___d_m_a___e_a_r_l_y___i_r_q__0___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__0__u" ],
    [ "DMA_EARLY_IRQ_10_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__10___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__10___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__10___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__10___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_10_u", "group___d_m_a___e_a_r_l_y___i_r_q__10___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__10__u", "group___d_m_a___e_a_r_l_y___i_r_q__10___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__10__u" ],
    [ "DMA_EARLY_IRQ_11_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__11___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__11___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__11___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__11___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_11_u", "group___d_m_a___e_a_r_l_y___i_r_q__11___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__11__u", "group___d_m_a___e_a_r_l_y___i_r_q__11___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__11__u" ],
    [ "DMA_EARLY_IRQ_12_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__12___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__12___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__12___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__12___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_12_u", "group___d_m_a___e_a_r_l_y___i_r_q__12___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__12__u", "group___d_m_a___e_a_r_l_y___i_r_q__12___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__12__u" ],
    [ "DMA_EARLY_IRQ_13_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__13___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__13___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__13___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__13___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_13_u", "group___d_m_a___e_a_r_l_y___i_r_q__13___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__13__u", "group___d_m_a___e_a_r_l_y___i_r_q__13___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__13__u" ],
    [ "DMA_EARLY_IRQ_14_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__14___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__14___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__14___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__14___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_14_u", "group___d_m_a___e_a_r_l_y___i_r_q__14___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__14__u", "group___d_m_a___e_a_r_l_y___i_r_q__14___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__14__u" ],
    [ "DMA_EARLY_IRQ_15_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__15___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__15___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__15___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__15___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_15_u", "group___d_m_a___e_a_r_l_y___i_r_q__15___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__15__u", "group___d_m_a___e_a_r_l_y___i_r_q__15___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__15__u" ],
    [ "DMA_EARLY_IRQ_1_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__1___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__1___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__1___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__1___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_1_u", "group___d_m_a___e_a_r_l_y___i_r_q__1___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__1__u", "group___d_m_a___e_a_r_l_y___i_r_q__1___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__1__u" ],
    [ "DMA_EARLY_IRQ_2_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__2___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__2___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__2___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__2___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_2_u", "group___d_m_a___e_a_r_l_y___i_r_q__2___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__2__u", "group___d_m_a___e_a_r_l_y___i_r_q__2___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__2__u" ],
    [ "DMA_EARLY_IRQ_3_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__3___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__3___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__3___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__3___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_3_u", "group___d_m_a___e_a_r_l_y___i_r_q__3___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__3__u", "group___d_m_a___e_a_r_l_y___i_r_q__3___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__3__u" ],
    [ "DMA_EARLY_IRQ_4_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__4___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__4___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__4___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__4___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_4_u", "group___d_m_a___e_a_r_l_y___i_r_q__4___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__4__u", "group___d_m_a___e_a_r_l_y___i_r_q__4___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__4__u" ],
    [ "DMA_EARLY_IRQ_5_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__5___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__5___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__5___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__5___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_5_u", "group___d_m_a___e_a_r_l_y___i_r_q__5___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__5__u", "group___d_m_a___e_a_r_l_y___i_r_q__5___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__5__u" ],
    [ "DMA_EARLY_IRQ_6_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__6___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__6___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__6___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__6___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_6_u", "group___d_m_a___e_a_r_l_y___i_r_q__6___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__6__u", "group___d_m_a___e_a_r_l_y___i_r_q__6___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__6__u" ],
    [ "DMA_EARLY_IRQ_7_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__7___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__7___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__7___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__7___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_7_u", "group___d_m_a___e_a_r_l_y___i_r_q__7___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__7__u", "group___d_m_a___e_a_r_l_y___i_r_q__7___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__7__u" ],
    [ "DMA_EARLY_IRQ_8_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__8___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__8___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__8___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__8___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_8_u", "group___d_m_a___e_a_r_l_y___i_r_q__8___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__8__u", "group___d_m_a___e_a_r_l_y___i_r_q__8___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__8__u" ],
    [ "DMA_EARLY_IRQ_9_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q__9___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q__9___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q__9___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q__9___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_9_u", "group___d_m_a___e_a_r_l_y___i_r_q__9___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q__9__u", "group___d_m_a___e_a_r_l_y___i_r_q__9___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q__9__u" ],
    [ "DMA_EARLY_IRQ_CFG_REG_s", "group___d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g.html#struct_d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g__s", "group___d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g_struct_d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g__s" ],
    [ "DMA_EARLY_IRQ_CFG_u", "group___d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g.html#union_d_m_a___e_a_r_l_y___i_r_q___c_f_g__u", "group___d_m_a___e_a_r_l_y___i_r_q___c_f_g___r_e_g_union_d_m_a___e_a_r_l_y___i_r_q___c_f_g__u" ],
    [ "DMA_EVENT_EN_0_REG_s", "group___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#struct_d_m_a___e_v_e_n_t___e_n__0___r_e_g__s", "group___d_m_a___e_v_e_n_t___e_n__0___r_e_g_struct_d_m_a___e_v_e_n_t___e_n__0___r_e_g__s" ],
    [ "DMA_EVENT_EN_0_u", "group___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#union_d_m_a___e_v_e_n_t___e_n__0__u", "group___d_m_a___e_v_e_n_t___e_n__0___r_e_g_union_d_m_a___e_v_e_n_t___e_n__0__u" ],
    [ "DMA_EVENT_EN_1_REG_s", "group___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#struct_d_m_a___e_v_e_n_t___e_n__1___r_e_g__s", "group___d_m_a___e_v_e_n_t___e_n__1___r_e_g_struct_d_m_a___e_v_e_n_t___e_n__1___r_e_g__s" ],
    [ "DMA_EVENT_EN_1_u", "group___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#union_d_m_a___e_v_e_n_t___e_n__1__u", "group___d_m_a___e_v_e_n_t___e_n__1___r_e_g_union_d_m_a___e_v_e_n_t___e_n__1__u" ],
    [ "DMA_FILL_MODE_CFG_REG_s", "group___d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g.html#struct_d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g__s", "group___d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g_struct_d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g__s" ],
    [ "DMA_FILL_MODE_CFG_u", "group___d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g.html#union_d_m_a___f_i_l_l___m_o_d_e___c_f_g__u", "group___d_m_a___f_i_l_l___m_o_d_e___c_f_g___r_e_g_union_d_m_a___f_i_l_l___m_o_d_e___c_f_g__u" ],
    [ "DMA_FILL_MODE_REG_s", "group___d_m_a___f_i_l_l___m_o_d_e___r_e_g.html#struct_d_m_a___f_i_l_l___m_o_d_e___r_e_g__s", "group___d_m_a___f_i_l_l___m_o_d_e___r_e_g_struct_d_m_a___f_i_l_l___m_o_d_e___r_e_g__s" ],
    [ "DMA_FILL_MODE_u", "group___d_m_a___f_i_l_l___m_o_d_e___r_e_g.html#union_d_m_a___f_i_l_l___m_o_d_e__u", "group___d_m_a___f_i_l_l___m_o_d_e___r_e_g_union_d_m_a___f_i_l_l___m_o_d_e__u" ],
    [ "DMA_INTR_EN_0_REG_s", "group___d_m_a___i_n_t_r___e_n__0___r_e_g.html#struct_d_m_a___i_n_t_r___e_n__0___r_e_g__s", "group___d_m_a___i_n_t_r___e_n__0___r_e_g_struct_d_m_a___i_n_t_r___e_n__0___r_e_g__s" ],
    [ "DMA_INTR_EN_0_u", "group___d_m_a___i_n_t_r___e_n__0___r_e_g.html#union_d_m_a___i_n_t_r___e_n__0__u", "group___d_m_a___i_n_t_r___e_n__0___r_e_g_union_d_m_a___i_n_t_r___e_n__0__u" ],
    [ "DMA_INTR_EN_1_REG_s", "group___d_m_a___i_n_t_r___e_n__1___r_e_g.html#struct_d_m_a___i_n_t_r___e_n__1___r_e_g__s", "group___d_m_a___i_n_t_r___e_n__1___r_e_g_struct_d_m_a___i_n_t_r___e_n__1___r_e_g__s" ],
    [ "DMA_INTR_EN_1_u", "group___d_m_a___i_n_t_r___e_n__1___r_e_g.html#union_d_m_a___i_n_t_r___e_n__1__u", "group___d_m_a___i_n_t_r___e_n__1___r_e_g_union_d_m_a___i_n_t_r___e_n__1__u" ],
    [ "DMA_INTR_EVENT_REG_s", "group___d_m_a___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_d_m_a___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___d_m_a___i_n_t_r___e_v_e_n_t___r_e_g_struct_d_m_a___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "DMA_INTR_EVENT_u", "group___d_m_a___i_n_t_r___e_v_e_n_t___r_e_g.html#union_d_m_a___i_n_t_r___e_v_e_n_t__u", "group___d_m_a___i_n_t_r___e_v_e_n_t___r_e_g_union_d_m_a___i_n_t_r___e_v_e_n_t__u" ],
    [ "DMA_INTR_NMI_EN_0_REG_s", "group___d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g.html#struct_d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g__s", "group___d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g_struct_d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g__s" ],
    [ "DMA_INTR_NMI_EN_0_u", "group___d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g.html#union_d_m_a___i_n_t_r___n_m_i___e_n__0__u", "group___d_m_a___i_n_t_r___n_m_i___e_n__0___r_e_g_union_d_m_a___i_n_t_r___n_m_i___e_n__0__u" ],
    [ "DMA_INTR_NMI_EN_1_REG_s", "group___d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g.html#struct_d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g__s", "group___d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g_struct_d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g__s" ],
    [ "DMA_INTR_NMI_EN_1_u", "group___d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g.html#union_d_m_a___i_n_t_r___n_m_i___e_n__1__u", "group___d_m_a___i_n_t_r___n_m_i___e_n__1___r_e_g_union_d_m_a___i_n_t_r___n_m_i___e_n__1__u" ],
    [ "DMA_INTR_STS_REG_s", "group___d_m_a___i_n_t_r___s_t_s___r_e_g.html#struct_d_m_a___i_n_t_r___s_t_s___r_e_g__s", "group___d_m_a___i_n_t_r___s_t_s___r_e_g_struct_d_m_a___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "DMA_INTR_STS_u", "group___d_m_a___i_n_t_r___s_t_s___r_e_g.html#union_d_m_a___i_n_t_r___s_t_s__u", "group___d_m_a___i_n_t_r___s_t_s___r_e_g_union_d_m_a___i_n_t_r___s_t_s__u" ],
    [ "DMA_INTR_SW_SET_REG_s", "group___d_m_a___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_d_m_a___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___d_m_a___i_n_t_r___s_w___s_e_t___r_e_g_struct_d_m_a___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "DMA_INTR_SW_SET_u", "group___d_m_a___i_n_t_r___s_w___s_e_t___r_e_g.html#union_d_m_a___i_n_t_r___s_w___s_e_t__u", "group___d_m_a___i_n_t_r___s_w___s_e_t___r_e_g_union_d_m_a___i_n_t_r___s_w___s_e_t__u" ],
    [ "dma_mem_channel_cfg_t", "group___d_m_a___h_a_l.html#structdma__mem__channel__cfg__t", "group___d_m_a___h_a_l_structdma__mem__channel__cfg__t" ],
    [ "dma_mem_ctrl_cfg_t", "group___d_m_a___h_a_l.html#structdma__mem__ctrl__cfg__t", "group___d_m_a___h_a_l_structdma__mem__ctrl__cfg__t" ],
    [ "DMA_PWR_EN_REG_s", "group___d_m_a___p_w_r___e_n___r_e_g.html#struct_d_m_a___p_w_r___e_n___r_e_g__s", "group___d_m_a___p_w_r___e_n___r_e_g_struct_d_m_a___p_w_r___e_n___r_e_g__s" ],
    [ "DMA_PWR_EN_u", "group___d_m_a___p_w_r___e_n___r_e_g.html#union_d_m_a___p_w_r___e_n__u", "group___d_m_a___p_w_r___e_n___r_e_g_union_d_m_a___p_w_r___e_n__u" ],
    [ "DMA_REGS_s", "group___d_m_a___m_e_m_o_r_y___m_a_p.html#struct_d_m_a___r_e_g_s__s", "group___d_m_a___m_e_m_o_r_y___m_a_p_struct_d_m_a___r_e_g_s__s" ],
    [ "DMA_REPEATED_TRANSFER_ALTERNATE_SEL_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_ALTERNATE_SEL_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___a_l_t_e_r_n_a_t_e___s_e_l__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_0_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_0_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__0__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_10_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_10_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__10__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_11_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_11_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__11__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_12_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_12_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__12__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_13_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_13_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__13__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_14_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_14_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__14__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_15_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_15_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__15__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_1_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_1_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__1__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_2_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_2_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__2__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_3_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_3_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__3__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_4_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_4_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__4__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_5_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_5_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__5__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_6_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_6_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__6__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_7_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_7_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__7__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_8_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_8_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__8__u" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_9_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_CHNL_9_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___c_h_n_l__9__u" ],
    [ "DMA_REPEATED_TRANSFER_EN_REG_s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g.html#struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g__s", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g_struct_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g__s" ],
    [ "DMA_REPEATED_TRANSFER_EN_u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g.html#union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n__u", "group___d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n___r_e_g_union_d_m_a___r_e_p_e_a_t_e_d___t_r_a_n_s_f_e_r___e_n__u" ],
    [ "DMA_RST_CTRL_REG_s", "group___d_m_a___r_s_t___c_t_r_l___r_e_g.html#struct_d_m_a___r_s_t___c_t_r_l___r_e_g__s", "group___d_m_a___r_s_t___c_t_r_l___r_e_g_struct_d_m_a___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "DMA_RST_CTRL_u", "group___d_m_a___r_s_t___c_t_r_l___r_e_g.html#union_d_m_a___r_s_t___c_t_r_l__u", "group___d_m_a___r_s_t___c_t_r_l___r_e_g_union_d_m_a___r_s_t___c_t_r_l__u" ],
    [ "DMA_RST_STS_REG_s", "group___d_m_a___r_s_t___s_t_s___r_e_g.html#struct_d_m_a___r_s_t___s_t_s___r_e_g__s", "group___d_m_a___r_s_t___s_t_s___r_e_g_struct_d_m_a___r_s_t___s_t_s___r_e_g__s" ],
    [ "DMA_RST_STS_u", "group___d_m_a___r_s_t___s_t_s___r_e_g.html#union_d_m_a___r_s_t___s_t_s__u", "group___d_m_a___r_s_t___s_t_s___r_e_g_union_d_m_a___r_s_t___s_t_s__u" ],
    [ "DMA_STRIDE_MODE_CFG_0_REG_s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g.html#struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g__s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g_struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g__s" ],
    [ "DMA_STRIDE_MODE_CFG_0_u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g.html#union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0__u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0___r_e_g_union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__0__u" ],
    [ "DMA_STRIDE_MODE_CFG_1_REG_s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g.html#struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g__s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g_struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g__s" ],
    [ "DMA_STRIDE_MODE_CFG_1_u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g.html#union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1__u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1___r_e_g_union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__1__u" ],
    [ "DMA_STRIDE_MODE_CFG_2_REG_s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g.html#struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g__s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g_struct_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g__s" ],
    [ "DMA_STRIDE_MODE_CFG_2_u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g.html#union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2__u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2___r_e_g_union_d_m_a___s_t_r_i_d_e___m_o_d_e___c_f_g__2__u" ],
    [ "DMA_STRIDE_MODE_REG_s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g.html#struct_d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g__s", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g_struct_d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g__s" ],
    [ "DMA_STRIDE_MODE_u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g.html#union_d_m_a___s_t_r_i_d_e___m_o_d_e__u", "group___d_m_a___s_t_r_i_d_e___m_o_d_e___r_e_g_union_d_m_a___s_t_r_i_d_e___m_o_d_e__u" ],
    [ "DMA_WAITONREQ_REG_s", "group___d_m_a___w_a_i_t_o_n_r_e_q___r_e_g.html#struct_d_m_a___w_a_i_t_o_n_r_e_q___r_e_g__s", "group___d_m_a___w_a_i_t_o_n_r_e_q___r_e_g_struct_d_m_a___w_a_i_t_o_n_r_e_q___r_e_g__s" ],
    [ "DMA_WAITONREQ_u", "group___d_m_a___w_a_i_t_o_n_r_e_q___r_e_g.html#union_d_m_a___w_a_i_t_o_n_r_e_q__u", "group___d_m_a___w_a_i_t_o_n_r_e_q___r_e_g_union_d_m_a___w_a_i_t_o_n_r_e_q__u" ],
    [ "eeprom_block_t", "group___v_u_l_t_a_n___f_l_a_s_h___h_a_l.html#structeeprom__block__t", "group___v_u_l_t_a_n___f_l_a_s_h___h_a_l_structeeprom__block__t" ],
    [ "event_fabric_chnl_cfg", "group___e_v_e_n_t___f_a_b_r_i_c___h_a_l.html#structevent__fabric__chnl__cfg", "group___e_v_e_n_t___f_a_b_r_i_c___h_a_l_structevent__fabric__chnl__cfg" ],
    [ "EVENT_FABRIC_CLK_CTRL_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "EVENT_FABRIC_CLK_CTRL_u", "group___e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l__u", "group___e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___c_l_k___c_t_r_l__u" ],
    [ "EVENT_FABRIC_DESC_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g__s" ],
    [ "EVENT_FABRIC_DESC_u", "group___e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___d_e_s_c__u", "group___e_v_e_n_t___f_a_b_r_i_c___d_e_s_c___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___d_e_s_c__u" ],
    [ "EVENT_FABRIC_DMA_PUB_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g__s" ],
    [ "EVENT_FABRIC_DMA_PUB_u", "group___e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b__u", "group___e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___d_m_a___p_u_b__u" ],
    [ "EVENT_FABRIC_GEN_PUB_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g__s" ],
    [ "EVENT_FABRIC_GEN_PUB_u", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b__u", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___g_e_n___p_u_b__u" ],
    [ "EVENT_FABRIC_GEN_SUB_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g__s" ],
    [ "EVENT_FABRIC_GEN_SUB_u", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b__u", "group___e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___g_e_n___s_u_b__u" ],
    [ "EVENT_FABRIC_PWR_EN_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g__s" ],
    [ "EVENT_FABRIC_PWR_EN_u", "group___e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n__u", "group___e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___p_w_r___e_n__u" ],
    [ "EVENT_FABRIC_REGS_s", "group___e_v_e_n_t___f_a_b_r_i_c___m_e_m_o_r_y___m_a_p.html#struct_e_v_e_n_t___f_a_b_r_i_c___r_e_g_s__s", "group___e_v_e_n_t___f_a_b_r_i_c___m_e_m_o_r_y___m_a_p_struct_e_v_e_n_t___f_a_b_r_i_c___r_e_g_s__s" ],
    [ "EVENT_FABRIC_RST_CTRL_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "EVENT_FABRIC_RST_CTRL_u", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l__u", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___r_s_t___c_t_r_l__u" ],
    [ "EVENT_FABRIC_RST_STS_REG_s", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g.html#struct_e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g__s", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g_struct_e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "EVENT_FABRIC_RST_STS_u", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g.html#union_e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s__u", "group___e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s___r_e_g_union_e_v_e_n_t___f_a_b_r_i_c___r_s_t___s_t_s__u" ],
    [ "FLASH_CLK_CTRL_REG_s", "group___f_l_a_s_h___c_l_k___c_t_r_l___r_e_g.html#struct_f_l_a_s_h___c_l_k___c_t_r_l___r_e_g__s", "group___f_l_a_s_h___c_l_k___c_t_r_l___r_e_g_struct_f_l_a_s_h___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "FLASH_CLK_CTRL_u", "group___f_l_a_s_h___c_l_k___c_t_r_l___r_e_g.html#union_f_l_a_s_h___c_l_k___c_t_r_l__u", "group___f_l_a_s_h___c_l_k___c_t_r_l___r_e_g_union_f_l_a_s_h___c_l_k___c_t_r_l__u" ],
    [ "FLASH_CTRL_REG_s", "group___f_l_a_s_h___c_t_r_l___r_e_g.html#struct_f_l_a_s_h___c_t_r_l___r_e_g__s", "group___f_l_a_s_h___c_t_r_l___r_e_g_struct_f_l_a_s_h___c_t_r_l___r_e_g__s" ],
    [ "FLASH_CTRL_u", "group___f_l_a_s_h___c_t_r_l___r_e_g.html#union_f_l_a_s_h___c_t_r_l__u", "group___f_l_a_s_h___c_t_r_l___r_e_g_union_f_l_a_s_h___c_t_r_l__u" ],
    [ "FLASH_DESC_REG_s", "group___f_l_a_s_h___d_e_s_c___r_e_g.html#struct_f_l_a_s_h___d_e_s_c___r_e_g__s", "group___f_l_a_s_h___d_e_s_c___r_e_g_struct_f_l_a_s_h___d_e_s_c___r_e_g__s" ],
    [ "FLASH_DESC_u", "group___f_l_a_s_h___d_e_s_c___r_e_g.html#union_f_l_a_s_h___d_e_s_c__u", "group___f_l_a_s_h___d_e_s_c___r_e_g_union_f_l_a_s_h___d_e_s_c__u" ],
    [ "FLASH_ECED_STATUS_REG_s", "group___f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g.html#struct_f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g__s", "group___f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g_struct_f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g__s" ],
    [ "FLASH_ECED_STATUS_u", "group___f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g.html#union_f_l_a_s_h___e_c_e_d___s_t_a_t_u_s__u", "group___f_l_a_s_h___e_c_e_d___s_t_a_t_u_s___r_e_g_union_f_l_a_s_h___e_c_e_d___s_t_a_t_u_s__u" ],
    [ "FLASH_HSIZE_CTRL_REG_s", "group___f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g.html#struct_f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g__s", "group___f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g_struct_f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g__s" ],
    [ "FLASH_HSIZE_CTRL_u", "group___f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g.html#union_f_l_a_s_h___h_s_i_z_e___c_t_r_l__u", "group___f_l_a_s_h___h_s_i_z_e___c_t_r_l___r_e_g_union_f_l_a_s_h___h_s_i_z_e___c_t_r_l__u" ],
    [ "FLASH_REGS_s", "group___f_l_a_s_h___m_e_m_o_r_y___m_a_p.html#struct_f_l_a_s_h___r_e_g_s__s", "group___f_l_a_s_h___m_e_m_o_r_y___m_a_p_struct_f_l_a_s_h___r_e_g_s__s" ],
    [ "FLASH_STATUS_REG_s", "group___f_l_a_s_h___s_t_a_t_u_s___r_e_g.html#struct_f_l_a_s_h___s_t_a_t_u_s___r_e_g__s", "group___f_l_a_s_h___s_t_a_t_u_s___r_e_g_struct_f_l_a_s_h___s_t_a_t_u_s___r_e_g__s" ],
    [ "FLASH_STATUS_u", "group___f_l_a_s_h___s_t_a_t_u_s___r_e_g.html#union_f_l_a_s_h___s_t_a_t_u_s__u", "group___f_l_a_s_h___s_t_a_t_u_s___r_e_g_union_f_l_a_s_h___s_t_a_t_u_s__u" ],
    [ "FLASH_STS_REG_s", "group___f_l_a_s_h___s_t_s___r_e_g.html#struct_f_l_a_s_h___s_t_s___r_e_g__s", "group___f_l_a_s_h___s_t_s___r_e_g_struct_f_l_a_s_h___s_t_s___r_e_g__s" ],
    [ "FLASH_STS_u", "group___f_l_a_s_h___s_t_s___r_e_g.html#union_f_l_a_s_h___s_t_s__u", "group___f_l_a_s_h___s_t_s___r_e_g_union_f_l_a_s_h___s_t_s__u" ],
    [ "FLASH_TIME_CTRL_1_REG_s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g.html#struct_f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g__s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g_struct_f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g__s" ],
    [ "FLASH_TIME_CTRL_1_u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g.html#union_f_l_a_s_h___t_i_m_e___c_t_r_l__1__u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__1___r_e_g_union_f_l_a_s_h___t_i_m_e___c_t_r_l__1__u" ],
    [ "FLASH_TIME_CTRL_2_REG_s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g.html#struct_f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g__s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g_struct_f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g__s" ],
    [ "FLASH_TIME_CTRL_2_u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g.html#union_f_l_a_s_h___t_i_m_e___c_t_r_l__2__u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l__2___r_e_g_union_f_l_a_s_h___t_i_m_e___c_t_r_l__2__u" ],
    [ "FLASH_TIME_CTRL_REG_s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g.html#struct_f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g__s", "group___f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g_struct_f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g__s" ],
    [ "FLASH_TIME_CTRL_u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g.html#union_f_l_a_s_h___t_i_m_e___c_t_r_l__u", "group___f_l_a_s_h___t_i_m_e___c_t_r_l___r_e_g_union_f_l_a_s_h___t_i_m_e___c_t_r_l__u" ],
    [ "FLASH_TIME_UPTD_REG_s", "group___f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g.html#struct_f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g__s", "group___f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g_struct_f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g__s" ],
    [ "FLASH_TIME_UPTD_u", "group___f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g.html#union_f_l_a_s_h___t_i_m_e___u_p_t_d__u", "group___f_l_a_s_h___t_i_m_e___u_p_t_d___r_e_g_union_f_l_a_s_h___t_i_m_e___u_p_t_d__u" ],
    [ "flash_timing_regs_cfg_t", "group___f_l_a_s_h___h_a_l.html#structflash__timing__regs__cfg__t", "group___f_l_a_s_h___h_a_l_structflash__timing__regs__cfg__t" ],
    [ "GPIO_CLK_CTRL_REG_s", "group___g_p_i_o___c_l_k___c_t_r_l___r_e_g.html#struct_g_p_i_o___c_l_k___c_t_r_l___r_e_g__s", "group___g_p_i_o___c_l_k___c_t_r_l___r_e_g_struct_g_p_i_o___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "GPIO_CLK_CTRL_u", "group___g_p_i_o___c_l_k___c_t_r_l___r_e_g.html#union_g_p_i_o___c_l_k___c_t_r_l__u", "group___g_p_i_o___c_l_k___c_t_r_l___r_e_g_union_g_p_i_o___c_l_k___c_t_r_l__u" ],
    [ "GPIO_DESC_REG_s", "group___g_p_i_o___d_e_s_c___r_e_g.html#struct_g_p_i_o___d_e_s_c___r_e_g__s", "group___g_p_i_o___d_e_s_c___r_e_g_struct_g_p_i_o___d_e_s_c___r_e_g__s" ],
    [ "GPIO_DESC_u", "group___g_p_i_o___d_e_s_c___r_e_g.html#union_g_p_i_o___d_e_s_c__u", "group___g_p_i_o___d_e_s_c___r_e_g_union_g_p_i_o___d_e_s_c__u" ],
    [ "GPIO_DIN_11_8_REG_s", "group___g_p_i_o___d_i_n__11__8___r_e_g.html#struct_g_p_i_o___d_i_n__11__8___r_e_g__s", "group___g_p_i_o___d_i_n__11__8___r_e_g_struct_g_p_i_o___d_i_n__11__8___r_e_g__s" ],
    [ "GPIO_DIN_11_8_u", "group___g_p_i_o___d_i_n__11__8___r_e_g.html#union_g_p_i_o___d_i_n__11__8__u", "group___g_p_i_o___d_i_n__11__8___r_e_g_union_g_p_i_o___d_i_n__11__8__u" ],
    [ "GPIO_DIN_15_12_REG_s", "group___g_p_i_o___d_i_n__15__12___r_e_g.html#struct_g_p_i_o___d_i_n__15__12___r_e_g__s", "group___g_p_i_o___d_i_n__15__12___r_e_g_struct_g_p_i_o___d_i_n__15__12___r_e_g__s" ],
    [ "GPIO_DIN_15_12_u", "group___g_p_i_o___d_i_n__15__12___r_e_g.html#union_g_p_i_o___d_i_n__15__12__u", "group___g_p_i_o___d_i_n__15__12___r_e_g_union_g_p_i_o___d_i_n__15__12__u" ],
    [ "GPIO_DIN_19_16_REG_s", "group___g_p_i_o___d_i_n__19__16___r_e_g.html#struct_g_p_i_o___d_i_n__19__16___r_e_g__s", "group___g_p_i_o___d_i_n__19__16___r_e_g_struct_g_p_i_o___d_i_n__19__16___r_e_g__s" ],
    [ "GPIO_DIN_19_16_u", "group___g_p_i_o___d_i_n__19__16___r_e_g.html#union_g_p_i_o___d_i_n__19__16__u", "group___g_p_i_o___d_i_n__19__16___r_e_g_union_g_p_i_o___d_i_n__19__16__u" ],
    [ "GPIO_DIN_23_20_REG_s", "group___g_p_i_o___d_i_n__23__20___r_e_g.html#struct_g_p_i_o___d_i_n__23__20___r_e_g__s", "group___g_p_i_o___d_i_n__23__20___r_e_g_struct_g_p_i_o___d_i_n__23__20___r_e_g__s" ],
    [ "GPIO_DIN_23_20_u", "group___g_p_i_o___d_i_n__23__20___r_e_g.html#union_g_p_i_o___d_i_n__23__20__u", "group___g_p_i_o___d_i_n__23__20___r_e_g_union_g_p_i_o___d_i_n__23__20__u" ],
    [ "GPIO_DIN_27_24_REG_s", "group___g_p_i_o___d_i_n__27__24___r_e_g.html#struct_g_p_i_o___d_i_n__27__24___r_e_g__s", "group___g_p_i_o___d_i_n__27__24___r_e_g_struct_g_p_i_o___d_i_n__27__24___r_e_g__s" ],
    [ "GPIO_DIN_27_24_u", "group___g_p_i_o___d_i_n__27__24___r_e_g.html#union_g_p_i_o___d_i_n__27__24__u", "group___g_p_i_o___d_i_n__27__24___r_e_g_union_g_p_i_o___d_i_n__27__24__u" ],
    [ "GPIO_DIN_31_28_REG_s", "group___g_p_i_o___d_i_n__31__28___r_e_g.html#struct_g_p_i_o___d_i_n__31__28___r_e_g__s", "group___g_p_i_o___d_i_n__31__28___r_e_g_struct_g_p_i_o___d_i_n__31__28___r_e_g__s" ],
    [ "GPIO_DIN_31_28_u", "group___g_p_i_o___d_i_n__31__28___r_e_g.html#union_g_p_i_o___d_i_n__31__28__u", "group___g_p_i_o___d_i_n__31__28___r_e_g_union_g_p_i_o___d_i_n__31__28__u" ],
    [ "GPIO_DIN_3_0_REG_s", "group___g_p_i_o___d_i_n__3__0___r_e_g.html#struct_g_p_i_o___d_i_n__3__0___r_e_g__s", "group___g_p_i_o___d_i_n__3__0___r_e_g_struct_g_p_i_o___d_i_n__3__0___r_e_g__s" ],
    [ "GPIO_DIN_3_0_u", "group___g_p_i_o___d_i_n__3__0___r_e_g.html#union_g_p_i_o___d_i_n__3__0__u", "group___g_p_i_o___d_i_n__3__0___r_e_g_union_g_p_i_o___d_i_n__3__0__u" ],
    [ "GPIO_DIN_7_4_REG_s", "group___g_p_i_o___d_i_n__7__4___r_e_g.html#struct_g_p_i_o___d_i_n__7__4___r_e_g__s", "group___g_p_i_o___d_i_n__7__4___r_e_g_struct_g_p_i_o___d_i_n__7__4___r_e_g__s" ],
    [ "GPIO_DIN_7_4_u", "group___g_p_i_o___d_i_n__7__4___r_e_g.html#union_g_p_i_o___d_i_n__7__4__u", "group___g_p_i_o___d_i_n__7__4___r_e_g_union_g_p_i_o___d_i_n__7__4__u" ],
    [ "GPIO_DIN_REG_s", "group___g_p_i_o___d_i_n___r_e_g.html#struct_g_p_i_o___d_i_n___r_e_g__s", "group___g_p_i_o___d_i_n___r_e_g_struct_g_p_i_o___d_i_n___r_e_g__s" ],
    [ "GPIO_DIN_u", "group___g_p_i_o___d_i_n___r_e_g.html#union_g_p_i_o___d_i_n__u", "group___g_p_i_o___d_i_n___r_e_g_union_g_p_i_o___d_i_n__u" ],
    [ "GPIO_DMA_WR_MASK_REG_s", "group___g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g.html#struct_g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g__s", "group___g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g_struct_g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g__s" ],
    [ "GPIO_DMA_WR_MASK_u", "group___g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g.html#union_g_p_i_o___d_m_a___w_r___m_a_s_k__u", "group___g_p_i_o___d_m_a___w_r___m_a_s_k___r_e_g_union_g_p_i_o___d_m_a___w_r___m_a_s_k__u" ],
    [ "GPIO_DOUT_11_8_REG_s", "group___g_p_i_o___d_o_u_t__11__8___r_e_g.html#struct_g_p_i_o___d_o_u_t__11__8___r_e_g__s", "group___g_p_i_o___d_o_u_t__11__8___r_e_g_struct_g_p_i_o___d_o_u_t__11__8___r_e_g__s" ],
    [ "GPIO_DOUT_11_8_u", "group___g_p_i_o___d_o_u_t__11__8___r_e_g.html#union_g_p_i_o___d_o_u_t__11__8__u", "group___g_p_i_o___d_o_u_t__11__8___r_e_g_union_g_p_i_o___d_o_u_t__11__8__u" ],
    [ "GPIO_DOUT_15_12_REG_s", "group___g_p_i_o___d_o_u_t__15__12___r_e_g.html#struct_g_p_i_o___d_o_u_t__15__12___r_e_g__s", "group___g_p_i_o___d_o_u_t__15__12___r_e_g_struct_g_p_i_o___d_o_u_t__15__12___r_e_g__s" ],
    [ "GPIO_DOUT_15_12_u", "group___g_p_i_o___d_o_u_t__15__12___r_e_g.html#union_g_p_i_o___d_o_u_t__15__12__u", "group___g_p_i_o___d_o_u_t__15__12___r_e_g_union_g_p_i_o___d_o_u_t__15__12__u" ],
    [ "GPIO_DOUT_19_16_REG_s", "group___g_p_i_o___d_o_u_t__19__16___r_e_g.html#struct_g_p_i_o___d_o_u_t__19__16___r_e_g__s", "group___g_p_i_o___d_o_u_t__19__16___r_e_g_struct_g_p_i_o___d_o_u_t__19__16___r_e_g__s" ],
    [ "GPIO_DOUT_19_16_u", "group___g_p_i_o___d_o_u_t__19__16___r_e_g.html#union_g_p_i_o___d_o_u_t__19__16__u", "group___g_p_i_o___d_o_u_t__19__16___r_e_g_union_g_p_i_o___d_o_u_t__19__16__u" ],
    [ "GPIO_DOUT_23_20_REG_s", "group___g_p_i_o___d_o_u_t__23__20___r_e_g.html#struct_g_p_i_o___d_o_u_t__23__20___r_e_g__s", "group___g_p_i_o___d_o_u_t__23__20___r_e_g_struct_g_p_i_o___d_o_u_t__23__20___r_e_g__s" ],
    [ "GPIO_DOUT_23_20_u", "group___g_p_i_o___d_o_u_t__23__20___r_e_g.html#union_g_p_i_o___d_o_u_t__23__20__u", "group___g_p_i_o___d_o_u_t__23__20___r_e_g_union_g_p_i_o___d_o_u_t__23__20__u" ],
    [ "GPIO_DOUT_27_24_REG_s", "group___g_p_i_o___d_o_u_t__27__24___r_e_g.html#struct_g_p_i_o___d_o_u_t__27__24___r_e_g__s", "group___g_p_i_o___d_o_u_t__27__24___r_e_g_struct_g_p_i_o___d_o_u_t__27__24___r_e_g__s" ],
    [ "GPIO_DOUT_27_24_u", "group___g_p_i_o___d_o_u_t__27__24___r_e_g.html#union_g_p_i_o___d_o_u_t__27__24__u", "group___g_p_i_o___d_o_u_t__27__24___r_e_g_union_g_p_i_o___d_o_u_t__27__24__u" ],
    [ "GPIO_DOUT_31_28_REG_s", "group___g_p_i_o___d_o_u_t__31__28___r_e_g.html#struct_g_p_i_o___d_o_u_t__31__28___r_e_g__s", "group___g_p_i_o___d_o_u_t__31__28___r_e_g_struct_g_p_i_o___d_o_u_t__31__28___r_e_g__s" ],
    [ "GPIO_DOUT_31_28_u", "group___g_p_i_o___d_o_u_t__31__28___r_e_g.html#union_g_p_i_o___d_o_u_t__31__28__u", "group___g_p_i_o___d_o_u_t__31__28___r_e_g_union_g_p_i_o___d_o_u_t__31__28__u" ],
    [ "GPIO_DOUT_3_0_REG_s", "group___g_p_i_o___d_o_u_t__3__0___r_e_g.html#struct_g_p_i_o___d_o_u_t__3__0___r_e_g__s", "group___g_p_i_o___d_o_u_t__3__0___r_e_g_struct_g_p_i_o___d_o_u_t__3__0___r_e_g__s" ],
    [ "GPIO_DOUT_3_0_u", "group___g_p_i_o___d_o_u_t__3__0___r_e_g.html#union_g_p_i_o___d_o_u_t__3__0__u", "group___g_p_i_o___d_o_u_t__3__0___r_e_g_union_g_p_i_o___d_o_u_t__3__0__u" ],
    [ "GPIO_DOUT_7_4_REG_s", "group___g_p_i_o___d_o_u_t__7__4___r_e_g.html#struct_g_p_i_o___d_o_u_t__7__4___r_e_g__s", "group___g_p_i_o___d_o_u_t__7__4___r_e_g_struct_g_p_i_o___d_o_u_t__7__4___r_e_g__s" ],
    [ "GPIO_DOUT_7_4_u", "group___g_p_i_o___d_o_u_t__7__4___r_e_g.html#union_g_p_i_o___d_o_u_t__7__4__u", "group___g_p_i_o___d_o_u_t__7__4___r_e_g_union_g_p_i_o___d_o_u_t__7__4__u" ],
    [ "GPIO_DOUT_CLR_REG_s", "group___g_p_i_o___d_o_u_t___c_l_r___r_e_g.html#struct_g_p_i_o___d_o_u_t___c_l_r___r_e_g__s", "group___g_p_i_o___d_o_u_t___c_l_r___r_e_g_struct_g_p_i_o___d_o_u_t___c_l_r___r_e_g__s" ],
    [ "GPIO_DOUT_CLR_u", "group___g_p_i_o___d_o_u_t___c_l_r___r_e_g.html#union_g_p_i_o___d_o_u_t___c_l_r__u", "group___g_p_i_o___d_o_u_t___c_l_r___r_e_g_union_g_p_i_o___d_o_u_t___c_l_r__u" ],
    [ "GPIO_DOUT_EN_CLR_REG_s", "group___g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g.html#struct_g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g__s", "group___g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g_struct_g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g__s" ],
    [ "GPIO_DOUT_EN_CLR_u", "group___g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g.html#union_g_p_i_o___d_o_u_t___e_n___c_l_r__u", "group___g_p_i_o___d_o_u_t___e_n___c_l_r___r_e_g_union_g_p_i_o___d_o_u_t___e_n___c_l_r__u" ],
    [ "GPIO_DOUT_EN_REG_s", "group___g_p_i_o___d_o_u_t___e_n___r_e_g.html#struct_g_p_i_o___d_o_u_t___e_n___r_e_g__s", "group___g_p_i_o___d_o_u_t___e_n___r_e_g_struct_g_p_i_o___d_o_u_t___e_n___r_e_g__s" ],
    [ "GPIO_DOUT_EN_SET_REG_s", "group___g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g.html#struct_g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g__s", "group___g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g_struct_g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g__s" ],
    [ "GPIO_DOUT_EN_SET_u", "group___g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g.html#union_g_p_i_o___d_o_u_t___e_n___s_e_t__u", "group___g_p_i_o___d_o_u_t___e_n___s_e_t___r_e_g_union_g_p_i_o___d_o_u_t___e_n___s_e_t__u" ],
    [ "GPIO_DOUT_EN_u", "group___g_p_i_o___d_o_u_t___e_n___r_e_g.html#union_g_p_i_o___d_o_u_t___e_n__u", "group___g_p_i_o___d_o_u_t___e_n___r_e_g_union_g_p_i_o___d_o_u_t___e_n__u" ],
    [ "GPIO_DOUT_REG_s", "group___g_p_i_o___d_o_u_t___r_e_g.html#struct_g_p_i_o___d_o_u_t___r_e_g__s", "group___g_p_i_o___d_o_u_t___r_e_g_struct_g_p_i_o___d_o_u_t___r_e_g__s" ],
    [ "GPIO_DOUT_SET_REG_s", "group___g_p_i_o___d_o_u_t___s_e_t___r_e_g.html#struct_g_p_i_o___d_o_u_t___s_e_t___r_e_g__s", "group___g_p_i_o___d_o_u_t___s_e_t___r_e_g_struct_g_p_i_o___d_o_u_t___s_e_t___r_e_g__s" ],
    [ "GPIO_DOUT_SET_u", "group___g_p_i_o___d_o_u_t___s_e_t___r_e_g.html#union_g_p_i_o___d_o_u_t___s_e_t__u", "group___g_p_i_o___d_o_u_t___s_e_t___r_e_g_union_g_p_i_o___d_o_u_t___s_e_t__u" ],
    [ "GPIO_DOUT_TGL_REG_s", "group___g_p_i_o___d_o_u_t___t_g_l___r_e_g.html#struct_g_p_i_o___d_o_u_t___t_g_l___r_e_g__s", "group___g_p_i_o___d_o_u_t___t_g_l___r_e_g_struct_g_p_i_o___d_o_u_t___t_g_l___r_e_g__s" ],
    [ "GPIO_DOUT_TGL_u", "group___g_p_i_o___d_o_u_t___t_g_l___r_e_g.html#union_g_p_i_o___d_o_u_t___t_g_l__u", "group___g_p_i_o___d_o_u_t___t_g_l___r_e_g_union_g_p_i_o___d_o_u_t___t_g_l__u" ],
    [ "GPIO_DOUT_u", "group___g_p_i_o___d_o_u_t___r_e_g.html#union_g_p_i_o___d_o_u_t__u", "group___g_p_i_o___d_o_u_t___r_e_g_union_g_p_i_o___d_o_u_t__u" ],
    [ "GPIO_EVENT_EN0_REG_s", "group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#struct_g_p_i_o___e_v_e_n_t___e_n0___r_e_g__s", "group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g_struct_g_p_i_o___e_v_e_n_t___e_n0___r_e_g__s" ],
    [ "GPIO_EVENT_EN0_u", "group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#union_g_p_i_o___e_v_e_n_t___e_n0__u", "group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g_union_g_p_i_o___e_v_e_n_t___e_n0__u" ],
    [ "GPIO_EVENT_EN1_REG_s", "group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#struct_g_p_i_o___e_v_e_n_t___e_n1___r_e_g__s", "group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g_struct_g_p_i_o___e_v_e_n_t___e_n1___r_e_g__s" ],
    [ "GPIO_EVENT_EN1_u", "group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#union_g_p_i_o___e_v_e_n_t___e_n1__u", "group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g_union_g_p_i_o___e_v_e_n_t___e_n1__u" ],
    [ "GPIO_FILT_EN_0_REG_s", "group___g_p_i_o___f_i_l_t___e_n__0___r_e_g.html#struct_g_p_i_o___f_i_l_t___e_n__0___r_e_g__s", "group___g_p_i_o___f_i_l_t___e_n__0___r_e_g_struct_g_p_i_o___f_i_l_t___e_n__0___r_e_g__s" ],
    [ "GPIO_FILT_EN_0_u", "group___g_p_i_o___f_i_l_t___e_n__0___r_e_g.html#union_g_p_i_o___f_i_l_t___e_n__0__u", "group___g_p_i_o___f_i_l_t___e_n__0___r_e_g_union_g_p_i_o___f_i_l_t___e_n__0__u" ],
    [ "GPIO_FILT_EN_1_REG_s", "group___g_p_i_o___f_i_l_t___e_n__1___r_e_g.html#struct_g_p_i_o___f_i_l_t___e_n__1___r_e_g__s", "group___g_p_i_o___f_i_l_t___e_n__1___r_e_g_struct_g_p_i_o___f_i_l_t___e_n__1___r_e_g__s" ],
    [ "GPIO_FILT_EN_1_u", "group___g_p_i_o___f_i_l_t___e_n__1___r_e_g.html#union_g_p_i_o___f_i_l_t___e_n__1__u", "group___g_p_i_o___f_i_l_t___e_n__1___r_e_g_union_g_p_i_o___f_i_l_t___e_n__1__u" ],
    [ "GPIO_INTR_EN0_REG_s", "group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#struct_g_p_i_o___i_n_t_r___e_n0___r_e_g__s", "group___g_p_i_o___i_n_t_r___e_n0___r_e_g_struct_g_p_i_o___i_n_t_r___e_n0___r_e_g__s" ],
    [ "GPIO_INTR_EN0_u", "group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#union_g_p_i_o___i_n_t_r___e_n0__u", "group___g_p_i_o___i_n_t_r___e_n0___r_e_g_union_g_p_i_o___i_n_t_r___e_n0__u" ],
    [ "GPIO_INTR_EN1_REG_s", "group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#struct_g_p_i_o___i_n_t_r___e_n1___r_e_g__s", "group___g_p_i_o___i_n_t_r___e_n1___r_e_g_struct_g_p_i_o___i_n_t_r___e_n1___r_e_g__s" ],
    [ "GPIO_INTR_EN1_u", "group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#union_g_p_i_o___i_n_t_r___e_n1__u", "group___g_p_i_o___i_n_t_r___e_n1___r_e_g_union_g_p_i_o___i_n_t_r___e_n1__u" ],
    [ "GPIO_INTR_EVENT_REG_s", "group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g_struct_g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "GPIO_INTR_EVENT_u", "group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#union_g_p_i_o___i_n_t_r___e_v_e_n_t__u", "group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g_union_g_p_i_o___i_n_t_r___e_v_e_n_t__u" ],
    [ "GPIO_INTR_NMI_EN0_REG_s", "group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#struct_g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g__s", "group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g_struct_g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g__s" ],
    [ "GPIO_INTR_NMI_EN0_u", "group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#union_g_p_i_o___i_n_t_r___n_m_i___e_n0__u", "group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g_union_g_p_i_o___i_n_t_r___n_m_i___e_n0__u" ],
    [ "GPIO_INTR_NMI_EN1_REG_s", "group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#struct_g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g__s", "group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g_struct_g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g__s" ],
    [ "GPIO_INTR_NMI_EN1_u", "group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#union_g_p_i_o___i_n_t_r___n_m_i___e_n1__u", "group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g_union_g_p_i_o___i_n_t_r___n_m_i___e_n1__u" ],
    [ "GPIO_INTR_POL_0_REG_s", "group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#struct_g_p_i_o___i_n_t_r___p_o_l__0___r_e_g__s", "group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g_struct_g_p_i_o___i_n_t_r___p_o_l__0___r_e_g__s" ],
    [ "GPIO_INTR_POL_0_u", "group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#union_g_p_i_o___i_n_t_r___p_o_l__0__u", "group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g_union_g_p_i_o___i_n_t_r___p_o_l__0__u" ],
    [ "GPIO_INTR_POL_1_REG_s", "group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#struct_g_p_i_o___i_n_t_r___p_o_l__1___r_e_g__s", "group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g_struct_g_p_i_o___i_n_t_r___p_o_l__1___r_e_g__s" ],
    [ "GPIO_INTR_POL_1_u", "group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#union_g_p_i_o___i_n_t_r___p_o_l__1__u", "group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g_union_g_p_i_o___i_n_t_r___p_o_l__1__u" ],
    [ "GPIO_INTR_STS_REG_s", "group___g_p_i_o___i_n_t_r___s_t_s___r_e_g.html#struct_g_p_i_o___i_n_t_r___s_t_s___r_e_g__s", "group___g_p_i_o___i_n_t_r___s_t_s___r_e_g_struct_g_p_i_o___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "GPIO_INTR_STS_u", "group___g_p_i_o___i_n_t_r___s_t_s___r_e_g.html#union_g_p_i_o___i_n_t_r___s_t_s__u", "group___g_p_i_o___i_n_t_r___s_t_s___r_e_g_union_g_p_i_o___i_n_t_r___s_t_s__u" ],
    [ "GPIO_INTR_SW_SET_REG_s", "group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g_struct_g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "GPIO_INTR_SW_SET_u", "group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#union_g_p_i_o___i_n_t_r___s_w___s_e_t__u", "group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g_union_g_p_i_o___i_n_t_r___s_w___s_e_t__u" ],
    [ "GPIO_PWR_EN_REG_s", "group___g_p_i_o___p_w_r___e_n___r_e_g.html#struct_g_p_i_o___p_w_r___e_n___r_e_g__s", "group___g_p_i_o___p_w_r___e_n___r_e_g_struct_g_p_i_o___p_w_r___e_n___r_e_g__s" ],
    [ "GPIO_PWR_EN_u", "group___g_p_i_o___p_w_r___e_n___r_e_g.html#union_g_p_i_o___p_w_r___e_n__u", "group___g_p_i_o___p_w_r___e_n___r_e_g_union_g_p_i_o___p_w_r___e_n__u" ],
    [ "GPIO_REGS_s", "group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#struct_g_p_i_o___r_e_g_s__s", "group___g_p_i_o___m_e_m_o_r_y___m_a_p_struct_g_p_i_o___r_e_g_s__s" ],
    [ "GPIO_RST_CTRL_REG_s", "group___g_p_i_o___r_s_t___c_t_r_l___r_e_g.html#struct_g_p_i_o___r_s_t___c_t_r_l___r_e_g__s", "group___g_p_i_o___r_s_t___c_t_r_l___r_e_g_struct_g_p_i_o___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "GPIO_RST_CTRL_u", "group___g_p_i_o___r_s_t___c_t_r_l___r_e_g.html#union_g_p_i_o___r_s_t___c_t_r_l__u", "group___g_p_i_o___r_s_t___c_t_r_l___r_e_g_union_g_p_i_o___r_s_t___c_t_r_l__u" ],
    [ "GPIO_RST_STS_REG_s", "group___g_p_i_o___r_s_t___s_t_s___r_e_g.html#struct_g_p_i_o___r_s_t___s_t_s___r_e_g__s", "group___g_p_i_o___r_s_t___s_t_s___r_e_g_struct_g_p_i_o___r_s_t___s_t_s___r_e_g__s" ],
    [ "GPIO_RST_STS_u", "group___g_p_i_o___r_s_t___s_t_s___r_e_g.html#union_g_p_i_o___r_s_t___s_t_s__u", "group___g_p_i_o___r_s_t___s_t_s___r_e_g_union_g_p_i_o___r_s_t___s_t_s__u" ],
    [ "GPIO_SUB_CFG_REG_s", "group___g_p_i_o___s_u_b___c_f_g___r_e_g.html#struct_g_p_i_o___s_u_b___c_f_g___r_e_g__s", "group___g_p_i_o___s_u_b___c_f_g___r_e_g_struct_g_p_i_o___s_u_b___c_f_g___r_e_g__s" ],
    [ "GPIO_SUB_CFG_u", "group___g_p_i_o___s_u_b___c_f_g___r_e_g.html#union_g_p_i_o___s_u_b___c_f_g__u", "group___g_p_i_o___s_u_b___c_f_g___r_e_g_union_g_p_i_o___s_u_b___c_f_g__u" ],
    [ "I2C_CLK_CTRL_REG_s", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#struct_i2_c___c_l_k___c_t_r_l___r_e_g__s", "group___i2_c___c_l_k___c_t_r_l___r_e_g_struct_i2_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "I2C_CLK_CTRL_u", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#union_i2_c___c_l_k___c_t_r_l__u", "group___i2_c___c_l_k___c_t_r_l___r_e_g_union_i2_c___c_l_k___c_t_r_l__u" ],
    [ "i2c_counter_cfg_t", "i2c_8h.html#structi2c__counter__cfg__t", "i2c_8h_structi2c__counter__cfg__t" ],
    [ "I2C_CRC_OUT_BYTE_REG_s", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g.html#struct_i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g__s", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g_struct_i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g__s" ],
    [ "I2C_CRC_OUT_BYTE_u", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g.html#union_i2_c___c_r_c___o_u_t___b_y_t_e__u", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g_union_i2_c___c_r_c___o_u_t___b_y_t_e__u" ],
    [ "I2C_DBG_CTRL_REG_s", "group___i2_c___d_b_g___c_t_r_l___r_e_g.html#struct_i2_c___d_b_g___c_t_r_l___r_e_g__s", "group___i2_c___d_b_g___c_t_r_l___r_e_g_struct_i2_c___d_b_g___c_t_r_l___r_e_g__s" ],
    [ "I2C_DBG_CTRL_u", "group___i2_c___d_b_g___c_t_r_l___r_e_g.html#union_i2_c___d_b_g___c_t_r_l__u", "group___i2_c___d_b_g___c_t_r_l___r_e_g_union_i2_c___d_b_g___c_t_r_l__u" ],
    [ "I2C_DESC_REG_s", "group___i2_c___d_e_s_c___r_e_g.html#struct_i2_c___d_e_s_c___r_e_g__s", "group___i2_c___d_e_s_c___r_e_g_struct_i2_c___d_e_s_c___r_e_g__s" ],
    [ "I2C_DESC_u", "group___i2_c___d_e_s_c___r_e_g.html#union_i2_c___d_e_s_c__u", "group___i2_c___d_e_s_c___r_e_g_union_i2_c___d_e_s_c__u" ],
    [ "I2C_FIFO_CTRL_REG_s", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#struct_i2_c___f_i_f_o___c_t_r_l___r_e_g__s", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g_struct_i2_c___f_i_f_o___c_t_r_l___r_e_g__s" ],
    [ "I2C_FIFO_CTRL_u", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#union_i2_c___f_i_f_o___c_t_r_l__u", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g_union_i2_c___f_i_f_o___c_t_r_l__u" ],
    [ "I2C_FIFO_STS_REG_s", "group___i2_c___f_i_f_o___s_t_s___r_e_g.html#struct_i2_c___f_i_f_o___s_t_s___r_e_g__s", "group___i2_c___f_i_f_o___s_t_s___r_e_g_struct_i2_c___f_i_f_o___s_t_s___r_e_g__s" ],
    [ "I2C_FIFO_STS_u", "group___i2_c___f_i_f_o___s_t_s___r_e_g.html#union_i2_c___f_i_f_o___s_t_s__u", "group___i2_c___f_i_f_o___s_t_s___r_e_g_union_i2_c___f_i_f_o___s_t_s__u" ],
    [ "I2C_FSM_STATUS_REG_s", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g.html#struct_i2_c___f_s_m___s_t_a_t_u_s___r_e_g__s", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g_struct_i2_c___f_s_m___s_t_a_t_u_s___r_e_g__s" ],
    [ "I2C_FSM_STATUS_u", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g.html#union_i2_c___f_s_m___s_t_a_t_u_s__u", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g_union_i2_c___f_s_m___s_t_a_t_u_s__u" ],
    [ "I2C_GLITCH_FILTER_CFG_REG_s", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g.html#struct_i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g__s", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g_struct_i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g__s" ],
    [ "I2C_GLITCH_FILTER_CFG_u", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g.html#union_i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g__u", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g_union_i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g__u" ],
    [ "I2C_INTR_EN_0_REG_s", "group___i2_c___i_n_t_r___e_n__0___r_e_g.html#struct_i2_c___i_n_t_r___e_n__0___r_e_g__s", "group___i2_c___i_n_t_r___e_n__0___r_e_g_struct_i2_c___i_n_t_r___e_n__0___r_e_g__s" ],
    [ "I2C_INTR_EN_0_u", "group___i2_c___i_n_t_r___e_n__0___r_e_g.html#union_i2_c___i_n_t_r___e_n__0__u", "group___i2_c___i_n_t_r___e_n__0___r_e_g_union_i2_c___i_n_t_r___e_n__0__u" ],
    [ "I2C_INTR_EN_1_REG_s", "group___i2_c___i_n_t_r___e_n__1___r_e_g.html#struct_i2_c___i_n_t_r___e_n__1___r_e_g__s", "group___i2_c___i_n_t_r___e_n__1___r_e_g_struct_i2_c___i_n_t_r___e_n__1___r_e_g__s" ],
    [ "I2C_INTR_EN_1_u", "group___i2_c___i_n_t_r___e_n__1___r_e_g.html#union_i2_c___i_n_t_r___e_n__1__u", "group___i2_c___i_n_t_r___e_n__1___r_e_g_union_i2_c___i_n_t_r___e_n__1__u" ],
    [ "I2C_INTR_EVENT_REG_s", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_i2_c___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g_struct_i2_c___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "I2C_INTR_EVENT_u", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g.html#union_i2_c___i_n_t_r___e_v_e_n_t__u", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g_union_i2_c___i_n_t_r___e_v_e_n_t__u" ],
    [ "I2C_INTR_NMI_EN_0_REG_s", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g.html#struct_i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g__s", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g_struct_i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g__s" ],
    [ "I2C_INTR_NMI_EN_0_u", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g.html#union_i2_c___i_n_t_r___n_m_i___e_n__0__u", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g_union_i2_c___i_n_t_r___n_m_i___e_n__0__u" ],
    [ "I2C_INTR_NMI_EN_1_REG_s", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#struct_i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g__s", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g_struct_i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g__s" ],
    [ "I2C_INTR_NMI_EN_1_u", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#union_i2_c___i_n_t_r___n_m_i___e_n__1__u", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g_union_i2_c___i_n_t_r___n_m_i___e_n__1__u" ],
    [ "I2C_INTR_STS_REG_s", "group___i2_c___i_n_t_r___s_t_s___r_e_g.html#struct_i2_c___i_n_t_r___s_t_s___r_e_g__s", "group___i2_c___i_n_t_r___s_t_s___r_e_g_struct_i2_c___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "I2C_INTR_STS_u", "group___i2_c___i_n_t_r___s_t_s___r_e_g.html#union_i2_c___i_n_t_r___s_t_s__u", "group___i2_c___i_n_t_r___s_t_s___r_e_g_union_i2_c___i_n_t_r___s_t_s__u" ],
    [ "I2C_INTR_SW_SET_0_REG_s", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g.html#struct_i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g__s", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g_struct_i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g__s" ],
    [ "I2C_INTR_SW_SET_0_u", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g.html#union_i2_c___i_n_t_r___s_w___s_e_t__0__u", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g_union_i2_c___i_n_t_r___s_w___s_e_t__0__u" ],
    [ "I2C_INTR_SW_SET_1_REG_s", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#struct_i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g__s", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g_struct_i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g__s" ],
    [ "I2C_INTR_SW_SET_1_u", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#union_i2_c___i_n_t_r___s_w___s_e_t__1__u", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g_union_i2_c___i_n_t_r___s_w___s_e_t__1__u" ],
    [ "I2C_MASTER_ACK_VAL_REG_s", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g.html#struct_i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g__s", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g_struct_i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g__s" ],
    [ "I2C_MASTER_ACK_VAL_u", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g.html#union_i2_c___m_a_s_t_e_r___a_c_k___v_a_l__u", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g_union_i2_c___m_a_s_t_e_r___a_c_k___v_a_l__u" ],
    [ "I2C_MASTER_CFG_REG_s", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g.html#struct_i2_c___m_a_s_t_e_r___c_f_g___r_e_g__s", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g_struct_i2_c___m_a_s_t_e_r___c_f_g___r_e_g__s" ],
    [ "I2C_MASTER_CFG_u", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g.html#union_i2_c___m_a_s_t_e_r___c_f_g__u", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g_union_i2_c___m_a_s_t_e_r___c_f_g__u" ],
    [ "I2C_MASTER_CLKSTRETCH_CNT_REG_s", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#struct_i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g__s", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g_struct_i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g__s" ],
    [ "I2C_MASTER_CLKSTRETCH_CNT_u", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#union_i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t__u", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g_union_i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t__u" ],
    [ "I2C_MASTER_CTRL_REG_s", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g.html#struct_i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g__s", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g_struct_i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g__s" ],
    [ "I2C_MASTER_CTRL_u", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g.html#union_i2_c___m_a_s_t_e_r___c_t_r_l__u", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g_union_i2_c___m_a_s_t_e_r___c_t_r_l__u" ],
    [ "I2C_MASTER_MON_REG_s", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g.html#struct_i2_c___m_a_s_t_e_r___m_o_n___r_e_g__s", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g_struct_i2_c___m_a_s_t_e_r___m_o_n___r_e_g__s" ],
    [ "I2C_MASTER_MON_u", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g.html#union_i2_c___m_a_s_t_e_r___m_o_n__u", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g_union_i2_c___m_a_s_t_e_r___m_o_n__u" ],
    [ "I2C_MASTER_SCL_GEN_REG_s", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g.html#struct_i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g__s", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g_struct_i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g__s" ],
    [ "I2C_MASTER_SCL_GEN_u", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g.html#union_i2_c___m_a_s_t_e_r___s_c_l___g_e_n__u", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g_union_i2_c___m_a_s_t_e_r___s_c_l___g_e_n__u" ],
    [ "I2C_MASTER_STS_REG_s", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g.html#struct_i2_c___m_a_s_t_e_r___s_t_s___r_e_g__s", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g_struct_i2_c___m_a_s_t_e_r___s_t_s___r_e_g__s" ],
    [ "I2C_MASTER_STS_u", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g.html#union_i2_c___m_a_s_t_e_r___s_t_s__u", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g_union_i2_c___m_a_s_t_e_r___s_t_s__u" ],
    [ "I2C_MASTER_TIMING_CONSTRAINT_REG_s", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g.html#struct_i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g__s", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g_struct_i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g__s" ],
    [ "I2C_MASTER_TIMING_CONSTRAINT_u", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g.html#union_i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t__u", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g_union_i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t__u" ],
    [ "I2C_PEC_CTRL_REG_s", "group___i2_c___p_e_c___c_t_r_l___r_e_g.html#struct_i2_c___p_e_c___c_t_r_l___r_e_g__s", "group___i2_c___p_e_c___c_t_r_l___r_e_g_struct_i2_c___p_e_c___c_t_r_l___r_e_g__s" ],
    [ "I2C_PEC_CTRL_u", "group___i2_c___p_e_c___c_t_r_l___r_e_g.html#union_i2_c___p_e_c___c_t_r_l__u", "group___i2_c___p_e_c___c_t_r_l___r_e_g_union_i2_c___p_e_c___c_t_r_l__u" ],
    [ "I2C_PEC_STS_REG_s", "group___i2_c___p_e_c___s_t_s___r_e_g.html#struct_i2_c___p_e_c___s_t_s___r_e_g__s", "group___i2_c___p_e_c___s_t_s___r_e_g_struct_i2_c___p_e_c___s_t_s___r_e_g__s" ],
    [ "I2C_PEC_STS_u", "group___i2_c___p_e_c___s_t_s___r_e_g.html#union_i2_c___p_e_c___s_t_s__u", "group___i2_c___p_e_c___s_t_s___r_e_g_union_i2_c___p_e_c___s_t_s__u" ],
    [ "I2C_PWR_EN_REG_s", "group___i2_c___p_w_r___e_n___r_e_g.html#struct_i2_c___p_w_r___e_n___r_e_g__s", "group___i2_c___p_w_r___e_n___r_e_g_struct_i2_c___p_w_r___e_n___r_e_g__s" ],
    [ "I2C_PWR_EN_u", "group___i2_c___p_w_r___e_n___r_e_g.html#union_i2_c___p_w_r___e_n__u", "group___i2_c___p_w_r___e_n___r_e_g_union_i2_c___p_w_r___e_n__u" ],
    [ "I2C_REGS_s", "group___i2_c___m_e_m_o_r_y___m_a_p.html#struct_i2_c___r_e_g_s__s", "group___i2_c___m_e_m_o_r_y___m_a_p_struct_i2_c___r_e_g_s__s" ],
    [ "I2C_RST_CTRL_REG_s", "group___i2_c___r_s_t___c_t_r_l___r_e_g.html#struct_i2_c___r_s_t___c_t_r_l___r_e_g__s", "group___i2_c___r_s_t___c_t_r_l___r_e_g_struct_i2_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "I2C_RST_CTRL_u", "group___i2_c___r_s_t___c_t_r_l___r_e_g.html#union_i2_c___r_s_t___c_t_r_l__u", "group___i2_c___r_s_t___c_t_r_l___r_e_g_union_i2_c___r_s_t___c_t_r_l__u" ],
    [ "I2C_RST_STS_REG_s", "group___i2_c___r_s_t___s_t_s___r_e_g.html#struct_i2_c___r_s_t___s_t_s___r_e_g__s", "group___i2_c___r_s_t___s_t_s___r_e_g_struct_i2_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "I2C_RST_STS_u", "group___i2_c___r_s_t___s_t_s___r_e_g.html#union_i2_c___r_s_t___s_t_s__u", "group___i2_c___r_s_t___s_t_s___r_e_g_union_i2_c___r_s_t___s_t_s__u" ],
    [ "I2C_RX_DMA_EVENT_EN_0_REG_s", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#struct_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g_struct_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s" ],
    [ "I2C_RX_DMA_EVENT_EN_0_u", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#union_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0__u", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g_union_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0__u" ],
    [ "I2C_RX_DMA_EVENT_EN_1_REG_s", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#struct_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g_struct_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s" ],
    [ "I2C_RX_DMA_EVENT_EN_1_u", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#union_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1__u", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g_union_i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1__u" ],
    [ "I2C_RXDATA_REG_s", "group___i2_c___r_x_d_a_t_a___r_e_g.html#struct_i2_c___r_x_d_a_t_a___r_e_g__s", "group___i2_c___r_x_d_a_t_a___r_e_g_struct_i2_c___r_x_d_a_t_a___r_e_g__s" ],
    [ "I2C_RXDATA_u", "group___i2_c___r_x_d_a_t_a___r_e_g.html#union_i2_c___r_x_d_a_t_a__u", "group___i2_c___r_x_d_a_t_a___r_e_g_union_i2_c___r_x_d_a_t_a__u" ],
    [ "I2C_SLAVE_ACK_CFG_REG_s", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g.html#struct_i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g__s", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g_struct_i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g__s" ],
    [ "I2C_SLAVE_ACK_CFG_u", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g.html#union_i2_c___s_l_a_v_e___a_c_k___c_f_g__u", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g_union_i2_c___s_l_a_v_e___a_c_k___c_f_g__u" ],
    [ "I2C_SLAVE_ADDR_REG_s", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g.html#struct_i2_c___s_l_a_v_e___a_d_d_r___r_e_g__s", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g_struct_i2_c___s_l_a_v_e___a_d_d_r___r_e_g__s" ],
    [ "I2C_SLAVE_ADDR_u", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g.html#union_i2_c___s_l_a_v_e___a_d_d_r__u", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g_union_i2_c___s_l_a_v_e___a_d_d_r__u" ],
    [ "I2C_SLAVE_BYTE_ACK_REG_s", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g.html#struct_i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g__s", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g_struct_i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g__s" ],
    [ "I2C_SLAVE_BYTE_ACK_u", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g.html#union_i2_c___s_l_a_v_e___b_y_t_e___a_c_k__u", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g_union_i2_c___s_l_a_v_e___b_y_t_e___a_c_k__u" ],
    [ "I2C_SLAVE_CLKSTRETCH_CNT_REG_s", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#struct_i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g__s", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g_struct_i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g__s" ],
    [ "I2C_SLAVE_CLKSTRETCH_CNT_u", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#union_i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t__u", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g_union_i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t__u" ],
    [ "I2C_SLAVE_CTRL_REG_s", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g.html#struct_i2_c___s_l_a_v_e___c_t_r_l___r_e_g__s", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g_struct_i2_c___s_l_a_v_e___c_t_r_l___r_e_g__s" ],
    [ "I2C_SLAVE_CTRL_u", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g.html#union_i2_c___s_l_a_v_e___c_t_r_l__u", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g_union_i2_c___s_l_a_v_e___c_t_r_l__u" ],
    [ "I2C_SLAVE_STS_REG_s", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g.html#struct_i2_c___s_l_a_v_e___s_t_s___r_e_g__s", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g_struct_i2_c___s_l_a_v_e___s_t_s___r_e_g__s" ],
    [ "I2C_SLAVE_STS_u", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g.html#union_i2_c___s_l_a_v_e___s_t_s__u", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g_union_i2_c___s_l_a_v_e___s_t_s__u" ],
    [ "i2c_slv_cfg_t", "i2c_8h.html#structi2c__slv__cfg__t", "i2c_8h_structi2c__slv__cfg__t" ],
    [ "i2c_slv_sts_t", "i2c_8h.html#structi2c__slv__sts__t", "i2c_8h_structi2c__slv__sts__t" ],
    [ "I2C_SMBUS_TIMEOUT_CNT_REG_s", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g.html#struct_i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g__s", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g_struct_i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g__s" ],
    [ "I2C_SMBUS_TIMEOUT_CNT_u", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g.html#union_i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t__u", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g_union_i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t__u" ],
    [ "I2C_SPARE_CTRL_REG_s", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g.html#struct_i2_c___s_p_a_r_e___c_t_r_l___r_e_g__s", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g_struct_i2_c___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "I2C_SPARE_CTRL_u", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g.html#union_i2_c___s_p_a_r_e___c_t_r_l__u", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g_union_i2_c___s_p_a_r_e___c_t_r_l__u" ],
    [ "I2C_SPARE_STS_REG_s", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g.html#struct_i2_c___s_p_a_r_e___s_t_s___r_e_g__s", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g_struct_i2_c___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "I2C_SPARE_STS_u", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g.html#union_i2_c___s_p_a_r_e___s_t_s__u", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g_union_i2_c___s_p_a_r_e___s_t_s__u" ],
    [ "I2C_TX_DMA_EVENT_EN_0_REG_s", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#struct_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g_struct_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g__s" ],
    [ "I2C_TX_DMA_EVENT_EN_0_u", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#union_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0__u", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g_union_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0__u" ],
    [ "I2C_TX_DMA_EVENT_EN_1_REG_s", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#struct_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g_struct_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g__s" ],
    [ "I2C_TX_DMA_EVENT_EN_1_u", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#union_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1__u", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g_union_i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1__u" ],
    [ "I2C_TXDATA_REG_s", "group___i2_c___t_x_d_a_t_a___r_e_g.html#struct_i2_c___t_x_d_a_t_a___r_e_g__s", "group___i2_c___t_x_d_a_t_a___r_e_g_struct_i2_c___t_x_d_a_t_a___r_e_g__s" ],
    [ "I2C_TXDATA_u", "group___i2_c___t_x_d_a_t_a___r_e_g.html#union_i2_c___t_x_d_a_t_a__u", "group___i2_c___t_x_d_a_t_a___r_e_g_union_i2_c___t_x_d_a_t_a__u" ],
    [ "IOMUX_DUMMY_REG_s", "_i_o_m_u_x___r_e_g_s_8h.html#struct_i_o_m_u_x___d_u_m_m_y___r_e_g__s", "_i_o_m_u_x___r_e_g_s_8h_struct_i_o_m_u_x___d_u_m_m_y___r_e_g__s" ],
    [ "IOMUX_DUMMY_u", "_i_o_m_u_x___r_e_g_s_8h.html#union_i_o_m_u_x___d_u_m_m_y__u", "_i_o_m_u_x___r_e_g_s_8h_union_i_o_m_u_x___d_u_m_m_y__u" ],
    [ "IOMUX_PA_REG_s", "_i_o_m_u_x___r_e_g_s_8h.html#struct_i_o_m_u_x___p_a___r_e_g__s", "_i_o_m_u_x___r_e_g_s_8h_struct_i_o_m_u_x___p_a___r_e_g__s" ],
    [ "IOMUX_PA_u", "_i_o_m_u_x___r_e_g_s_8h.html#union_i_o_m_u_x___p_a__u", "_i_o_m_u_x___r_e_g_s_8h_union_i_o_m_u_x___p_a__u" ],
    [ "IOMUX_REGS_s", "_i_o_m_u_x___r_e_g_s_8h.html#struct_i_o_m_u_x___r_e_g_s__s", "_i_o_m_u_x___r_e_g_s_8h_struct_i_o_m_u_x___r_e_g_s__s" ],
    [ "IPSR_Type", "group___c_m_s_i_s___c_o_r_e.html#union_i_p_s_r___type", "group___c_m_s_i_s___c_o_r_e_union_i_p_s_r___type" ],
    [ "IPSR_Type.b", "group___c_m_s_i_s___c_o_r_e.html#struct_i_p_s_r___type_8b", "group___c_m_s_i_s___c_o_r_e_struct_i_p_s_r___type_8b" ],
    [ "MCU_CTRL_AHB_HCLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_h_b___h_c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_h_b___h_c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_AHB_HCLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_h_b___h_c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_h_b___h_c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_ANA_CLK_EN_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_n_a___c_l_k___e_n___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_n_a___c_l_k___e_n___r_e_g__s" ],
    [ "MCU_CTRL_ANA_CLK_EN_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_n_a___c_l_k___e_n__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_n_a___c_l_k___e_n__u" ],
    [ "MCU_CTRL_ANA_SPARE_OUT0_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t0___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t0___r_e_g__s" ],
    [ "MCU_CTRL_ANA_SPARE_OUT0_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t0__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t0__u" ],
    [ "MCU_CTRL_ANA_SPARE_OUT1_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t1___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t1___r_e_g__s" ],
    [ "MCU_CTRL_ANA_SPARE_OUT1_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t1__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___o_u_t1__u" ],
    [ "MCU_CTRL_ANA_SPARE_STS_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___s_t_s___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "MCU_CTRL_ANA_SPARE_STS_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___s_t_s__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_n_a___s_p_a_r_e___s_t_s__u" ],
    [ "MCU_CTRL_AON_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_o_n___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_o_n___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_AON_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_o_n___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_o_n___c_t_r_l__u" ],
    [ "MCU_CTRL_APB_PCLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___a_p_b___p_c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___a_p_b___p_c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_APB_PCLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___a_p_b___p_c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___a_p_b___p_c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_BLOCK_CLK_REQ_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___b_l_o_c_k___c_l_k___r_e_q___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___b_l_o_c_k___c_l_k___r_e_q___r_e_g__s" ],
    [ "MCU_CTRL_BLOCK_CLK_REQ_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___b_l_o_c_k___c_l_k___r_e_q__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___b_l_o_c_k___c_l_k___r_e_q__u" ],
    [ "MCU_CTRL_BOOT_CFG_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___b_o_o_t___c_f_g___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___b_o_o_t___c_f_g___r_e_g__s" ],
    [ "MCU_CTRL_BOOT_CFG_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___b_o_o_t___c_f_g__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___b_o_o_t___c_f_g__u" ],
    [ "MCU_CTRL_BOR_MODE_SEL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___b_o_r___m_o_d_e___s_e_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___b_o_r___m_o_d_e___s_e_l___r_e_g__s" ],
    [ "MCU_CTRL_BOR_MODE_SEL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___b_o_r___m_o_d_e___s_e_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___b_o_r___m_o_d_e___s_e_l__u" ],
    [ "MCU_CTRL_CLK_4MHZ_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___c_l_k__4_m_h_z___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___c_l_k__4_m_h_z___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_CLK_4MHZ_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___c_l_k__4_m_h_z___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___c_l_k__4_m_h_z___c_t_r_l__u" ],
    [ "MCU_CTRL_CLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_CLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_CLK_PWR_EN_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___c_l_k___p_w_r___e_n___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___c_l_k___p_w_r___e_n___r_e_g__s" ],
    [ "MCU_CTRL_CLK_PWR_EN_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___c_l_k___p_w_r___e_n__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___c_l_k___p_w_r___e_n__u" ],
    [ "MCU_CTRL_DESC_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___d_e_s_c___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___d_e_s_c___r_e_g__s" ],
    [ "MCU_CTRL_DESC_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___d_e_s_c__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___d_e_s_c__u" ],
    [ "MCU_CTRL_GPAMPCTL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___g_p_a_m_p_c_t_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___g_p_a_m_p_c_t_l___r_e_g__s" ],
    [ "MCU_CTRL_GPAMPCTL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___g_p_a_m_p_c_t_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___g_p_a_m_p_c_t_l__u" ],
    [ "MCU_CTRL_GPAMPSTS_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___g_p_a_m_p_s_t_s___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___g_p_a_m_p_s_t_s___r_e_g__s" ],
    [ "MCU_CTRL_GPAMPSTS_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___g_p_a_m_p_s_t_s__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___g_p_a_m_p_s_t_s__u" ],
    [ "MCU_CTRL_HF_CLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___h_f___c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___h_f___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_HF_CLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___h_f___c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___h_f___c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_HF_OSC_CLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___h_f___o_s_c___c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___h_f___o_s_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_HF_OSC_CLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___h_f___o_s_c___c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___h_f___o_s_c___c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_INTR_EN_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___i_n_t_r___e_n___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___i_n_t_r___e_n___r_e_g__s" ],
    [ "MCU_CTRL_INTR_EN_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___i_n_t_r___e_n__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___i_n_t_r___e_n__u" ],
    [ "MCU_CTRL_INTR_EVENT_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___i_n_t_r___e_v_e_n_t___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "MCU_CTRL_INTR_EVENT_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___i_n_t_r___e_v_e_n_t__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___i_n_t_r___e_v_e_n_t__u" ],
    [ "MCU_CTRL_LF_CLK_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___l_f___c_l_k___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___l_f___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_LF_CLK_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___l_f___c_l_k___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___l_f___c_l_k___c_t_r_l__u" ],
    [ "MCU_CTRL_MCU_SW_RST_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___m_c_u___s_w___r_s_t___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___m_c_u___s_w___r_s_t___r_e_g__s" ],
    [ "MCU_CTRL_MCU_SW_RST_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___m_c_u___s_w___r_s_t__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___m_c_u___s_w___r_s_t__u" ],
    [ "MCU_CTRL_PLL_CTRL1_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_l_l___c_t_r_l1___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_l_l___c_t_r_l1___r_e_g__s" ],
    [ "MCU_CTRL_PLL_CTRL1_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_l_l___c_t_r_l1__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_l_l___c_t_r_l1__u" ],
    [ "MCU_CTRL_PLL_CTRL2_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_l_l___c_t_r_l2___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_l_l___c_t_r_l2___r_e_g__s" ],
    [ "MCU_CTRL_PLL_CTRL2_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_l_l___c_t_r_l2__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_l_l___c_t_r_l2__u" ],
    [ "MCU_CTRL_PLL_EN_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_l_l___e_n___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_l_l___e_n___r_e_g__s" ],
    [ "MCU_CTRL_PLL_EN_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_l_l___e_n__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_l_l___e_n__u" ],
    [ "MCU_CTRL_PMODE_CFG_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_m_o_d_e___c_f_g___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_m_o_d_e___c_f_g___r_e_g__s" ],
    [ "MCU_CTRL_PMODE_CFG_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_m_o_d_e___c_f_g__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_m_o_d_e___c_f_g__u" ],
    [ "MCU_CTRL_PROCMONCTL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_r_o_c_m_o_n_c_t_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_r_o_c_m_o_n_c_t_l___r_e_g__s" ],
    [ "MCU_CTRL_PROCMONCTL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_r_o_c_m_o_n_c_t_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_r_o_c_m_o_n_c_t_l__u" ],
    [ "MCU_CTRL_PWR_SM_OVRD_CTL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___p_w_r___s_m___o_v_r_d___c_t_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___p_w_r___s_m___o_v_r_d___c_t_l___r_e_g__s" ],
    [ "MCU_CTRL_PWR_SM_OVRD_CTL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___p_w_r___s_m___o_v_r_d___c_t_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___p_w_r___s_m___o_v_r_d___c_t_l__u" ],
    [ "MCU_CTRL_REGS_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___r_e_g_s__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___r_e_g_s__s" ],
    [ "MCU_CTRL_RST_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___r_s_t___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_RST_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___r_s_t___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___r_s_t___c_t_r_l__u" ],
    [ "MCU_CTRL_RST_STS_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___r_s_t___s_t_s___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___r_s_t___s_t_s___r_e_g__s" ],
    [ "MCU_CTRL_RST_STS_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___r_s_t___s_t_s__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___r_s_t___s_t_s__u" ],
    [ "MCU_CTRL_SPARE_CTRL_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___s_p_a_r_e___c_t_r_l___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "MCU_CTRL_SPARE_CTRL_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___s_p_a_r_e___c_t_r_l__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___s_p_a_r_e___c_t_r_l__u" ],
    [ "MCU_CTRL_SPARE_STS_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___s_p_a_r_e___s_t_s___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "MCU_CTRL_SPARE_STS_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___s_p_a_r_e___s_t_s__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___s_p_a_r_e___s_t_s__u" ],
    [ "MCU_CTRL_XO_CFG_STS_REG_s", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#struct_m_c_u___c_t_r_l___x_o___c_f_g___s_t_s___r_e_g__s", "_m_c_u___c_t_r_l___r_e_g_s_8h_struct_m_c_u___c_t_r_l___x_o___c_f_g___s_t_s___r_e_g__s" ],
    [ "MCU_CTRL_XO_CFG_STS_u", "_m_c_u___c_t_r_l___r_e_g_s_8h.html#union_m_c_u___c_t_r_l___x_o___c_f_g___s_t_s__u", "_m_c_u___c_t_r_l___r_e_g_s_8h_union_m_c_u___c_t_r_l___x_o___c_f_g___s_t_s__u" ],
    [ "NVIC_Type", "group___c_m_s_i_s___n_v_i_c.html#struct_n_v_i_c___type", "group___c_m_s_i_s___n_v_i_c_struct_n_v_i_c___type" ],
    [ "OPAMP_CTRL0_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___c_t_r_l0___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___c_t_r_l0___r_e_g__s" ],
    [ "OPAMP_CTRL0_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___c_t_r_l0__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___c_t_r_l0__u" ],
    [ "OPAMP_DESC_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___d_e_s_c___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___d_e_s_c___r_e_g__s" ],
    [ "OPAMP_DESC_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___d_e_s_c__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___d_e_s_c__u" ],
    [ "OPAMP_GAIN_CTRL0_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___g_a_i_n___c_t_r_l0___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___g_a_i_n___c_t_r_l0___r_e_g__s" ],
    [ "OPAMP_GAIN_CTRL0_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___g_a_i_n___c_t_r_l0__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___g_a_i_n___c_t_r_l0__u" ],
    [ "OPAMP_INPUT_CTRL0_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___i_n_p_u_t___c_t_r_l0___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___i_n_p_u_t___c_t_r_l0___r_e_g__s" ],
    [ "OPAMP_INPUT_CTRL0_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___i_n_p_u_t___c_t_r_l0__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___i_n_p_u_t___c_t_r_l0__u" ],
    [ "OPAMP_PWR_EN_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___p_w_r___e_n___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___p_w_r___e_n___r_e_g__s" ],
    [ "OPAMP_PWR_EN_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___p_w_r___e_n__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___p_w_r___e_n__u" ],
    [ "OPAMP_REGS_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___r_e_g_s__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___r_e_g_s__s" ],
    [ "OPAMP_RST_CTRL_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___r_s_t___c_t_r_l___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "OPAMP_RST_CTRL_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___r_s_t___c_t_r_l__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___r_s_t___c_t_r_l__u" ],
    [ "OPAMP_RST_STS_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___r_s_t___s_t_s___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___r_s_t___s_t_s___r_e_g__s" ],
    [ "OPAMP_RST_STS_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___r_s_t___s_t_s__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___r_s_t___s_t_s__u" ],
    [ "OPAMP_SPARE_CTRL_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___s_p_a_r_e___c_t_r_l___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "OPAMP_SPARE_CTRL_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___s_p_a_r_e___c_t_r_l__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___s_p_a_r_e___c_t_r_l__u" ],
    [ "OPAMP_SPARE_STS_REG_s", "_o_p_a_m_p___r_e_g_s_8h.html#struct_o_p_a_m_p___s_p_a_r_e___s_t_s___r_e_g__s", "_o_p_a_m_p___r_e_g_s_8h_struct_o_p_a_m_p___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "OPAMP_SPARE_STS_u", "_o_p_a_m_p___r_e_g_s_8h.html#union_o_p_a_m_p___s_p_a_r_e___s_t_s__u", "_o_p_a_m_p___r_e_g_s_8h_union_o_p_a_m_p___s_p_a_r_e___s_t_s__u" ],
    [ "OTP_OTP_CTRL_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___c_t_r_l___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___c_t_r_l___r_e_g__s" ],
    [ "OTP_OTP_CTRL_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p___c_t_r_l__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p___c_t_r_l__u" ],
    [ "OTP_OTP_EN_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___e_n___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___e_n___r_e_g__s" ],
    [ "OTP_OTP_EN_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p___e_n__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p___e_n__u" ],
    [ "OTP_OTP_RD_EN_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___r_d___e_n___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___r_d___e_n___r_e_g__s" ],
    [ "OTP_OTP_RD_EN_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p___r_d___e_n__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p___r_d___e_n__u" ],
    [ "OTP_OTP_RD_STATUS_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___r_d___s_t_a_t_u_s___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___r_d___s_t_a_t_u_s___r_e_g__s" ],
    [ "OTP_OTP_RD_STATUS_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p___r_d___s_t_a_t_u_s__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p___r_d___s_t_a_t_u_s__u" ],
    [ "OTP_OTP_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___r_e_g__s" ],
    [ "OTP_OTP_STATUS_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___o_t_p___s_t_a_t_u_s___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___o_t_p___s_t_a_t_u_s___r_e_g__s" ],
    [ "OTP_OTP_STATUS_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p___s_t_a_t_u_s__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p___s_t_a_t_u_s__u" ],
    [ "OTP_OTP_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___o_t_p__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___o_t_p__u" ],
    [ "OTP_REGS_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___r_e_g_s__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___r_e_g_s__s" ],
    [ "OTP_STS_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___s_t_s___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___s_t_s___r_e_g__s" ],
    [ "OTP_STS_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___s_t_s__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___s_t_s__u" ],
    [ "OTP_TIMER_CTRL_REG_s", "_o_t_p___r_e_g_s_8h.html#struct_o_t_p___t_i_m_e_r___c_t_r_l___r_e_g__s", "_o_t_p___r_e_g_s_8h_struct_o_t_p___t_i_m_e_r___c_t_r_l___r_e_g__s" ],
    [ "OTP_TIMER_CTRL_u", "_o_t_p___r_e_g_s_8h.html#union_o_t_p___t_i_m_e_r___c_t_r_l__u", "_o_t_p___r_e_g_s_8h_union_o_t_p___t_i_m_e_r___c_t_r_l__u" ],
    [ "PL230_ALT_CTRL_BASE_PTR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___a_l_t___c_t_r_l___b_a_s_e___p_t_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___a_l_t___c_t_r_l___b_a_s_e___p_t_r___r_e_g__s" ],
    [ "PL230_ALT_CTRL_BASE_PTR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___a_l_t___c_t_r_l___b_a_s_e___p_t_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___a_l_t___c_t_r_l___b_a_s_e___p_t_r__u" ],
    [ "PL230_CHNL_ENABLE_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___e_n_a_b_l_e___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___e_n_a_b_l_e___c_l_r___r_e_g__s" ],
    [ "PL230_CHNL_ENABLE_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___e_n_a_b_l_e___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___e_n_a_b_l_e___c_l_r__u" ],
    [ "PL230_CHNL_ENABLE_SET_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___e_n_a_b_l_e___s_e_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___e_n_a_b_l_e___s_e_t___r_e_g__s" ],
    [ "PL230_CHNL_ENABLE_SET_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___e_n_a_b_l_e___s_e_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___e_n_a_b_l_e___s_e_t__u" ],
    [ "PL230_CHNL_PRI_ALT_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___p_r_i___a_l_t___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___p_r_i___a_l_t___c_l_r___r_e_g__s" ],
    [ "PL230_CHNL_PRI_ALT_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___p_r_i___a_l_t___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___p_r_i___a_l_t___c_l_r__u" ],
    [ "PL230_CHNL_PRI_ALT_SET_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___p_r_i___a_l_t___s_e_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___p_r_i___a_l_t___s_e_t___r_e_g__s" ],
    [ "PL230_CHNL_PRI_ALT_SET_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___p_r_i___a_l_t___s_e_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___p_r_i___a_l_t___s_e_t__u" ],
    [ "PL230_CHNL_PRIORITY_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___c_l_r___r_e_g__s" ],
    [ "PL230_CHNL_PRIORITY_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___c_l_r__u" ],
    [ "PL230_CHNL_PRIORITY_SET_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___s_e_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___s_e_t___r_e_g__s" ],
    [ "PL230_CHNL_PRIORITY_SET_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___s_e_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___p_r_i_o_r_i_t_y___s_e_t__u" ],
    [ "PL230_CHNL_REQ_MASK_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___r_e_q___m_a_s_k___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___r_e_q___m_a_s_k___c_l_r___r_e_g__s" ],
    [ "PL230_CHNL_REQ_MASK_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___r_e_q___m_a_s_k___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___r_e_q___m_a_s_k___c_l_r__u" ],
    [ "PL230_CHNL_REQ_MASK_SET_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___r_e_q___m_a_s_k___s_e_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___r_e_q___m_a_s_k___s_e_t___r_e_g__s" ],
    [ "PL230_CHNL_REQ_MASK_SET_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___r_e_q___m_a_s_k___s_e_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___r_e_q___m_a_s_k___s_e_t__u" ],
    [ "PL230_CHNL_SW_REQUEST_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___s_w___r_e_q_u_e_s_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___s_w___r_e_q_u_e_s_t___r_e_g__s" ],
    [ "PL230_CHNL_SW_REQUEST_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___s_w___r_e_q_u_e_s_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___s_w___r_e_q_u_e_s_t__u" ],
    [ "PL230_CHNL_USEBURST_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___c_l_r___r_e_g__s" ],
    [ "PL230_CHNL_USEBURST_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___c_l_r__u" ],
    [ "PL230_CHNL_USEBURST_SET_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___s_e_t___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___s_e_t___r_e_g__s" ],
    [ "PL230_CHNL_USEBURST_SET_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___s_e_t__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_h_n_l___u_s_e_b_u_r_s_t___s_e_t__u" ],
    [ "PL230_CTRL_BASE_PTR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___c_t_r_l___b_a_s_e___p_t_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___c_t_r_l___b_a_s_e___p_t_r___r_e_g__s" ],
    [ "PL230_CTRL_BASE_PTR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___c_t_r_l___b_a_s_e___p_t_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___c_t_r_l___b_a_s_e___p_t_r__u" ],
    [ "PL230_DMA_CFG_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___d_m_a___c_f_g___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___d_m_a___c_f_g___r_e_g__s" ],
    [ "PL230_DMA_CFG_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___d_m_a___c_f_g__u", "_p_l230___r_e_g_s_8h_union_p_l230___d_m_a___c_f_g__u" ],
    [ "PL230_DMA_STATUS_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___d_m_a___s_t_a_t_u_s___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___d_m_a___s_t_a_t_u_s___r_e_g__s" ],
    [ "PL230_DMA_STATUS_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___d_m_a___s_t_a_t_u_s__u", "_p_l230___r_e_g_s_8h_union_p_l230___d_m_a___s_t_a_t_u_s__u" ],
    [ "PL230_DMA_WAITONREQ_STATUS_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___d_m_a___w_a_i_t_o_n_r_e_q___s_t_a_t_u_s___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___d_m_a___w_a_i_t_o_n_r_e_q___s_t_a_t_u_s___r_e_g__s" ],
    [ "PL230_DMA_WAITONREQ_STATUS_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___d_m_a___w_a_i_t_o_n_r_e_q___s_t_a_t_u_s__u", "_p_l230___r_e_g_s_8h_union_p_l230___d_m_a___w_a_i_t_o_n_r_e_q___s_t_a_t_u_s__u" ],
    [ "PL230_ERR_CLR_REG_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___e_r_r___c_l_r___r_e_g__s", "_p_l230___r_e_g_s_8h_struct_p_l230___e_r_r___c_l_r___r_e_g__s" ],
    [ "PL230_ERR_CLR_u", "_p_l230___r_e_g_s_8h.html#union_p_l230___e_r_r___c_l_r__u", "_p_l230___r_e_g_s_8h_union_p_l230___e_r_r___c_l_r__u" ],
    [ "PL230_REGS_s", "_p_l230___r_e_g_s_8h.html#struct_p_l230___r_e_g_s__s", "_p_l230___r_e_g_s_8h_struct_p_l230___r_e_g_s__s" ],
    [ "RTC_A0_DAY_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a0___d_a_y___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a0___d_a_y___r_e_g__s" ],
    [ "RTC_A0_DAY_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a0___d_a_y__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a0___d_a_y__u" ],
    [ "RTC_A0_HOUR_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a0___h_o_u_r___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a0___h_o_u_r___r_e_g__s" ],
    [ "RTC_A0_HOUR_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a0___h_o_u_r__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a0___h_o_u_r__u" ],
    [ "RTC_A0_MIN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a0___m_i_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a0___m_i_n___r_e_g__s" ],
    [ "RTC_A0_MIN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a0___m_i_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a0___m_i_n__u" ],
    [ "RTC_A1_DAY_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a1___d_a_y___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a1___d_a_y___r_e_g__s" ],
    [ "RTC_A1_DAY_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a1___d_a_y__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a1___d_a_y__u" ],
    [ "RTC_A1_HOUR_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a1___h_o_u_r___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a1___h_o_u_r___r_e_g__s" ],
    [ "RTC_A1_HOUR_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a1___h_o_u_r__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a1___h_o_u_r__u" ],
    [ "RTC_A1_MIN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___a1___m_i_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___a1___m_i_n___r_e_g__s" ],
    [ "RTC_A1_MIN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___a1___m_i_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___a1___m_i_n__u" ],
    [ "RTC_BUS_CLK_FORCE_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___b_u_s___c_l_k___f_o_r_c_e___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___b_u_s___c_l_k___f_o_r_c_e___r_e_g__s" ],
    [ "RTC_BUS_CLK_FORCE_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___b_u_s___c_l_k___f_o_r_c_e__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___b_u_s___c_l_k___f_o_r_c_e__u" ],
    [ "RTC_CLK_CTRL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___c_l_k___c_t_r_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "RTC_CLK_CTRL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___c_l_k___c_t_r_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___c_l_k___c_t_r_l__u" ],
    [ "RTC_DEBUG_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___d_e_b_u_g___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___d_e_b_u_g___c_t_l___r_e_g__s" ],
    [ "RTC_DEBUG_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___d_e_b_u_g___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___d_e_b_u_g___c_t_l__u" ],
    [ "RTC_DESC_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___d_e_s_c___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___d_e_s_c___r_e_g__s" ],
    [ "RTC_DESC_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___d_e_s_c__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___d_e_s_c__u" ],
    [ "RTC_DOM_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___d_o_m___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___d_o_m___c_t_l___r_e_g__s" ],
    [ "RTC_DOM_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___d_o_m___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___d_o_m___c_t_l__u" ],
    [ "RTC_DOW_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___d_o_w___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___d_o_w___c_t_l___r_e_g__s" ],
    [ "RTC_DOW_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___d_o_w___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___d_o_w___c_t_l__u" ],
    [ "RTC_EVENT_EN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___e_v_e_n_t___e_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___e_v_e_n_t___e_n___r_e_g__s" ],
    [ "RTC_EVENT_EN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___e_v_e_n_t___e_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___e_v_e_n_t___e_n__u" ],
    [ "RTC_HR_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___h_r___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___h_r___c_t_l___r_e_g__s" ],
    [ "RTC_HR_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___h_r___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___h_r___c_t_l__u" ],
    [ "RTC_INTERVAL_INTR_SEL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_e_r_v_a_l___i_n_t_r___s_e_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_e_r_v_a_l___i_n_t_r___s_e_l___r_e_g__s" ],
    [ "RTC_INTERVAL_INTR_SEL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_e_r_v_a_l___i_n_t_r___s_e_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_e_r_v_a_l___i_n_t_r___s_e_l__u" ],
    [ "RTC_INTR_EN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_r___e_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_r___e_n___r_e_g__s" ],
    [ "RTC_INTR_EN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_r___e_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_r___e_n__u" ],
    [ "RTC_INTR_EVENT_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_r___e_v_e_n_t___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "RTC_INTR_EVENT_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_r___e_v_e_n_t__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_r___e_v_e_n_t__u" ],
    [ "RTC_INTR_NMI_EN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_r___n_m_i___e_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_r___n_m_i___e_n___r_e_g__s" ],
    [ "RTC_INTR_NMI_EN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_r___n_m_i___e_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_r___n_m_i___e_n__u" ],
    [ "RTC_INTR_STS_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_r___s_t_s___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "RTC_INTR_STS_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_r___s_t_s__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_r___s_t_s__u" ],
    [ "RTC_INTR_SW_SET_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___i_n_t_r___s_w___s_e_t___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "RTC_INTR_SW_SET_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___i_n_t_r___s_w___s_e_t__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___i_n_t_r___s_w___s_e_t__u" ],
    [ "RTC_MIN_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___m_i_n___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___m_i_n___c_t_l___r_e_g__s" ],
    [ "RTC_MIN_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___m_i_n___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___m_i_n___c_t_l__u" ],
    [ "RTC_MON_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___m_o_n___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___m_o_n___c_t_l___r_e_g__s" ],
    [ "RTC_MON_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___m_o_n___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___m_o_n___c_t_l__u" ],
    [ "RTC_PRD_INTR_SEL0_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___p_r_d___i_n_t_r___s_e_l0___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___p_r_d___i_n_t_r___s_e_l0___r_e_g__s" ],
    [ "RTC_PRD_INTR_SEL0_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___p_r_d___i_n_t_r___s_e_l0__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___p_r_d___i_n_t_r___s_e_l0__u" ],
    [ "RTC_PRD_INTR_SEL1_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___p_r_d___i_n_t_r___s_e_l1___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___p_r_d___i_n_t_r___s_e_l1___r_e_g__s" ],
    [ "RTC_PRD_INTR_SEL1_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___p_r_d___i_n_t_r___s_e_l1__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___p_r_d___i_n_t_r___s_e_l1__u" ],
    [ "RTC_PWR_EN_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___p_w_r___e_n___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___p_w_r___e_n___r_e_g__s" ],
    [ "RTC_PWR_EN_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___p_w_r___e_n__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___p_w_r___e_n__u" ],
    [ "RTC_REF_DATA_s", "rtc__structs_8h.html#struct_r_t_c___r_e_f___d_a_t_a__s", "rtc__structs_8h_struct_r_t_c___r_e_f___d_a_t_a__s" ],
    [ "RTC_REGS_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_e_g_s__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_e_g_s__s" ],
    [ "RTC_RST_CTRL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_s_t___c_t_r_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "RTC_RST_CTRL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___r_s_t___c_t_r_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___r_s_t___c_t_r_l__u" ],
    [ "RTC_RST_STS_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_s_t___s_t_s___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_s_t___s_t_s___r_e_g__s" ],
    [ "RTC_RST_STS_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___r_s_t___s_t_s__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___r_s_t___s_t_s__u" ],
    [ "RTC_RTC_CAL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_t_c___c_a_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_t_c___c_a_l___r_e_g__s" ],
    [ "RTC_RTC_CAL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___r_t_c___c_a_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___r_t_c___c_a_l__u" ],
    [ "RTC_RTC_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_t_c___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_t_c___c_t_l___r_e_g__s" ],
    [ "RTC_RTC_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___r_t_c___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___r_t_c___c_t_l__u" ],
    [ "RTC_RTC_TEMP_CMP_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___r_t_c___t_e_m_p___c_m_p___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___r_t_c___t_e_m_p___c_m_p___r_e_g__s" ],
    [ "RTC_RTC_TEMP_CMP_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___r_t_c___t_e_m_p___c_m_p__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___r_t_c___t_e_m_p___c_m_p__u" ],
    [ "RTC_SEC_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___s_e_c___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___s_e_c___c_t_l___r_e_g__s" ],
    [ "RTC_SEC_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___s_e_c___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___s_e_c___c_t_l__u" ],
    [ "RTC_YEAR_CTL_REG_s", "_r_t_c___r_e_g_s_8h.html#struct_r_t_c___y_e_a_r___c_t_l___r_e_g__s", "_r_t_c___r_e_g_s_8h_struct_r_t_c___y_e_a_r___c_t_l___r_e_g__s" ],
    [ "RTC_YEAR_CTL_u", "_r_t_c___r_e_g_s_8h.html#union_r_t_c___y_e_a_r___c_t_l__u", "_r_t_c___r_e_g_s_8h_union_r_t_c___y_e_a_r___c_t_l__u" ],
    [ "SCB_Type", "group___c_m_s_i_s___s_c_b.html#struct_s_c_b___type", "group___c_m_s_i_s___s_c_b_struct_s_c_b___type" ],
    [ "spi_cfg_t", "group___s_p_i___h_a_l.html#structspi__cfg__t", "group___s_p_i___h_a_l_structspi__cfg__t" ],
    [ "SPI_CLK_CTRL_REG_s", "group___s_p_i___c_l_k___c_t_r_l___r_e_g.html#struct_s_p_i___c_l_k___c_t_r_l___r_e_g__s", "group___s_p_i___c_l_k___c_t_r_l___r_e_g_struct_s_p_i___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "SPI_CLK_CTRL_u", "group___s_p_i___c_l_k___c_t_r_l___r_e_g.html#union_s_p_i___c_l_k___c_t_r_l__u", "group___s_p_i___c_l_k___c_t_r_l___r_e_g_union_s_p_i___c_l_k___c_t_r_l__u" ],
    [ "SPI_CLK_DIV_REG_s", "group___s_p_i___c_l_k___d_i_v___r_e_g.html#struct_s_p_i___c_l_k___d_i_v___r_e_g__s", "group___s_p_i___c_l_k___d_i_v___r_e_g_struct_s_p_i___c_l_k___d_i_v___r_e_g__s" ],
    [ "SPI_CLK_DIV_u", "group___s_p_i___c_l_k___d_i_v___r_e_g.html#union_s_p_i___c_l_k___d_i_v__u", "group___s_p_i___c_l_k___d_i_v___r_e_g_union_s_p_i___c_l_k___d_i_v__u" ],
    [ "SPI_CLKSEL_REG_s", "group___s_p_i___c_l_k_s_e_l___r_e_g.html#struct_s_p_i___c_l_k_s_e_l___r_e_g__s", "group___s_p_i___c_l_k_s_e_l___r_e_g_struct_s_p_i___c_l_k_s_e_l___r_e_g__s" ],
    [ "SPI_CLKSEL_u", "group___s_p_i___c_l_k_s_e_l___r_e_g.html#union_s_p_i___c_l_k_s_e_l__u", "group___s_p_i___c_l_k_s_e_l___r_e_g_union_s_p_i___c_l_k_s_e_l__u" ],
    [ "SPI_CMD_DATA_CTRL_REG_s", "group___s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g.html#struct_s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g__s", "group___s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g_struct_s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g__s" ],
    [ "SPI_CMD_DATA_CTRL_u", "group___s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g.html#union_s_p_i___c_m_d___d_a_t_a___c_t_r_l__u", "group___s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g_union_s_p_i___c_m_d___d_a_t_a___c_t_r_l__u" ],
    [ "SPI_CS_CTRL_REG_s", "group___s_p_i___c_s___c_t_r_l___r_e_g.html#struct_s_p_i___c_s___c_t_r_l___r_e_g__s", "group___s_p_i___c_s___c_t_r_l___r_e_g_struct_s_p_i___c_s___c_t_r_l___r_e_g__s" ],
    [ "SPI_CS_CTRL_u", "group___s_p_i___c_s___c_t_r_l___r_e_g.html#union_s_p_i___c_s___c_t_r_l__u", "group___s_p_i___c_s___c_t_r_l___r_e_g_union_s_p_i___c_s___c_t_r_l__u" ],
    [ "SPI_CS_SETUP_HOLD_CNT_REG_s", "group___s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g.html#struct_s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g__s", "group___s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g_struct_s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g__s" ],
    [ "SPI_CS_SETUP_HOLD_CNT_u", "group___s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g.html#union_s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t__u", "group___s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g_union_s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t__u" ],
    [ "SPI_DATAFRAME_CTRL_REG_s", "group___s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g.html#struct_s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g__s", "group___s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g_struct_s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g__s" ],
    [ "SPI_DATAFRAME_CTRL_u", "group___s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g.html#union_s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l__u", "group___s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g_union_s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l__u" ],
    [ "SPI_DBG_CTRL_REG_s", "group___s_p_i___d_b_g___c_t_r_l___r_e_g.html#struct_s_p_i___d_b_g___c_t_r_l___r_e_g__s", "group___s_p_i___d_b_g___c_t_r_l___r_e_g_struct_s_p_i___d_b_g___c_t_r_l___r_e_g__s" ],
    [ "SPI_DBG_CTRL_u", "group___s_p_i___d_b_g___c_t_r_l___r_e_g.html#union_s_p_i___d_b_g___c_t_r_l__u", "group___s_p_i___d_b_g___c_t_r_l___r_e_g_union_s_p_i___d_b_g___c_t_r_l__u" ],
    [ "SPI_DESC_REG_s", "group___s_p_i___d_e_s_c___r_e_g.html#struct_s_p_i___d_e_s_c___r_e_g__s", "group___s_p_i___d_e_s_c___r_e_g_struct_s_p_i___d_e_s_c___r_e_g__s" ],
    [ "SPI_DESC_u", "group___s_p_i___d_e_s_c___r_e_g.html#union_s_p_i___d_e_s_c__u", "group___s_p_i___d_e_s_c___r_e_g_union_s_p_i___d_e_s_c__u" ],
    [ "SPI_DSPI_CTRL_REG_s", "group___s_p_i___d_s_p_i___c_t_r_l___r_e_g.html#struct_s_p_i___d_s_p_i___c_t_r_l___r_e_g__s", "group___s_p_i___d_s_p_i___c_t_r_l___r_e_g_struct_s_p_i___d_s_p_i___c_t_r_l___r_e_g__s" ],
    [ "SPI_DSPI_CTRL_u", "group___s_p_i___d_s_p_i___c_t_r_l___r_e_g.html#union_s_p_i___d_s_p_i___c_t_r_l__u", "group___s_p_i___d_s_p_i___c_t_r_l___r_e_g_union_s_p_i___d_s_p_i___c_t_r_l__u" ],
    [ "SPI_INT_FIFO_LVL_SEL_REG_s", "group___s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g.html#struct_s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g__s", "group___s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g_struct_s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g__s" ],
    [ "SPI_INT_FIFO_LVL_SEL_u", "group___s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g.html#union_s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l__u", "group___s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g_union_s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l__u" ],
    [ "SPI_INTR_EN_REG_s", "group___s_p_i___i_n_t_r___e_n___r_e_g.html#struct_s_p_i___i_n_t_r___e_n___r_e_g__s", "group___s_p_i___i_n_t_r___e_n___r_e_g_struct_s_p_i___i_n_t_r___e_n___r_e_g__s" ],
    [ "SPI_INTR_EN_u", "group___s_p_i___i_n_t_r___e_n___r_e_g.html#union_s_p_i___i_n_t_r___e_n__u", "group___s_p_i___i_n_t_r___e_n___r_e_g_union_s_p_i___i_n_t_r___e_n__u" ],
    [ "SPI_INTR_EVENT_REG_s", "group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_s_p_i___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g_struct_s_p_i___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "SPI_INTR_EVENT_u", "group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g.html#union_s_p_i___i_n_t_r___e_v_e_n_t__u", "group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g_union_s_p_i___i_n_t_r___e_v_e_n_t__u" ],
    [ "SPI_INTR_NMI_REG_s", "group___s_p_i___i_n_t_r___n_m_i___r_e_g.html#struct_s_p_i___i_n_t_r___n_m_i___r_e_g__s", "group___s_p_i___i_n_t_r___n_m_i___r_e_g_struct_s_p_i___i_n_t_r___n_m_i___r_e_g__s" ],
    [ "SPI_INTR_NMI_u", "group___s_p_i___i_n_t_r___n_m_i___r_e_g.html#union_s_p_i___i_n_t_r___n_m_i__u", "group___s_p_i___i_n_t_r___n_m_i___r_e_g_union_s_p_i___i_n_t_r___n_m_i__u" ],
    [ "SPI_INTR_RX_DMA_EN_REG_s", "group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g.html#struct_s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g__s", "group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g_struct_s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g__s" ],
    [ "SPI_INTR_RX_DMA_EN_u", "group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g.html#union_s_p_i___i_n_t_r___r_x___d_m_a___e_n__u", "group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g_union_s_p_i___i_n_t_r___r_x___d_m_a___e_n__u" ],
    [ "SPI_INTR_STS_REG_s", "group___s_p_i___i_n_t_r___s_t_s___r_e_g.html#struct_s_p_i___i_n_t_r___s_t_s___r_e_g__s", "group___s_p_i___i_n_t_r___s_t_s___r_e_g_struct_s_p_i___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "SPI_INTR_STS_u", "group___s_p_i___i_n_t_r___s_t_s___r_e_g.html#union_s_p_i___i_n_t_r___s_t_s__u", "group___s_p_i___i_n_t_r___s_t_s___r_e_g_union_s_p_i___i_n_t_r___s_t_s__u" ],
    [ "SPI_INTR_SW_SET_REG_s", "group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_s_p_i___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g_struct_s_p_i___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "SPI_INTR_SW_SET_u", "group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g.html#union_s_p_i___i_n_t_r___s_w___s_e_t__u", "group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g_union_s_p_i___i_n_t_r___s_w___s_e_t__u" ],
    [ "SPI_INTR_TX_DMA_EN_REG_s", "group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g.html#struct_s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g__s", "group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g_struct_s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g__s" ],
    [ "SPI_INTR_TX_DMA_EN_u", "group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g.html#union_s_p_i___i_n_t_r___t_x___d_m_a___e_n__u", "group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g_union_s_p_i___i_n_t_r___t_x___d_m_a___e_n__u" ],
    [ "SPI_LOOPBACK_CTRL_REG_s", "group___s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g.html#struct_s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g__s", "group___s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g_struct_s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g__s" ],
    [ "SPI_LOOPBACK_CTRL_u", "group___s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g.html#union_s_p_i___l_o_o_p_b_a_c_k___c_t_r_l__u", "group___s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g_union_s_p_i___l_o_o_p_b_a_c_k___c_t_r_l__u" ],
    [ "SPI_MODE_CTRL_REG_s", "group___s_p_i___m_o_d_e___c_t_r_l___r_e_g.html#struct_s_p_i___m_o_d_e___c_t_r_l___r_e_g__s", "group___s_p_i___m_o_d_e___c_t_r_l___r_e_g_struct_s_p_i___m_o_d_e___c_t_r_l___r_e_g__s" ],
    [ "SPI_MODE_CTRL_u", "group___s_p_i___m_o_d_e___c_t_r_l___r_e_g.html#union_s_p_i___m_o_d_e___c_t_r_l__u", "group___s_p_i___m_o_d_e___c_t_r_l___r_e_g_union_s_p_i___m_o_d_e___c_t_r_l__u" ],
    [ "SPI_MOT_MOD_CNTRL_REG_s", "group___s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g.html#struct_s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g__s", "group___s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g_struct_s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g__s" ],
    [ "SPI_MOT_MOD_CNTRL_u", "group___s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g.html#union_s_p_i___m_o_t___m_o_d___c_n_t_r_l__u", "group___s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g_union_s_p_i___m_o_t___m_o_d___c_n_t_r_l__u" ],
    [ "SPI_PARITY_CTRL_REG_s", "group___s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g.html#struct_s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g__s", "group___s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g_struct_s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g__s" ],
    [ "SPI_PARITY_CTRL_u", "group___s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g.html#union_s_p_i___p_a_r_i_t_y___c_t_r_l__u", "group___s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g_union_s_p_i___p_a_r_i_t_y___c_t_r_l__u" ],
    [ "SPI_PWR_EN_REG_s", "group___s_p_i___p_w_r___e_n___r_e_g.html#struct_s_p_i___p_w_r___e_n___r_e_g__s", "group___s_p_i___p_w_r___e_n___r_e_g_struct_s_p_i___p_w_r___e_n___r_e_g__s" ],
    [ "SPI_PWR_EN_u", "group___s_p_i___p_w_r___e_n___r_e_g.html#union_s_p_i___p_w_r___e_n__u", "group___s_p_i___p_w_r___e_n___r_e_g_union_s_p_i___p_w_r___e_n__u" ],
    [ "SPI_QSPI_CTRL_REG_s", "group___s_p_i___q_s_p_i___c_t_r_l___r_e_g.html#struct_s_p_i___q_s_p_i___c_t_r_l___r_e_g__s", "group___s_p_i___q_s_p_i___c_t_r_l___r_e_g_struct_s_p_i___q_s_p_i___c_t_r_l___r_e_g__s" ],
    [ "SPI_QSPI_CTRL_u", "group___s_p_i___q_s_p_i___c_t_r_l___r_e_g.html#union_s_p_i___q_s_p_i___c_t_r_l__u", "group___s_p_i___q_s_p_i___c_t_r_l___r_e_g_union_s_p_i___q_s_p_i___c_t_r_l__u" ],
    [ "SPI_REGS_s", "group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s", "group___s_p_i___m_e_m_o_r_y___m_a_p_struct_s_p_i___r_e_g_s__s" ],
    [ "SPI_RST_CTRL_REG_s", "group___s_p_i___r_s_t___c_t_r_l___r_e_g.html#struct_s_p_i___r_s_t___c_t_r_l___r_e_g__s", "group___s_p_i___r_s_t___c_t_r_l___r_e_g_struct_s_p_i___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "SPI_RST_CTRL_u", "group___s_p_i___r_s_t___c_t_r_l___r_e_g.html#union_s_p_i___r_s_t___c_t_r_l__u", "group___s_p_i___r_s_t___c_t_r_l___r_e_g_union_s_p_i___r_s_t___c_t_r_l__u" ],
    [ "SPI_RST_STS_REG_s", "group___s_p_i___r_s_t___s_t_s___r_e_g.html#struct_s_p_i___r_s_t___s_t_s___r_e_g__s", "group___s_p_i___r_s_t___s_t_s___r_e_g_struct_s_p_i___r_s_t___s_t_s___r_e_g__s" ],
    [ "SPI_RST_STS_u", "group___s_p_i___r_s_t___s_t_s___r_e_g.html#union_s_p_i___r_s_t___s_t_s__u", "group___s_p_i___r_s_t___s_t_s___r_e_g_union_s_p_i___r_s_t___s_t_s__u" ],
    [ "SPI_RX_CTRL_REG_s", "group___s_p_i___r_x___c_t_r_l___r_e_g.html#struct_s_p_i___r_x___c_t_r_l___r_e_g__s", "group___s_p_i___r_x___c_t_r_l___r_e_g_struct_s_p_i___r_x___c_t_r_l___r_e_g__s" ],
    [ "SPI_RX_CTRL_u", "group___s_p_i___r_x___c_t_r_l___r_e_g.html#union_s_p_i___r_x___c_t_r_l__u", "group___s_p_i___r_x___c_t_r_l___r_e_g_union_s_p_i___r_x___c_t_r_l__u" ],
    [ "SPI_RX_FIFO_REG_s", "group___s_p_i___r_x___f_i_f_o___r_e_g.html#struct_s_p_i___r_x___f_i_f_o___r_e_g__s", "group___s_p_i___r_x___f_i_f_o___r_e_g_struct_s_p_i___r_x___f_i_f_o___r_e_g__s" ],
    [ "SPI_RX_FIFO_u", "group___s_p_i___r_x___f_i_f_o___r_e_g.html#union_s_p_i___r_x___f_i_f_o__u", "group___s_p_i___r_x___f_i_f_o___r_e_g_union_s_p_i___r_x___f_i_f_o__u" ],
    [ "SPI_SCLK_CTRL_REG_s", "group___s_p_i___s_c_l_k___c_t_r_l___r_e_g.html#struct_s_p_i___s_c_l_k___c_t_r_l___r_e_g__s", "group___s_p_i___s_c_l_k___c_t_r_l___r_e_g_struct_s_p_i___s_c_l_k___c_t_r_l___r_e_g__s" ],
    [ "SPI_SCLK_CTRL_u", "group___s_p_i___s_c_l_k___c_t_r_l___r_e_g.html#union_s_p_i___s_c_l_k___c_t_r_l__u", "group___s_p_i___s_c_l_k___c_t_r_l___r_e_g_union_s_p_i___s_c_l_k___c_t_r_l__u" ],
    [ "SPI_SPARE_CTRL_REG_s", "group___s_p_i___s_p_a_r_e___c_t_r_l___r_e_g.html#struct_s_p_i___s_p_a_r_e___c_t_r_l___r_e_g__s", "group___s_p_i___s_p_a_r_e___c_t_r_l___r_e_g_struct_s_p_i___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "SPI_SPARE_CTRL_u", "group___s_p_i___s_p_a_r_e___c_t_r_l___r_e_g.html#union_s_p_i___s_p_a_r_e___c_t_r_l__u", "group___s_p_i___s_p_a_r_e___c_t_r_l___r_e_g_union_s_p_i___s_p_a_r_e___c_t_r_l__u" ],
    [ "SPI_SPARE_STS_REG_s", "group___s_p_i___s_p_a_r_e___s_t_s___r_e_g.html#struct_s_p_i___s_p_a_r_e___s_t_s___r_e_g__s", "group___s_p_i___s_p_a_r_e___s_t_s___r_e_g_struct_s_p_i___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "SPI_SPARE_STS_u", "group___s_p_i___s_p_a_r_e___s_t_s___r_e_g.html#union_s_p_i___s_p_a_r_e___s_t_s__u", "group___s_p_i___s_p_a_r_e___s_t_s___r_e_g_union_s_p_i___s_p_a_r_e___s_t_s__u" ],
    [ "SPI_STS_REG_s", "group___s_p_i___s_t_s___r_e_g.html#struct_s_p_i___s_t_s___r_e_g__s", "group___s_p_i___s_t_s___r_e_g_struct_s_p_i___s_t_s___r_e_g__s" ],
    [ "SPI_STS_u", "group___s_p_i___s_t_s___r_e_g.html#union_s_p_i___s_t_s__u", "group___s_p_i___s_t_s___r_e_g_union_s_p_i___s_t_s__u" ],
    [ "SPI_TX_CTRL_REG_s", "group___s_p_i___t_x___c_t_r_l___r_e_g.html#struct_s_p_i___t_x___c_t_r_l___r_e_g__s", "group___s_p_i___t_x___c_t_r_l___r_e_g_struct_s_p_i___t_x___c_t_r_l___r_e_g__s" ],
    [ "SPI_TX_CTRL_u", "group___s_p_i___t_x___c_t_r_l___r_e_g.html#union_s_p_i___t_x___c_t_r_l__u", "group___s_p_i___t_x___c_t_r_l___r_e_g_union_s_p_i___t_x___c_t_r_l__u" ],
    [ "SPI_TX_FIFO_REG_s", "group___s_p_i___t_x___f_i_f_o___r_e_g.html#struct_s_p_i___t_x___f_i_f_o___r_e_g__s", "group___s_p_i___t_x___f_i_f_o___r_e_g_struct_s_p_i___t_x___f_i_f_o___r_e_g__s" ],
    [ "SPI_TX_FIFO_u", "group___s_p_i___t_x___f_i_f_o___r_e_g.html#union_s_p_i___t_x___f_i_f_o__u", "group___s_p_i___t_x___f_i_f_o___r_e_g_union_s_p_i___t_x___f_i_f_o__u" ],
    [ "SYSCTRL_REGS_s", "group___s_y_s_c_t_r_l___m_e_m_o_r_y___m_a_p.html#struct_s_y_s_c_t_r_l___r_e_g_s__s", "group___s_y_s_c_t_r_l___m_e_m_o_r_y___m_a_p_struct_s_y_s_c_t_r_l___r_e_g_s__s" ],
    [ "SysTick_Type", "group___c_m_s_i_s___sys_tick.html#struct_sys_tick___type", "group___c_m_s_i_s___sys_tick_struct_sys_tick___type" ],
    [ "timer_capture_channel_ctrl_t", "timer_8h.html#structtimer__capture__channel__ctrl__t", "timer_8h_structtimer__capture__channel__ctrl__t" ],
    [ "TIMER_CC0_CAPTURE_CTRL_REG_s", "group___t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC0_CAPTURE_CTRL_u", "group___t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c0___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_CC0_CC_PWM_CFG_REG_s", "group___t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g.html#struct_t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g__s", "group___t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g_struct_t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_CC0_CC_PWM_CFG_u", "group___t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g.html#union_t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g__u", "group___t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g___r_e_g_union_t_i_m_e_r___c_c0___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_CC0_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC0_CMN_CTRL_u", "group___t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c0___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c0___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC0_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC0_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c0___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_CC0_OUTPUT_CTL_REG_s", "group___t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g.html#struct_t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g__s", "group___t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g_struct_t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_CC0_OUTPUT_CTL_u", "group___t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g.html#union_t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l__u", "group___t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l___r_e_g_union_t_i_m_e_r___c_c0___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_CC0_SW_FORCE_REG_s", "group___t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g.html#struct_t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g__s", "group___t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g_struct_t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_CC0_SW_FORCE_u", "group___t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g.html#union_t_i_m_e_r___c_c0___s_w___f_o_r_c_e__u", "group___t_i_m_e_r___c_c0___s_w___f_o_r_c_e___r_e_g_union_t_i_m_e_r___c_c0___s_w___f_o_r_c_e__u" ],
    [ "TIMER_CC1_CAPTURE_CTRL_REG_s", "group___t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC1_CAPTURE_CTRL_u", "group___t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c1___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_CC1_CC_PWM_CFG_REG_s", "group___t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g.html#struct_t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g__s", "group___t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g_struct_t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_CC1_CC_PWM_CFG_u", "group___t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g.html#union_t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g__u", "group___t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g___r_e_g_union_t_i_m_e_r___c_c1___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_CC1_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC1_CMN_CTRL_u", "group___t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c1___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c1___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC1_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC1_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c1___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_CC1_OUTPUT_CTL_REG_s", "group___t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g.html#struct_t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g__s", "group___t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g_struct_t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_CC1_OUTPUT_CTL_u", "group___t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g.html#union_t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l__u", "group___t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l___r_e_g_union_t_i_m_e_r___c_c1___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_CC1_SW_FORCE_REG_s", "group___t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g.html#struct_t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g__s", "group___t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g_struct_t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_CC1_SW_FORCE_u", "group___t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g.html#union_t_i_m_e_r___c_c1___s_w___f_o_r_c_e__u", "group___t_i_m_e_r___c_c1___s_w___f_o_r_c_e___r_e_g_union_t_i_m_e_r___c_c1___s_w___f_o_r_c_e__u" ],
    [ "TIMER_CC2_CAPTURE_CTRL_REG_s", "group___t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC2_CAPTURE_CTRL_u", "group___t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c2___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_CC2_CC_PWM_CFG_REG_s", "group___t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g.html#struct_t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g__s", "group___t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g_struct_t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_CC2_CC_PWM_CFG_u", "group___t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g.html#union_t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g__u", "group___t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g___r_e_g_union_t_i_m_e_r___c_c2___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_CC2_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC2_CMN_CTRL_u", "group___t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c2___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c2___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC2_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC2_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c2___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_CC2_OUTPUT_CTL_REG_s", "group___t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g.html#struct_t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g__s", "group___t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g_struct_t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_CC2_OUTPUT_CTL_u", "group___t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g.html#union_t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l__u", "group___t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l___r_e_g_union_t_i_m_e_r___c_c2___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_CC2_SW_FORCE_REG_s", "group___t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g.html#struct_t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g__s", "group___t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g_struct_t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_CC2_SW_FORCE_u", "group___t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g.html#union_t_i_m_e_r___c_c2___s_w___f_o_r_c_e__u", "group___t_i_m_e_r___c_c2___s_w___f_o_r_c_e___r_e_g_union_t_i_m_e_r___c_c2___s_w___f_o_r_c_e__u" ],
    [ "TIMER_CC3_CAPTURE_CTRL_REG_s", "group___t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC3_CAPTURE_CTRL_u", "group___t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c3___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_CC3_CC_PWM_CFG_REG_s", "group___t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g.html#struct_t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g__s", "group___t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g_struct_t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_CC3_CC_PWM_CFG_u", "group___t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g.html#union_t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g__u", "group___t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g___r_e_g_union_t_i_m_e_r___c_c3___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_CC3_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC3_CMN_CTRL_u", "group___t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c3___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c3___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC3_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC3_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c3___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_CC3_OUTPUT_CTL_REG_s", "group___t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g.html#struct_t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g__s", "group___t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g_struct_t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_CC3_OUTPUT_CTL_u", "group___t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g.html#union_t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l__u", "group___t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l___r_e_g_union_t_i_m_e_r___c_c3___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_CC3_SW_FORCE_REG_s", "group___t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g.html#struct_t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g__s", "group___t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g_struct_t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_CC3_SW_FORCE_u", "group___t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g.html#union_t_i_m_e_r___c_c3___s_w___f_o_r_c_e__u", "group___t_i_m_e_r___c_c3___s_w___f_o_r_c_e___r_e_g_union_t_i_m_e_r___c_c3___s_w___f_o_r_c_e__u" ],
    [ "TIMER_CC4_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC4_CMN_CTRL_u", "group___t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c4___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c4___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c4___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC4_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC4_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c4___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_CC5_CMN_CTRL_REG_s", "group___t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC5_CMN_CTRL_u", "group___t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c5___c_m_n___c_t_r_l__u", "group___t_i_m_e_r___c_c5___c_m_n___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c5___c_m_n___c_t_r_l__u" ],
    [ "TIMER_CC5_COMPARE_CTRL_REG_s", "group___t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CC5_COMPARE_CTRL_u", "group___t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l__u", "group___t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l___r_e_g_union_t_i_m_e_r___c_c5___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "timer_clk_cfg_t", "timer_8h.html#structtimer__clk__cfg__t", "timer_8h_structtimer__clk__cfg__t" ],
    [ "TIMER_CLK_CONFIG_REG_s", "group___t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g.html#struct_t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g__s", "group___t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g_struct_t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g__s" ],
    [ "TIMER_CLK_CONFIG_u", "group___t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g.html#union_t_i_m_e_r___c_l_k___c_o_n_f_i_g__u", "group___t_i_m_e_r___c_l_k___c_o_n_f_i_g___r_e_g_union_t_i_m_e_r___c_l_k___c_o_n_f_i_g__u" ],
    [ "TIMER_CLK_CTRL_REG_s", "group___t_i_m_e_r___c_l_k___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___c_l_k___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___c_l_k___c_t_r_l___r_e_g_struct_t_i_m_e_r___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "TIMER_CLK_CTRL_u", "group___t_i_m_e_r___c_l_k___c_t_r_l___r_e_g.html#union_t_i_m_e_r___c_l_k___c_t_r_l__u", "group___t_i_m_e_r___c_l_k___c_t_r_l___r_e_g_union_t_i_m_e_r___c_l_k___c_t_r_l__u" ],
    [ "timer_ctr_cfg_t", "timer_8h.html#structtimer__ctr__cfg__t", "timer_8h_structtimer__ctr__cfg__t" ],
    [ "TIMER_CTR_CTL_REG_s", "group___t_i_m_e_r___c_t_r___c_t_l___r_e_g.html#struct_t_i_m_e_r___c_t_r___c_t_l___r_e_g__s", "group___t_i_m_e_r___c_t_r___c_t_l___r_e_g_struct_t_i_m_e_r___c_t_r___c_t_l___r_e_g__s" ],
    [ "TIMER_CTR_CTL_u", "group___t_i_m_e_r___c_t_r___c_t_l___r_e_g.html#union_t_i_m_e_r___c_t_r___c_t_l__u", "group___t_i_m_e_r___c_t_r___c_t_l___r_e_g_union_t_i_m_e_r___c_t_r___c_t_l__u" ],
    [ "TIMER_CTR_LOAD_VAL_REG_s", "group___t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g.html#struct_t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g__s", "group___t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g_struct_t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g__s" ],
    [ "TIMER_CTR_LOAD_VAL_u", "group___t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g.html#union_t_i_m_e_r___c_t_r___l_o_a_d___v_a_l__u", "group___t_i_m_e_r___c_t_r___l_o_a_d___v_a_l___r_e_g_union_t_i_m_e_r___c_t_r___l_o_a_d___v_a_l__u" ],
    [ "TIMER_CTR_PL_VAL_REG_s", "group___t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g.html#struct_t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g__s", "group___t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g_struct_t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g__s" ],
    [ "TIMER_CTR_PL_VAL_u", "group___t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g.html#union_t_i_m_e_r___c_t_r___p_l___v_a_l__u", "group___t_i_m_e_r___c_t_r___p_l___v_a_l___r_e_g_union_t_i_m_e_r___c_t_r___p_l___v_a_l__u" ],
    [ "TIMER_CTR_VAL_REG_s", "group___t_i_m_e_r___c_t_r___v_a_l___r_e_g.html#struct_t_i_m_e_r___c_t_r___v_a_l___r_e_g__s", "group___t_i_m_e_r___c_t_r___v_a_l___r_e_g_struct_t_i_m_e_r___c_t_r___v_a_l___r_e_g__s" ],
    [ "TIMER_CTR_VAL_u", "group___t_i_m_e_r___c_t_r___v_a_l___r_e_g.html#union_t_i_m_e_r___c_t_r___v_a_l__u", "group___t_i_m_e_r___c_t_r___v_a_l___r_e_g_union_t_i_m_e_r___c_t_r___v_a_l__u" ],
    [ "TIMER_DEADBAND_CFG_REG_s", "group___t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g.html#struct_t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g__s", "group___t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g_struct_t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g__s" ],
    [ "TIMER_DEADBAND_CFG_u", "group___t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g.html#union_t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g__u", "group___t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g___r_e_g_union_t_i_m_e_r___d_e_a_d_b_a_n_d___c_f_g__u" ],
    [ "TIMER_DEBUG_CTRL_REG_s", "group___t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g_struct_t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g__s" ],
    [ "TIMER_DEBUG_CTRL_u", "group___t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g.html#union_t_i_m_e_r___d_e_b_u_g___c_t_r_l__u", "group___t_i_m_e_r___d_e_b_u_g___c_t_r_l___r_e_g_union_t_i_m_e_r___d_e_b_u_g___c_t_r_l__u" ],
    [ "TIMER_DESC_REG_s", "group___t_i_m_e_r___d_e_s_c___r_e_g.html#struct_t_i_m_e_r___d_e_s_c___r_e_g__s", "group___t_i_m_e_r___d_e_s_c___r_e_g_struct_t_i_m_e_r___d_e_s_c___r_e_g__s" ],
    [ "TIMER_DESC_u", "group___t_i_m_e_r___d_e_s_c___r_e_g.html#union_t_i_m_e_r___d_e_s_c__u", "group___t_i_m_e_r___d_e_s_c___r_e_g_union_t_i_m_e_r___d_e_s_c__u" ],
    [ "TIMER_EVENT_CTRL_REG_s", "group___t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g_struct_t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g__s" ],
    [ "TIMER_EVENT_CTRL_u", "group___t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g.html#union_t_i_m_e_r___e_v_e_n_t___c_t_r_l__u", "group___t_i_m_e_r___e_v_e_n_t___c_t_r_l___r_e_g_union_t_i_m_e_r___e_v_e_n_t___c_t_r_l__u" ],
    [ "TIMER_EVENT_EN_0_0_REG_s", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g.html#struct_t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g__s", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g_struct_t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g__s" ],
    [ "TIMER_EVENT_EN_0_0_u", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g.html#union_t_i_m_e_r___e_v_e_n_t___e_n__0__0__u", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__0___r_e_g_union_t_i_m_e_r___e_v_e_n_t___e_n__0__0__u" ],
    [ "TIMER_EVENT_EN_0_1_REG_s", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g.html#struct_t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g__s", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g_struct_t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g__s" ],
    [ "TIMER_EVENT_EN_0_1_u", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g.html#union_t_i_m_e_r___e_v_e_n_t___e_n__0__1__u", "group___t_i_m_e_r___e_v_e_n_t___e_n__0__1___r_e_g_union_t_i_m_e_r___e_v_e_n_t___e_n__0__1__u" ],
    [ "TIMER_EVENT_EN_1_0_REG_s", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g.html#struct_t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g__s", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g_struct_t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g__s" ],
    [ "TIMER_EVENT_EN_1_0_u", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g.html#union_t_i_m_e_r___e_v_e_n_t___e_n__1__0__u", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__0___r_e_g_union_t_i_m_e_r___e_v_e_n_t___e_n__1__0__u" ],
    [ "TIMER_EVENT_EN_1_1_REG_s", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g.html#struct_t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g__s", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g_struct_t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g__s" ],
    [ "TIMER_EVENT_EN_1_1_u", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g.html#union_t_i_m_e_r___e_v_e_n_t___e_n__1__1__u", "group___t_i_m_e_r___e_v_e_n_t___e_n__1__1___r_e_g_union_t_i_m_e_r___e_v_e_n_t___e_n__1__1__u" ],
    [ "TIMER_FAULT_IN_CTL_REG_s", "group___t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g.html#struct_t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g__s", "group___t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g_struct_t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g__s" ],
    [ "TIMER_FAULT_IN_CTL_u", "group___t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g.html#union_t_i_m_e_r___f_a_u_l_t___i_n___c_t_l__u", "group___t_i_m_e_r___f_a_u_l_t___i_n___c_t_l___r_e_g_union_t_i_m_e_r___f_a_u_l_t___i_n___c_t_l__u" ],
    [ "TIMER_FAULT_SRC_CTL_REG_s", "group___t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g.html#struct_t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g__s", "group___t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g_struct_t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g__s" ],
    [ "TIMER_FAULT_SRC_CTL_u", "group___t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g.html#union_t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l__u", "group___t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l___r_e_g_union_t_i_m_e_r___f_a_u_l_t___s_r_c___c_t_l__u" ],
    [ "TIMER_INPUT_CC_0_REG_s", "group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g__s" ],
    [ "TIMER_INPUT_CC_0_u", "group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___c_c__0__u", "group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g_union_t_i_m_e_r___i_n_p_u_t___c_c__0__u" ],
    [ "TIMER_INPUT_CC_1_REG_s", "group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g__s" ],
    [ "TIMER_INPUT_CC_1_u", "group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___c_c__1__u", "group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g_union_t_i_m_e_r___i_n_p_u_t___c_c__1__u" ],
    [ "TIMER_INPUT_CC_2_REG_s", "group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g__s" ],
    [ "TIMER_INPUT_CC_2_u", "group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___c_c__2__u", "group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g_union_t_i_m_e_r___i_n_p_u_t___c_c__2__u" ],
    [ "TIMER_INPUT_CC_3_REG_s", "group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g__s" ],
    [ "TIMER_INPUT_CC_3_u", "group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___c_c__3__u", "group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g_union_t_i_m_e_r___i_n_p_u_t___c_c__3__u" ],
    [ "timer_input_chan_cfg_t", "timer_8h.html#structtimer__input__chan__cfg__t", "timer_8h_structtimer__input__chan__cfg__t" ],
    [ "TIMER_INPUT_FILTER_CC_0_REG_s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g__s" ],
    [ "TIMER_INPUT_FILTER_CC_0_u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0__u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g_union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0__u" ],
    [ "TIMER_INPUT_FILTER_CC_1_REG_s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g__s" ],
    [ "TIMER_INPUT_FILTER_CC_1_u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1__u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g_union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1__u" ],
    [ "TIMER_INPUT_FILTER_CC_2_REG_s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g__s" ],
    [ "TIMER_INPUT_FILTER_CC_2_u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2__u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g_union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2__u" ],
    [ "TIMER_INPUT_FILTER_CC_3_REG_s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g.html#struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g__s", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g_struct_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g__s" ],
    [ "TIMER_INPUT_FILTER_CC_3_u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g.html#union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3__u", "group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g_union_t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3__u" ],
    [ "TIMER_INTR_EN_0_REG_s", "group___t_i_m_e_r___i_n_t_r___e_n__0___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___e_n__0___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___e_n__0___r_e_g_struct_t_i_m_e_r___i_n_t_r___e_n__0___r_e_g__s" ],
    [ "TIMER_INTR_EN_0_u", "group___t_i_m_e_r___i_n_t_r___e_n__0___r_e_g.html#union_t_i_m_e_r___i_n_t_r___e_n__0__u", "group___t_i_m_e_r___i_n_t_r___e_n__0___r_e_g_union_t_i_m_e_r___i_n_t_r___e_n__0__u" ],
    [ "TIMER_INTR_EN_1_REG_s", "group___t_i_m_e_r___i_n_t_r___e_n__1___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___e_n__1___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___e_n__1___r_e_g_struct_t_i_m_e_r___i_n_t_r___e_n__1___r_e_g__s" ],
    [ "TIMER_INTR_EN_1_u", "group___t_i_m_e_r___i_n_t_r___e_n__1___r_e_g.html#union_t_i_m_e_r___i_n_t_r___e_n__1__u", "group___t_i_m_e_r___i_n_t_r___e_n__1___r_e_g_union_t_i_m_e_r___i_n_t_r___e_n__1__u" ],
    [ "TIMER_INTR_EVENT_REG_s", "group___t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g_struct_t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "TIMER_INTR_EVENT_u", "group___t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g.html#union_t_i_m_e_r___i_n_t_r___e_v_e_n_t__u", "group___t_i_m_e_r___i_n_t_r___e_v_e_n_t___r_e_g_union_t_i_m_e_r___i_n_t_r___e_v_e_n_t__u" ],
    [ "TIMER_INTR_NMI_EN_0_REG_s", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g_struct_t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g__s" ],
    [ "TIMER_INTR_NMI_EN_0_u", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g.html#union_t_i_m_e_r___i_n_t_r___n_m_i___e_n__0__u", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__0___r_e_g_union_t_i_m_e_r___i_n_t_r___n_m_i___e_n__0__u" ],
    [ "TIMER_INTR_NMI_EN_1_REG_s", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g_struct_t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g__s" ],
    [ "TIMER_INTR_NMI_EN_1_u", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g.html#union_t_i_m_e_r___i_n_t_r___n_m_i___e_n__1__u", "group___t_i_m_e_r___i_n_t_r___n_m_i___e_n__1___r_e_g_union_t_i_m_e_r___i_n_t_r___n_m_i___e_n__1__u" ],
    [ "TIMER_INTR_STS_REG_s", "group___t_i_m_e_r___i_n_t_r___s_t_s___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___s_t_s___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___s_t_s___r_e_g_struct_t_i_m_e_r___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "TIMER_INTR_STS_u", "group___t_i_m_e_r___i_n_t_r___s_t_s___r_e_g.html#union_t_i_m_e_r___i_n_t_r___s_t_s__u", "group___t_i_m_e_r___i_n_t_r___s_t_s___r_e_g_union_t_i_m_e_r___i_n_t_r___s_t_s__u" ],
    [ "TIMER_INTR_SW_SET_REG_s", "group___t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g_struct_t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "TIMER_INTR_SW_SET_u", "group___t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g.html#union_t_i_m_e_r___i_n_t_r___s_w___s_e_t__u", "group___t_i_m_e_r___i_n_t_r___s_w___s_e_t___r_e_g_union_t_i_m_e_r___i_n_t_r___s_w___s_e_t__u" ],
    [ "timer_output_chan_cfg_t", "timer_8h.html#structtimer__output__chan__cfg__t", "timer_8h_structtimer__output__chan__cfg__t" ],
    [ "timer_pwm_cfg_t", "timer_8h.html#structtimer__pwm__cfg__t", "timer_8h_structtimer__pwm__cfg__t" ],
    [ "timer_pwm_output_channel_action_cfg_t", "timer_8h.html#structtimer__pwm__output__channel__action__cfg__t", "timer_8h_structtimer__pwm__output__channel__action__cfg__t" ],
    [ "TIMER_PWR_EN_REG_s", "group___t_i_m_e_r___p_w_r___e_n___r_e_g.html#struct_t_i_m_e_r___p_w_r___e_n___r_e_g__s", "group___t_i_m_e_r___p_w_r___e_n___r_e_g_struct_t_i_m_e_r___p_w_r___e_n___r_e_g__s" ],
    [ "TIMER_PWR_EN_u", "group___t_i_m_e_r___p_w_r___e_n___r_e_g.html#union_t_i_m_e_r___p_w_r___e_n__u", "group___t_i_m_e_r___p_w_r___e_n___r_e_g_union_t_i_m_e_r___p_w_r___e_n__u" ],
    [ "TIMER_QEI_DIR_REG_s", "group___t_i_m_e_r___q_e_i___d_i_r___r_e_g.html#struct_t_i_m_e_r___q_e_i___d_i_r___r_e_g__s", "group___t_i_m_e_r___q_e_i___d_i_r___r_e_g_struct_t_i_m_e_r___q_e_i___d_i_r___r_e_g__s" ],
    [ "TIMER_QEI_DIR_u", "group___t_i_m_e_r___q_e_i___d_i_r___r_e_g.html#union_t_i_m_e_r___q_e_i___d_i_r__u", "group___t_i_m_e_r___q_e_i___d_i_r___r_e_g_union_t_i_m_e_r___q_e_i___d_i_r__u" ],
    [ "TIMER_RCTR_LOAD_VAL_REG_s", "group___t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g.html#struct_t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g__s", "group___t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g_struct_t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g__s" ],
    [ "TIMER_RCTR_LOAD_VAL_u", "group___t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g.html#union_t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l__u", "group___t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l___r_e_g_union_t_i_m_e_r___r_c_t_r___l_o_a_d___v_a_l__u" ],
    [ "TIMER_RCTR_VAL_REG_s", "group___t_i_m_e_r___r_c_t_r___v_a_l___r_e_g.html#struct_t_i_m_e_r___r_c_t_r___v_a_l___r_e_g__s", "group___t_i_m_e_r___r_c_t_r___v_a_l___r_e_g_struct_t_i_m_e_r___r_c_t_r___v_a_l___r_e_g__s" ],
    [ "TIMER_RCTR_VAL_u", "group___t_i_m_e_r___r_c_t_r___v_a_l___r_e_g.html#union_t_i_m_e_r___r_c_t_r___v_a_l__u", "group___t_i_m_e_r___r_c_t_r___v_a_l___r_e_g_union_t_i_m_e_r___r_c_t_r___v_a_l__u" ],
    [ "TIMER_REGS_s", "group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#struct_t_i_m_e_r___r_e_g_s__s", "group___t_i_m_e_r___m_e_m_o_r_y___m_a_p_struct_t_i_m_e_r___r_e_g_s__s" ],
    [ "TIMER_RST_CTRL_REG_s", "group___t_i_m_e_r___r_s_t___c_t_r_l___r_e_g.html#struct_t_i_m_e_r___r_s_t___c_t_r_l___r_e_g__s", "group___t_i_m_e_r___r_s_t___c_t_r_l___r_e_g_struct_t_i_m_e_r___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "TIMER_RST_CTRL_u", "group___t_i_m_e_r___r_s_t___c_t_r_l___r_e_g.html#union_t_i_m_e_r___r_s_t___c_t_r_l__u", "group___t_i_m_e_r___r_s_t___c_t_r_l___r_e_g_union_t_i_m_e_r___r_s_t___c_t_r_l__u" ],
    [ "TIMER_RST_STS_REG_s", "group___t_i_m_e_r___r_s_t___s_t_s___r_e_g.html#struct_t_i_m_e_r___r_s_t___s_t_s___r_e_g__s", "group___t_i_m_e_r___r_s_t___s_t_s___r_e_g_struct_t_i_m_e_r___r_s_t___s_t_s___r_e_g__s" ],
    [ "TIMER_RST_STS_u", "group___t_i_m_e_r___r_s_t___s_t_s___r_e_g.html#union_t_i_m_e_r___r_s_t___s_t_s__u", "group___t_i_m_e_r___r_s_t___s_t_s___r_e_g_union_t_i_m_e_r___r_s_t___s_t_s__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CAPTURE_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_a_p_t_u_r_e___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_c___p_w_m___c_f_g___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CC_PWM_CFG_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_c___p_w_m___c_f_g__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_m_n___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_m_n___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_m_n___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_COMPARE_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_o_m_p_a_r_e___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___o_u_t_p_u_t___c_t_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_OUTPUT_CTL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___o_u_t_p_u_t___c_t_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___s_w___f_o_r_c_e___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC0_SW_FORCE_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___s_w___f_o_r_c_e__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c0___s_w___f_o_r_c_e__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_a_p_t_u_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CAPTURE_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_a_p_t_u_r_e___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_a_p_t_u_r_e___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_c___p_w_m___c_f_g___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_c___p_w_m___c_f_g___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CC_PWM_CFG_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_c___p_w_m___c_f_g__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_c___p_w_m___c_f_g__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_m_n___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_m_n___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_m_n___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_m_n___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_o_m_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_COMPARE_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_o_m_p_a_r_e___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___c_o_m_p_a_r_e___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___o_u_t_p_u_t___c_t_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___o_u_t_p_u_t___c_t_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_OUTPUT_CTL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___o_u_t_p_u_t___c_t_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___o_u_t_p_u_t___c_t_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___s_w___f_o_r_c_e___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___s_w___f_o_r_c_e___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CC1_SW_FORCE_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___s_w___f_o_r_c_e__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_c1___s_w___f_o_r_c_e__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_o_n_f_i_g___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_o_n_f_i_g___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CLK_CONFIG_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_o_n_f_i_g__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_o_n_f_i_g__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CLK_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CLK_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_l_k___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_CTL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___c_t_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___c_t_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_CTL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___c_t_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___c_t_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___l_o_a_d___v_a_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___l_o_a_d___v_a_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_LOAD_VAL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___l_o_a_d___v_a_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___l_o_a_d___v_a_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_VAL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___v_a_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___v_a_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_CTR_VAL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___v_a_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___c_t_r___v_a_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_b_u_g___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_b_u_g___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_DEBUG_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_b_u_g___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_b_u_g___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_DESC_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_s_c___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_s_c___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_DESC_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_s_c__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___d_e_s_c__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_0_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__0__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_EVENT_EN_1_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___e_v_e_n_t___e_n__1__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___c_c__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_p_u_t___f_i_l_t_e_r___c_c__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EN_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EN_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EN_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EN_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_n__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EVENT_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_v_e_n_t___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_EVENT_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_v_e_n_t__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___e_v_e_n_t__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__0___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__0___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__0__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__0__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__1___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__1___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__1__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___n_m_i___e_n__1__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_STS_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_t_s___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_STS_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_t_s__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_t_s__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_w___s_e_t___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_w___s_e_t__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___i_n_t_r___s_w___s_e_t__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_PWR_EN_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___p_w_r___e_n___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___p_w_r___e_n___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_PWR_EN_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___p_w_r___e_n__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___p_w_r___e_n__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_REGS_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_RST_CTRL_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___c_t_r_l___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_RST_CTRL_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___c_t_r_l__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___c_t_r_l__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_RST_STS_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___s_t_s___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___s_t_s___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_RST_STS_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___s_t_s__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_s_t___s_t_s__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_TRIG_IN_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___i_n___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___i_n___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_TRIG_IN_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___i_n__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___i_n__u" ],
    [ "TIMER_TIMG_NUM_INPUT2_TRIG_OUT_REG_s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___o_u_t___r_e_g__s", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_struct_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___o_u_t___r_e_g__s" ],
    [ "TIMER_TIMG_NUM_INPUT2_TRIG_OUT_u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___o_u_t__u", "_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h_union_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___t_r_i_g___o_u_t__u" ],
    [ "TIMER_TRIG_IN_REG_s", "group___t_i_m_e_r___t_r_i_g___i_n___r_e_g.html#struct_t_i_m_e_r___t_r_i_g___i_n___r_e_g__s", "group___t_i_m_e_r___t_r_i_g___i_n___r_e_g_struct_t_i_m_e_r___t_r_i_g___i_n___r_e_g__s" ],
    [ "TIMER_TRIG_IN_u", "group___t_i_m_e_r___t_r_i_g___i_n___r_e_g.html#union_t_i_m_e_r___t_r_i_g___i_n__u", "group___t_i_m_e_r___t_r_i_g___i_n___r_e_g_union_t_i_m_e_r___t_r_i_g___i_n__u" ],
    [ "TIMER_TRIG_OUT_REG_s", "group___t_i_m_e_r___t_r_i_g___o_u_t___r_e_g.html#struct_t_i_m_e_r___t_r_i_g___o_u_t___r_e_g__s", "group___t_i_m_e_r___t_r_i_g___o_u_t___r_e_g_struct_t_i_m_e_r___t_r_i_g___o_u_t___r_e_g__s" ],
    [ "TIMER_TRIG_OUT_u", "group___t_i_m_e_r___t_r_i_g___o_u_t___r_e_g.html#union_t_i_m_e_r___t_r_i_g___o_u_t__u", "group___t_i_m_e_r___t_r_i_g___o_u_t___r_e_g_union_t_i_m_e_r___t_r_i_g___o_u_t__u" ],
    [ "UART_ADDR_REG_s", "group___u_a_r_t___a_d_d_r___r_e_g.html#struct_u_a_r_t___a_d_d_r___r_e_g__s", "group___u_a_r_t___a_d_d_r___r_e_g_struct_u_a_r_t___a_d_d_r___r_e_g__s" ],
    [ "UART_ADDR_u", "group___u_a_r_t___a_d_d_r___r_e_g.html#union_u_a_r_t___a_d_d_r__u", "group___u_a_r_t___a_d_d_r___r_e_g_union_u_a_r_t___a_d_d_r__u" ],
    [ "UART_ADDRMASK_REG_s", "group___u_a_r_t___a_d_d_r_m_a_s_k___r_e_g.html#struct_u_a_r_t___a_d_d_r_m_a_s_k___r_e_g__s", "group___u_a_r_t___a_d_d_r_m_a_s_k___r_e_g_struct_u_a_r_t___a_d_d_r_m_a_s_k___r_e_g__s" ],
    [ "UART_ADDRMASK_u", "group___u_a_r_t___a_d_d_r_m_a_s_k___r_e_g.html#union_u_a_r_t___a_d_d_r_m_a_s_k__u", "group___u_a_r_t___a_d_d_r_m_a_s_k___r_e_g_union_u_a_r_t___a_d_d_r_m_a_s_k__u" ],
    [ "UART_BRDDEN_REG_s", "group___u_a_r_t___b_r_d_d_e_n___r_e_g.html#struct_u_a_r_t___b_r_d_d_e_n___r_e_g__s", "group___u_a_r_t___b_r_d_d_e_n___r_e_g_struct_u_a_r_t___b_r_d_d_e_n___r_e_g__s" ],
    [ "UART_BRDDEN_u", "group___u_a_r_t___b_r_d_d_e_n___r_e_g.html#union_u_a_r_t___b_r_d_d_e_n__u", "group___u_a_r_t___b_r_d_d_e_n___r_e_g_union_u_a_r_t___b_r_d_d_e_n__u" ],
    [ "UART_BRDNUM_REG_s", "group___u_a_r_t___b_r_d_n_u_m___r_e_g.html#struct_u_a_r_t___b_r_d_n_u_m___r_e_g__s", "group___u_a_r_t___b_r_d_n_u_m___r_e_g_struct_u_a_r_t___b_r_d_n_u_m___r_e_g__s" ],
    [ "UART_BRDNUM_u", "group___u_a_r_t___b_r_d_n_u_m___r_e_g.html#union_u_a_r_t___b_r_d_n_u_m__u", "group___u_a_r_t___b_r_d_n_u_m___r_e_g_union_u_a_r_t___b_r_d_n_u_m__u" ],
    [ "UART_CFG_REG_s", "group___u_a_r_t___c_f_g___r_e_g.html#struct_u_a_r_t___c_f_g___r_e_g__s", "group___u_a_r_t___c_f_g___r_e_g_struct_u_a_r_t___c_f_g___r_e_g__s" ],
    [ "uart_cfg_s", "group___u_a_r_t___h_a_l.html#structuart__cfg__s", "group___u_a_r_t___h_a_l_structuart__cfg__s" ],
    [ "UART_CFG_u", "group___u_a_r_t___c_f_g___r_e_g.html#union_u_a_r_t___c_f_g__u", "group___u_a_r_t___c_f_g___r_e_g_union_u_a_r_t___c_f_g__u" ],
    [ "UART_CLK_CTRL_REG_s", "group___u_a_r_t___c_l_k___c_t_r_l___r_e_g.html#struct_u_a_r_t___c_l_k___c_t_r_l___r_e_g__s", "group___u_a_r_t___c_l_k___c_t_r_l___r_e_g_struct_u_a_r_t___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "UART_CLK_CTRL_u", "group___u_a_r_t___c_l_k___c_t_r_l___r_e_g.html#union_u_a_r_t___c_l_k___c_t_r_l__u", "group___u_a_r_t___c_l_k___c_t_r_l___r_e_g_union_u_a_r_t___c_l_k___c_t_r_l__u" ],
    [ "UART_CLK_DIV_REG_s", "group___u_a_r_t___c_l_k___d_i_v___r_e_g.html#struct_u_a_r_t___c_l_k___d_i_v___r_e_g__s", "group___u_a_r_t___c_l_k___d_i_v___r_e_g_struct_u_a_r_t___c_l_k___d_i_v___r_e_g__s" ],
    [ "UART_CLK_DIV_u", "group___u_a_r_t___c_l_k___d_i_v___r_e_g.html#union_u_a_r_t___c_l_k___d_i_v__u", "group___u_a_r_t___c_l_k___d_i_v___r_e_g_union_u_a_r_t___c_l_k___d_i_v__u" ],
    [ "UART_CLK_SEL_REG_s", "group___u_a_r_t___c_l_k___s_e_l___r_e_g.html#struct_u_a_r_t___c_l_k___s_e_l___r_e_g__s", "group___u_a_r_t___c_l_k___s_e_l___r_e_g_struct_u_a_r_t___c_l_k___s_e_l___r_e_g__s" ],
    [ "UART_CLK_SEL_u", "group___u_a_r_t___c_l_k___s_e_l___r_e_g.html#union_u_a_r_t___c_l_k___s_e_l__u", "group___u_a_r_t___c_l_k___s_e_l___r_e_g_union_u_a_r_t___c_l_k___s_e_l__u" ],
    [ "UART_CLKCFG_REG_s", "group___u_a_r_t___c_l_k_c_f_g___r_e_g.html#struct_u_a_r_t___c_l_k_c_f_g___r_e_g__s", "group___u_a_r_t___c_l_k_c_f_g___r_e_g_struct_u_a_r_t___c_l_k_c_f_g___r_e_g__s" ],
    [ "UART_CLKCFG_u", "group___u_a_r_t___c_l_k_c_f_g___r_e_g.html#union_u_a_r_t___c_l_k_c_f_g__u", "group___u_a_r_t___c_l_k_c_f_g___r_e_g_union_u_a_r_t___c_l_k_c_f_g__u" ],
    [ "UART_CTRL_REG_s", "group___u_a_r_t___c_t_r_l___r_e_g.html#struct_u_a_r_t___c_t_r_l___r_e_g__s", "group___u_a_r_t___c_t_r_l___r_e_g_struct_u_a_r_t___c_t_r_l___r_e_g__s" ],
    [ "UART_CTRL_u", "group___u_a_r_t___c_t_r_l___r_e_g.html#union_u_a_r_t___c_t_r_l__u", "group___u_a_r_t___c_t_r_l___r_e_g_union_u_a_r_t___c_t_r_l__u" ],
    [ "UART_DBG_CTRL_REG_s", "group___u_a_r_t___d_b_g___c_t_r_l___r_e_g.html#struct_u_a_r_t___d_b_g___c_t_r_l___r_e_g__s", "group___u_a_r_t___d_b_g___c_t_r_l___r_e_g_struct_u_a_r_t___d_b_g___c_t_r_l___r_e_g__s" ],
    [ "UART_DBG_CTRL_u", "group___u_a_r_t___d_b_g___c_t_r_l___r_e_g.html#union_u_a_r_t___d_b_g___c_t_r_l__u", "group___u_a_r_t___d_b_g___c_t_r_l___r_e_g_union_u_a_r_t___d_b_g___c_t_r_l__u" ],
    [ "UART_DESC_REG_s", "group___u_a_r_t___d_e_s_c___r_e_g.html#struct_u_a_r_t___d_e_s_c___r_e_g__s", "group___u_a_r_t___d_e_s_c___r_e_g_struct_u_a_r_t___d_e_s_c___r_e_g__s" ],
    [ "UART_DESC_u", "group___u_a_r_t___d_e_s_c___r_e_g.html#union_u_a_r_t___d_e_s_c__u", "group___u_a_r_t___d_e_s_c___r_e_g_union_u_a_r_t___d_e_s_c__u" ],
    [ "UART_DMA_RX_EVENT_EN0_REG_s", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g.html#struct_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g__s", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g_struct_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g__s" ],
    [ "UART_DMA_RX_EVENT_EN0_u", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g.html#union_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0__u", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0___r_e_g_union_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n0__u" ],
    [ "UART_DMA_RX_EVENT_EN1_REG_s", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g.html#struct_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g__s", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g_struct_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g__s" ],
    [ "UART_DMA_RX_EVENT_EN1_u", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g.html#union_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1__u", "group___u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1___r_e_g_union_u_a_r_t___d_m_a___r_x___e_v_e_n_t___e_n1__u" ],
    [ "UART_DMA_TX_EVENT_EN0_REG_s", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g.html#struct_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g__s", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g_struct_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g__s" ],
    [ "UART_DMA_TX_EVENT_EN0_u", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g.html#union_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0__u", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0___r_e_g_union_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n0__u" ],
    [ "UART_DMA_TX_EVENT_EN1_REG_s", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g.html#struct_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g__s", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g_struct_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g__s" ],
    [ "UART_DMA_TX_EVENT_EN1_u", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g.html#union_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1__u", "group___u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1___r_e_g_union_u_a_r_t___d_m_a___t_x___e_v_e_n_t___e_n1__u" ],
    [ "uart_fifo_cfg_s", "group___u_a_r_t___h_a_l.html#structuart__fifo__cfg__s", "group___u_a_r_t___h_a_l_structuart__fifo__cfg__s" ],
    [ "UART_FIFOLS_REG_s", "group___u_a_r_t___f_i_f_o_l_s___r_e_g.html#struct_u_a_r_t___f_i_f_o_l_s___r_e_g__s", "group___u_a_r_t___f_i_f_o_l_s___r_e_g_struct_u_a_r_t___f_i_f_o_l_s___r_e_g__s" ],
    [ "UART_FIFOLS_u", "group___u_a_r_t___f_i_f_o_l_s___r_e_g.html#union_u_a_r_t___f_i_f_o_l_s__u", "group___u_a_r_t___f_i_f_o_l_s___r_e_g_union_u_a_r_t___f_i_f_o_l_s__u" ],
    [ "UART_FIFOSTS_REG_s", "group___u_a_r_t___f_i_f_o_s_t_s___r_e_g.html#struct_u_a_r_t___f_i_f_o_s_t_s___r_e_g__s", "group___u_a_r_t___f_i_f_o_s_t_s___r_e_g_struct_u_a_r_t___f_i_f_o_s_t_s___r_e_g__s" ],
    [ "UART_FIFOSTS_u", "group___u_a_r_t___f_i_f_o_s_t_s___r_e_g.html#union_u_a_r_t___f_i_f_o_s_t_s__u", "group___u_a_r_t___f_i_f_o_s_t_s___r_e_g_union_u_a_r_t___f_i_f_o_s_t_s__u" ],
    [ "UART_FSM_STS_REG_s", "group___u_a_r_t___f_s_m___s_t_s___r_e_g.html#struct_u_a_r_t___f_s_m___s_t_s___r_e_g__s", "group___u_a_r_t___f_s_m___s_t_s___r_e_g_struct_u_a_r_t___f_s_m___s_t_s___r_e_g__s" ],
    [ "UART_FSM_STS_u", "group___u_a_r_t___f_s_m___s_t_s___r_e_g.html#union_u_a_r_t___f_s_m___s_t_s__u", "group___u_a_r_t___f_s_m___s_t_s___r_e_g_union_u_a_r_t___f_s_m___s_t_s__u" ],
    [ "UART_GFCTL_REG_s", "group___u_a_r_t___g_f_c_t_l___r_e_g.html#struct_u_a_r_t___g_f_c_t_l___r_e_g__s", "group___u_a_r_t___g_f_c_t_l___r_e_g_struct_u_a_r_t___g_f_c_t_l___r_e_g__s" ],
    [ "UART_GFCTL_u", "group___u_a_r_t___g_f_c_t_l___r_e_g.html#union_u_a_r_t___g_f_c_t_l__u", "group___u_a_r_t___g_f_c_t_l___r_e_g_union_u_a_r_t___g_f_c_t_l__u" ],
    [ "UART_INTR_EN0_REG_s", "group___u_a_r_t___i_n_t_r___e_n0___r_e_g.html#struct_u_a_r_t___i_n_t_r___e_n0___r_e_g__s", "group___u_a_r_t___i_n_t_r___e_n0___r_e_g_struct_u_a_r_t___i_n_t_r___e_n0___r_e_g__s" ],
    [ "UART_INTR_EN0_u", "group___u_a_r_t___i_n_t_r___e_n0___r_e_g.html#union_u_a_r_t___i_n_t_r___e_n0__u", "group___u_a_r_t___i_n_t_r___e_n0___r_e_g_union_u_a_r_t___i_n_t_r___e_n0__u" ],
    [ "UART_INTR_EN1_REG_s", "group___u_a_r_t___i_n_t_r___e_n1___r_e_g.html#struct_u_a_r_t___i_n_t_r___e_n1___r_e_g__s", "group___u_a_r_t___i_n_t_r___e_n1___r_e_g_struct_u_a_r_t___i_n_t_r___e_n1___r_e_g__s" ],
    [ "UART_INTR_EN1_u", "group___u_a_r_t___i_n_t_r___e_n1___r_e_g.html#union_u_a_r_t___i_n_t_r___e_n1__u", "group___u_a_r_t___i_n_t_r___e_n1___r_e_g_union_u_a_r_t___i_n_t_r___e_n1__u" ],
    [ "UART_INTR_EVENT_REG_s", "group___u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g.html#struct_u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g__s", "group___u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g_struct_u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "UART_INTR_EVENT_u", "group___u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g.html#union_u_a_r_t___i_n_t_r___e_v_e_n_t__u", "group___u_a_r_t___i_n_t_r___e_v_e_n_t___r_e_g_union_u_a_r_t___i_n_t_r___e_v_e_n_t__u" ],
    [ "UART_INTR_NMI_EN0_REG_s", "group___u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g.html#struct_u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g__s", "group___u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g_struct_u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g__s" ],
    [ "UART_INTR_NMI_EN0_u", "group___u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g.html#union_u_a_r_t___i_n_t_r___n_m_i___e_n0__u", "group___u_a_r_t___i_n_t_r___n_m_i___e_n0___r_e_g_union_u_a_r_t___i_n_t_r___n_m_i___e_n0__u" ],
    [ "UART_INTR_NMI_EN1_REG_s", "group___u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g.html#struct_u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g__s", "group___u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g_struct_u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g__s" ],
    [ "UART_INTR_NMI_EN1_u", "group___u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g.html#union_u_a_r_t___i_n_t_r___n_m_i___e_n1__u", "group___u_a_r_t___i_n_t_r___n_m_i___e_n1___r_e_g_union_u_a_r_t___i_n_t_r___n_m_i___e_n1__u" ],
    [ "UART_INTR_STS_REG_s", "group___u_a_r_t___i_n_t_r___s_t_s___r_e_g.html#struct_u_a_r_t___i_n_t_r___s_t_s___r_e_g__s", "group___u_a_r_t___i_n_t_r___s_t_s___r_e_g_struct_u_a_r_t___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "UART_INTR_STS_u", "group___u_a_r_t___i_n_t_r___s_t_s___r_e_g.html#union_u_a_r_t___i_n_t_r___s_t_s__u", "group___u_a_r_t___i_n_t_r___s_t_s___r_e_g_union_u_a_r_t___i_n_t_r___s_t_s__u" ],
    [ "UART_INTR_SW_SET_REG_s", "group___u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g.html#struct_u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g__s", "group___u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g_struct_u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "UART_INTR_SW_SET_u", "group___u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g.html#union_u_a_r_t___i_n_t_r___s_w___s_e_t__u", "group___u_a_r_t___i_n_t_r___s_w___s_e_t___r_e_g_union_u_a_r_t___i_n_t_r___s_w___s_e_t__u" ],
    [ "UART_PWR_EN_REG_s", "group___u_a_r_t___p_w_r___e_n___r_e_g.html#struct_u_a_r_t___p_w_r___e_n___r_e_g__s", "group___u_a_r_t___p_w_r___e_n___r_e_g_struct_u_a_r_t___p_w_r___e_n___r_e_g__s" ],
    [ "UART_PWR_EN_u", "group___u_a_r_t___p_w_r___e_n___r_e_g.html#union_u_a_r_t___p_w_r___e_n__u", "group___u_a_r_t___p_w_r___e_n___r_e_g_union_u_a_r_t___p_w_r___e_n__u" ],
    [ "UART_REGS_s", "group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#struct_u_a_r_t___r_e_g_s__s", "group___u_a_r_t___m_e_m_o_r_y___m_a_p_struct_u_a_r_t___r_e_g_s__s" ],
    [ "UART_RST_CTRL_REG_s", "group___u_a_r_t___r_s_t___c_t_r_l___r_e_g.html#struct_u_a_r_t___r_s_t___c_t_r_l___r_e_g__s", "group___u_a_r_t___r_s_t___c_t_r_l___r_e_g_struct_u_a_r_t___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "UART_RST_CTRL_u", "group___u_a_r_t___r_s_t___c_t_r_l___r_e_g.html#union_u_a_r_t___r_s_t___c_t_r_l__u", "group___u_a_r_t___r_s_t___c_t_r_l___r_e_g_union_u_a_r_t___r_s_t___c_t_r_l__u" ],
    [ "UART_RST_STS_REG_s", "group___u_a_r_t___r_s_t___s_t_s___r_e_g.html#struct_u_a_r_t___r_s_t___s_t_s___r_e_g__s", "group___u_a_r_t___r_s_t___s_t_s___r_e_g_struct_u_a_r_t___r_s_t___s_t_s___r_e_g__s" ],
    [ "UART_RST_STS_u", "group___u_a_r_t___r_s_t___s_t_s___r_e_g.html#union_u_a_r_t___r_s_t___s_t_s__u", "group___u_a_r_t___r_s_t___s_t_s___r_e_g_union_u_a_r_t___r_s_t___s_t_s__u" ],
    [ "UART_RXDATA_REG_s", "group___u_a_r_t___r_x_d_a_t_a___r_e_g.html#struct_u_a_r_t___r_x_d_a_t_a___r_e_g__s", "group___u_a_r_t___r_x_d_a_t_a___r_e_g_struct_u_a_r_t___r_x_d_a_t_a___r_e_g__s" ],
    [ "UART_RXDATA_u", "group___u_a_r_t___r_x_d_a_t_a___r_e_g.html#union_u_a_r_t___r_x_d_a_t_a__u", "group___u_a_r_t___r_x_d_a_t_a___r_e_g_union_u_a_r_t___r_x_d_a_t_a__u" ],
    [ "UART_STS_REG_s", "group___u_a_r_t___s_t_s___r_e_g.html#struct_u_a_r_t___s_t_s___r_e_g__s", "group___u_a_r_t___s_t_s___r_e_g_struct_u_a_r_t___s_t_s___r_e_g__s" ],
    [ "UART_STS_u", "group___u_a_r_t___s_t_s___r_e_g.html#union_u_a_r_t___s_t_s__u", "group___u_a_r_t___s_t_s___r_e_g_union_u_a_r_t___s_t_s__u" ],
    [ "UART_TXDATA_REG_s", "group___u_a_r_t___t_x_d_a_t_a___r_e_g.html#struct_u_a_r_t___t_x_d_a_t_a___r_e_g__s", "group___u_a_r_t___t_x_d_a_t_a___r_e_g_struct_u_a_r_t___t_x_d_a_t_a___r_e_g__s" ],
    [ "UART_TXDATA_u", "group___u_a_r_t___t_x_d_a_t_a___r_e_g.html#union_u_a_r_t___t_x_d_a_t_a__u", "group___u_a_r_t___t_x_d_a_t_a___r_e_g_union_u_a_r_t___t_x_d_a_t_a__u" ],
    [ "vref_cfg_s", "group___v_r_e_f___h_a_l.html#structvref__cfg__s", "group___v_r_e_f___h_a_l_structvref__cfg__s" ],
    [ "VREF_CLK_CTRL_REG_s", "group___v_r_e_f___c_l_k___c_t_r_l___r_e_g.html#struct_v_r_e_f___c_l_k___c_t_r_l___r_e_g__s", "group___v_r_e_f___c_l_k___c_t_r_l___r_e_g_struct_v_r_e_f___c_l_k___c_t_r_l___r_e_g__s" ],
    [ "VREF_CLK_CTRL_u", "group___v_r_e_f___c_l_k___c_t_r_l___r_e_g.html#union_v_r_e_f___c_l_k___c_t_r_l__u", "group___v_r_e_f___c_l_k___c_t_r_l___r_e_g_union_v_r_e_f___c_l_k___c_t_r_l__u" ],
    [ "VREF_CTRL_REG_s", "group___v_r_e_f___c_t_r_l___r_e_g.html#struct_v_r_e_f___c_t_r_l___r_e_g__s", "group___v_r_e_f___c_t_r_l___r_e_g_struct_v_r_e_f___c_t_r_l___r_e_g__s" ],
    [ "VREF_CTRL_u", "group___v_r_e_f___c_t_r_l___r_e_g.html#union_v_r_e_f___c_t_r_l__u", "group___v_r_e_f___c_t_r_l___r_e_g_union_v_r_e_f___c_t_r_l__u" ],
    [ "VREF_DESC_REG_s", "group___v_r_e_f___d_e_s_c___r_e_g.html#struct_v_r_e_f___d_e_s_c___r_e_g__s", "group___v_r_e_f___d_e_s_c___r_e_g_struct_v_r_e_f___d_e_s_c___r_e_g__s" ],
    [ "VREF_DESC_u", "group___v_r_e_f___d_e_s_c___r_e_g.html#union_v_r_e_f___d_e_s_c__u", "group___v_r_e_f___d_e_s_c___r_e_g_union_v_r_e_f___d_e_s_c__u" ],
    [ "VREF_PWR_EN_REG_s", "group___v_r_e_f___p_w_r___e_n___r_e_g.html#struct_v_r_e_f___p_w_r___e_n___r_e_g__s", "group___v_r_e_f___p_w_r___e_n___r_e_g_struct_v_r_e_f___p_w_r___e_n___r_e_g__s" ],
    [ "VREF_PWR_EN_u", "group___v_r_e_f___p_w_r___e_n___r_e_g.html#union_v_r_e_f___p_w_r___e_n__u", "group___v_r_e_f___p_w_r___e_n___r_e_g_union_v_r_e_f___p_w_r___e_n__u" ],
    [ "VREF_REGS_s", "group___v_r_e_f___m_e_m_o_r_y___m_a_p.html#struct_v_r_e_f___r_e_g_s__s", "group___v_r_e_f___m_e_m_o_r_y___m_a_p_struct_v_r_e_f___r_e_g_s__s" ],
    [ "VREF_RST_CTRL_REG_s", "group___v_r_e_f___r_s_t___c_t_r_l___r_e_g.html#struct_v_r_e_f___r_s_t___c_t_r_l___r_e_g__s", "group___v_r_e_f___r_s_t___c_t_r_l___r_e_g_struct_v_r_e_f___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "VREF_RST_CTRL_u", "group___v_r_e_f___r_s_t___c_t_r_l___r_e_g.html#union_v_r_e_f___r_s_t___c_t_r_l__u", "group___v_r_e_f___r_s_t___c_t_r_l___r_e_g_union_v_r_e_f___r_s_t___c_t_r_l__u" ],
    [ "VREF_RST_STS_REG_s", "group___v_r_e_f___r_s_t___s_t_s___r_e_g.html#struct_v_r_e_f___r_s_t___s_t_s___r_e_g__s", "group___v_r_e_f___r_s_t___s_t_s___r_e_g_struct_v_r_e_f___r_s_t___s_t_s___r_e_g__s" ],
    [ "VREF_RST_STS_u", "group___v_r_e_f___r_s_t___s_t_s___r_e_g.html#union_v_r_e_f___r_s_t___s_t_s__u", "group___v_r_e_f___r_s_t___s_t_s___r_e_g_union_v_r_e_f___r_s_t___s_t_s__u" ],
    [ "VREF_SH_CTRL_REG_s", "group___v_r_e_f___s_h___c_t_r_l___r_e_g.html#struct_v_r_e_f___s_h___c_t_r_l___r_e_g__s", "group___v_r_e_f___s_h___c_t_r_l___r_e_g_struct_v_r_e_f___s_h___c_t_r_l___r_e_g__s" ],
    [ "VREF_SH_CTRL_u", "group___v_r_e_f___s_h___c_t_r_l___r_e_g.html#union_v_r_e_f___s_h___c_t_r_l__u", "group___v_r_e_f___s_h___c_t_r_l___r_e_g_union_v_r_e_f___s_h___c_t_r_l__u" ],
    [ "VREF_SPARE_CTRL_REG_s", "group___v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g.html#struct_v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g__s", "group___v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g_struct_v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g__s" ],
    [ "VREF_SPARE_CTRL_u", "group___v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g.html#union_v_r_e_f___s_p_a_r_e___c_t_r_l__u", "group___v_r_e_f___s_p_a_r_e___c_t_r_l___r_e_g_union_v_r_e_f___s_p_a_r_e___c_t_r_l__u" ],
    [ "VREF_SPARE_STS_REG_s", "group___v_r_e_f___s_p_a_r_e___s_t_s___r_e_g.html#struct_v_r_e_f___s_p_a_r_e___s_t_s___r_e_g__s", "group___v_r_e_f___s_p_a_r_e___s_t_s___r_e_g_struct_v_r_e_f___s_p_a_r_e___s_t_s___r_e_g__s" ],
    [ "VREF_SPARE_STS_u", "group___v_r_e_f___s_p_a_r_e___s_t_s___r_e_g.html#union_v_r_e_f___s_p_a_r_e___s_t_s__u", "group___v_r_e_f___s_p_a_r_e___s_t_s___r_e_g_union_v_r_e_f___s_p_a_r_e___s_t_s__u" ],
    [ "VREF_STS_REG_s", "group___v_r_e_f___s_t_s___r_e_g.html#struct_v_r_e_f___s_t_s___r_e_g__s", "group___v_r_e_f___s_t_s___r_e_g_struct_v_r_e_f___s_t_s___r_e_g__s" ],
    [ "VREF_STS_u", "group___v_r_e_f___s_t_s___r_e_g.html#union_v_r_e_f___s_t_s__u", "group___v_r_e_f___s_t_s___r_e_g_union_v_r_e_f___s_t_s__u" ],
    [ "VULTAN_FLASH_ADDR_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___a_d_d_r___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___a_d_d_r___r_e_g__s" ],
    [ "VULTAN_FLASH_ADDR_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___a_d_d_r__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___a_d_d_r__u" ],
    [ "VULTAN_FLASH_CTRL_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___c_t_r_l___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___c_t_r_l___r_e_g__s" ],
    [ "VULTAN_FLASH_CTRL_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___c_t_r_l__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___c_t_r_l__u" ],
    [ "VULTAN_FLASH_DATA0_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a0___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a0___r_e_g__s" ],
    [ "VULTAN_FLASH_DATA0_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a0__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a0__u" ],
    [ "VULTAN_FLASH_DATA1_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a1___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a1___r_e_g__s" ],
    [ "VULTAN_FLASH_DATA1_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a1__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a1__u" ],
    [ "VULTAN_FLASH_DATA2_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a2___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a2___r_e_g__s" ],
    [ "VULTAN_FLASH_DATA2_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a2__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a2__u" ],
    [ "VULTAN_FLASH_DATA3_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a3___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a3___r_e_g__s" ],
    [ "VULTAN_FLASH_DATA3_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a3__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___d_a_t_a3__u" ],
    [ "VULTAN_FLASH_IRQ_ENABLE_CLR_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___c_l_r___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___c_l_r___r_e_g__s" ],
    [ "VULTAN_FLASH_IRQ_ENABLE_CLR_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___c_l_r__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___c_l_r__u" ],
    [ "VULTAN_FLASH_IRQ_ENABLE_SET_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___s_e_t___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___s_e_t___r_e_g__s" ],
    [ "VULTAN_FLASH_IRQ_ENABLE_SET_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___s_e_t__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___e_n_a_b_l_e___s_e_t__u" ],
    [ "VULTAN_FLASH_IRQ_MASKED_STATUS_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___m_a_s_k_e_d___s_t_a_t_u_s___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___m_a_s_k_e_d___s_t_a_t_u_s___r_e_g__s" ],
    [ "VULTAN_FLASH_IRQ_MASKED_STATUS_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___m_a_s_k_e_d___s_t_a_t_u_s__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___m_a_s_k_e_d___s_t_a_t_u_s__u" ],
    [ "VULTAN_FLASH_IRQ_STATUS_CLR_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___c_l_r___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___c_l_r___r_e_g__s" ],
    [ "VULTAN_FLASH_IRQ_STATUS_CLR_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___c_l_r__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___c_l_r__u" ],
    [ "VULTAN_FLASH_IRQ_STATUS_SET_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___s_e_t___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___s_e_t___r_e_g__s" ],
    [ "VULTAN_FLASH_IRQ_STATUS_SET_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___s_e_t__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___i_r_q___s_t_a_t_u_s___s_e_t__u" ],
    [ "VULTAN_FLASH_REGS_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s__s" ],
    [ "VULTAN_FLASH_STATUS_REG_s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#struct_v_u_l_t_a_n___f_l_a_s_h___s_t_a_t_u_s___r_e_g__s", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_struct_v_u_l_t_a_n___f_l_a_s_h___s_t_a_t_u_s___r_e_g__s" ],
    [ "VULTAN_FLASH_STATUS_u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h.html#union_v_u_l_t_a_n___f_l_a_s_h___s_t_a_t_u_s__u", "_v_u_l_t_a_n___f_l_a_s_h___r_e_g_s_8h_union_v_u_l_t_a_n___f_l_a_s_h___s_t_a_t_u_s__u" ],
    [ "WATCHDOG_DESC_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___d_e_s_c___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___d_e_s_c___r_e_g__s" ],
    [ "WATCHDOG_DESC_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___d_e_s_c__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___d_e_s_c__u" ],
    [ "WATCHDOG_EVENT_EN_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___e_v_e_n_t___e_n___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___e_v_e_n_t___e_n___r_e_g__s" ],
    [ "WATCHDOG_EVENT_EN_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___e_v_e_n_t___e_n__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___e_v_e_n_t___e_n__u" ],
    [ "WATCHDOG_HALT_MODE_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___h_a_l_t___m_o_d_e___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___h_a_l_t___m_o_d_e___r_e_g__s" ],
    [ "WATCHDOG_HALT_MODE_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___h_a_l_t___m_o_d_e__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___h_a_l_t___m_o_d_e__u" ],
    [ "WATCHDOG_INTR_EN_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___i_n_t_r___e_n___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___i_n_t_r___e_n___r_e_g__s" ],
    [ "WATCHDOG_INTR_EN_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___i_n_t_r___e_n__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___i_n_t_r___e_n__u" ],
    [ "WATCHDOG_INTR_EVENT_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___i_n_t_r___e_v_e_n_t___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___i_n_t_r___e_v_e_n_t___r_e_g__s" ],
    [ "WATCHDOG_INTR_EVENT_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___i_n_t_r___e_v_e_n_t__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___i_n_t_r___e_v_e_n_t__u" ],
    [ "WATCHDOG_INTR_NMI_EN_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___i_n_t_r___n_m_i___e_n___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___i_n_t_r___n_m_i___e_n___r_e_g__s" ],
    [ "WATCHDOG_INTR_NMI_EN_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___i_n_t_r___n_m_i___e_n__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___i_n_t_r___n_m_i___e_n__u" ],
    [ "WATCHDOG_INTR_STS_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___i_n_t_r___s_t_s___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___i_n_t_r___s_t_s___r_e_g__s" ],
    [ "WATCHDOG_INTR_STS_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___i_n_t_r___s_t_s__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___i_n_t_r___s_t_s__u" ],
    [ "WATCHDOG_INTR_SW_SET_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___i_n_t_r___s_w___s_e_t___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___i_n_t_r___s_w___s_e_t___r_e_g__s" ],
    [ "WATCHDOG_INTR_SW_SET_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___i_n_t_r___s_w___s_e_t__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___i_n_t_r___s_w___s_e_t__u" ],
    [ "WATCHDOG_PWR_EN_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___p_w_r___e_n___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___p_w_r___e_n___r_e_g__s" ],
    [ "WATCHDOG_PWR_EN_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___p_w_r___e_n__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___p_w_r___e_n__u" ],
    [ "WATCHDOG_REGS_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___r_e_g_s__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___r_e_g_s__s" ],
    [ "WATCHDOG_RST_CTRL_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___r_s_t___c_t_r_l___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___r_s_t___c_t_r_l___r_e_g__s" ],
    [ "WATCHDOG_RST_CTRL_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___r_s_t___c_t_r_l__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___r_s_t___c_t_r_l__u" ],
    [ "WATCHDOG_RST_STS_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___r_s_t___s_t_s___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___r_s_t___s_t_s___r_e_g__s" ],
    [ "WATCHDOG_RST_STS_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___r_s_t___s_t_s__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___r_s_t___s_t_s__u" ],
    [ "WATCHDOG_WWDT_CTL0_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l0___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l0___r_e_g__s" ],
    [ "WATCHDOG_WWDT_CTL0_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l0__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l0__u" ],
    [ "WATCHDOG_WWDT_CTL1_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l1___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l1___r_e_g__s" ],
    [ "WATCHDOG_WWDT_CTL1_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l1__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___w_w_d_t___c_t_l1__u" ],
    [ "WATCHDOG_WWDT_EN_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___w_w_d_t___e_n___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___w_w_d_t___e_n___r_e_g__s" ],
    [ "WATCHDOG_WWDT_EN_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___w_w_d_t___e_n__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___w_w_d_t___e_n__u" ],
    [ "WATCHDOG_WWDT_RESTART_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___w_w_d_t___r_e_s_t_a_r_t___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___w_w_d_t___r_e_s_t_a_r_t___r_e_g__s" ],
    [ "WATCHDOG_WWDT_RESTART_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___w_w_d_t___r_e_s_t_a_r_t__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___w_w_d_t___r_e_s_t_a_r_t__u" ],
    [ "WATCHDOG_WWDT_STS_REG_s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#struct_w_a_t_c_h_d_o_g___w_w_d_t___s_t_s___r_e_g__s", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_struct_w_a_t_c_h_d_o_g___w_w_d_t___s_t_s___r_e_g__s" ],
    [ "WATCHDOG_WWDT_STS_u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#union_w_a_t_c_h_d_o_g___w_w_d_t___s_t_s__u", "_w_a_t_c_h_d_o_g___r_e_g_s_8h_union_w_a_t_c_h_d_o_g___w_w_d_t___s_t_s__u" ],
    [ "xPSR_Type", "group___c_m_s_i_s___c_o_r_e.html#unionx_p_s_r___type", "group___c_m_s_i_s___c_o_r_e_unionx_p_s_r___type" ],
    [ "xPSR_Type.b", "group___c_m_s_i_s___c_o_r_e.html#structx_p_s_r___type_8b", "group___c_m_s_i_s___c_o_r_e_structx_p_s_r___type_8b" ]
];