Microsemi Libero Software
Version: 11.9.5.5
Release: v11.9 SP5

Info: The design
      C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.adb
      was last modified by software version 11.9.5.5.
Opened an existing Libero design
C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.adb.
'BA_NAME' set to 'MAIN_TOP_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Warning: File
         C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP_ba\
         .sdf
         already exists.
         Do you want to replace the file? [YES]
While analyzing gated clock network, ambiguities have been found on gates
address_encoder_0/state_RNISNSU1[0]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Back-annotated to the file(s):
   .\MAIN_TOP_ba.sdf
   .\MAIN_TOP_ba.v

The Back-Annotate command succeeded ( 00:00:01 )
Warning: The following files already exist:
         
         C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:16 )
Warning: Overwriting the existing file:
         C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pd\
         b.
Wrote to the file:
C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
CHECKSUM: A203

The Generate programming file command succeeded ( 00:00:17 )
Design saved to file
C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.adb.
Wrote pin report to file:
C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP_report_pin_\
byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file:
C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP_report_pin_\
bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

