<stg><name>Self_attention_Pipeline_l_j_back1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_back1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_back1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %sub_ln89_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln89

]]></Node>
<StgValue><ssdm name="sub_ln89_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %j_back1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc59.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc59.i:0 %j_back1_1 = load i4 %j_back1

]]></Node>
<StgValue><ssdm name="j_back1_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc59.i:1 %icmp_ln86 = icmp_eq  i4 %j_back1_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc59.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc59.i:3 %add_ln86 = add i4 %j_back1_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc59.i:4 %br_ln86 = br i1 %icmp_ln86, void %for.inc59.i.split, void %for.inc75.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc59.i.split:0 %zext_ln86 = zext i4 %j_back1_1

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59.i.split:7 %v28_addr = getelementptr i32 %v28, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="v28_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
for.inc59.i.split:8 %v38 = load i4 %v28_addr

]]></Node>
<StgValue><ssdm name="v38"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59.i.split:10 %store_ln86 = store i4 %add_ln86, i4 %j_back1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc75.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
for.inc59.i.split:1 %zext_ln89 = zext i4 %j_back1_1

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc59.i.split:2 %add_ln89 = add i8 %sub_ln89_read, i8 %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
for.inc59.i.split:3 %zext_ln89_1 = zext i8 %add_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59.i.split:4 %v88_addr = getelementptr i32 %v88, i64 0, i64 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="v88_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc59.i.split:5 %specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln87"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59.i.split:6 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
for.inc59.i.split:8 %v38 = load i4 %v28_addr

]]></Node>
<StgValue><ssdm name="v38"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc59.i.split:9 %store_ln89 = store i32 %v38, i8 %v88_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc59.i.split:11 %br_ln86 = br void %for.inc59.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="sub_ln89" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln89"/></StgValue>
</port>
<port id="38" name="v88" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v88"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="v28" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="j_back1" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i8" to="sub_ln89_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="sub_ln89" to="sub_ln89_read" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="store_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="j_back1" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="48" from="j_back1" to="j_back1_1" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="j_back1_1" to="icmp_ln86" fromId="9" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln86" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="58" from="j_back1_1" to="add_ln86" fromId="9" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln86" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="icmp_ln86" to="br_ln86" fromId="10" toId="13">
</dataflow>
<dataflow id="62" from="j_back1_1" to="zext_ln86" fromId="9" toId="14">
</dataflow>
<dataflow id="63" from="v28" to="v28_addr" fromId="39" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_64" to="v28_addr" fromId="64" toId="15">
</dataflow>
<dataflow id="66" from="zext_ln86" to="v28_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="v28_addr" to="v38" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="add_ln86" to="store_ln86" fromId="12" toId="17">
</dataflow>
<dataflow id="69" from="j_back1" to="store_ln86" fromId="5" toId="17">
</dataflow>
<dataflow id="70" from="j_back1_1" to="zext_ln89" fromId="9" toId="18">
</dataflow>
<dataflow id="71" from="sub_ln89_read" to="add_ln89" fromId="6" toId="19">
</dataflow>
<dataflow id="72" from="zext_ln89" to="add_ln89" fromId="18" toId="19">
</dataflow>
<dataflow id="73" from="add_ln89" to="zext_ln89_1" fromId="19" toId="20">
</dataflow>
<dataflow id="74" from="v88" to="v88_addr" fromId="38" toId="21">
</dataflow>
<dataflow id="75" from="StgValue_64" to="v88_addr" fromId="64" toId="21">
</dataflow>
<dataflow id="76" from="zext_ln89_1" to="v88_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecPipeline" to="specpipeline_ln87" fromId="77" toId="22">
</dataflow>
<dataflow id="79" from="StgValue_40" to="specpipeline_ln87" fromId="40" toId="22">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln87" fromId="80" toId="22">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specpipeline_ln87" fromId="80" toId="22">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specpipeline_ln87" fromId="80" toId="22">
</dataflow>
<dataflow id="85" from="empty_35" to="specpipeline_ln87" fromId="84" toId="22">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopName" to="specloopname_ln86" fromId="86" toId="23">
</dataflow>
<dataflow id="89" from="empty_3" to="specloopname_ln86" fromId="88" toId="23">
</dataflow>
<dataflow id="90" from="v28_addr" to="v38" fromId="15" toId="24">
</dataflow>
<dataflow id="91" from="v38" to="store_ln89" fromId="24" toId="25">
</dataflow>
<dataflow id="92" from="v88_addr" to="store_ln89" fromId="21" toId="25">
</dataflow>
<dataflow id="93" from="icmp_ln86" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
