// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Sat Sep 27 20:13:55 2025
// Host        : wang running 64-bit Ubuntu 24.04.2 LTS
// Command     : write_verilog -force post_route.v
// Design      : z1top
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ADDER
   (out,
    Q,
    S,
    mem_reg_3_3,
    mem_reg_3_3_0,
    \pc_register_q_reg[16] ,
    \pc_register_q_reg[20] ,
    \pc_register_q_reg[24] ,
    \pc_register_q_reg[28] ,
    \pc_register_q_reg[31] );
  output [30:0]out;
  input [29:0]Q;
  input [3:0]S;
  input [3:0]mem_reg_3_3;
  input [3:0]mem_reg_3_3_0;
  input [3:0]\pc_register_q_reg[16] ;
  input [3:0]\pc_register_q_reg[20] ;
  input [3:0]\pc_register_q_reg[24] ;
  input [3:0]\pc_register_q_reg[28] ;
  input [2:0]\pc_register_q_reg[31] ;

  wire \<const0> ;
  wire [29:0]Q;
  wire [3:0]S;
  wire bios_ena_i_8_n_1;
  wire mem_reg_0_0_i_35_n_1;
  wire mem_reg_0_0_i_37_n_1;
  wire mem_reg_0_0_i_39_n_1;
  wire mem_reg_0_0_i_41_n_1;
  wire [3:0]mem_reg_3_3;
  wire [3:0]mem_reg_3_3_0;
  wire [30:0]out;
  wire [3:0]\pc_register_q_reg[16] ;
  wire [3:0]\pc_register_q_reg[20] ;
  wire \pc_register_q_reg[20]_i_2_n_1 ;
  wire [3:0]\pc_register_q_reg[24] ;
  wire \pc_register_q_reg[24]_i_2_n_1 ;
  wire [3:0]\pc_register_q_reg[28] ;
  wire [2:0]\pc_register_q_reg[31] ;
  wire [3:0]NLW_bios_ena_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_35_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_37_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_39_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_41_CO_UNCONNECTED;
  wire [3:0]\NLW_pc_register_q_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_register_q_reg[24]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bios_ena_i_6
       (.CI(bios_ena_i_8_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,Q[29:28]}),
        .O(out[30:28]),
        .S({\<const0> ,\pc_register_q_reg[31] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bios_ena_i_8
       (.CI(\pc_register_q_reg[24]_i_2_n_1 ),
        .CO({bios_ena_i_8_n_1,NLW_bios_ena_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[27:24]),
        .O(out[27:24]),
        .S(\pc_register_q_reg[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_35
       (.CI(mem_reg_0_0_i_37_n_1),
        .CO({mem_reg_0_0_i_35_n_1,NLW_mem_reg_0_0_i_35_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[15:12]),
        .O(out[15:12]),
        .S(\pc_register_q_reg[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_37
       (.CI(mem_reg_0_0_i_39_n_1),
        .CO({mem_reg_0_0_i_37_n_1,NLW_mem_reg_0_0_i_37_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[11:8]),
        .O(out[11:8]),
        .S(mem_reg_3_3_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_39
       (.CI(mem_reg_0_0_i_41_n_1),
        .CO({mem_reg_0_0_i_39_n_1,NLW_mem_reg_0_0_i_39_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[7:4]),
        .O(out[7:4]),
        .S(mem_reg_3_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_41
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_41_n_1,NLW_mem_reg_0_0_i_41_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[3:0]),
        .O(out[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_register_q_reg[20]_i_2 
       (.CI(mem_reg_0_0_i_35_n_1),
        .CO({\pc_register_q_reg[20]_i_2_n_1 ,\NLW_pc_register_q_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[19:16]),
        .O(out[19:16]),
        .S(\pc_register_q_reg[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_register_q_reg[24]_i_2 
       (.CI(\pc_register_q_reg[20]_i_2_n_1 ),
        .CO({\pc_register_q_reg[24]_i_2_n_1 ,\NLW_pc_register_q_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[23:20]),
        .O(out[23:20]),
        .S(\pc_register_q_reg[24] ));
endmodule

(* ORIG_REF_NAME = "ADDER" *) 
module ADDER_2
   (out,
    Q);
  output [28:0]out;
  input [29:0]Q;

  wire \<const0> ;
  wire [29:0]Q;
  wire bios_ena_i_7_n_1;
  wire mem_reg_0_0_i_32_n_1;
  wire mem_reg_0_0_i_36_n_1;
  wire mem_reg_0_0_i_38_n_1;
  wire mem_reg_0_0_i_40_n_1;
  wire [28:0]out;
  wire \pc_register_q_reg[22]_i_2_n_1 ;
  wire \pc_register_q_reg[26]_i_2_n_1 ;
  wire [3:0]NLW_bios_ena_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_32_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_36_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_38_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_40_CO_UNCONNECTED;
  wire [3:0]\NLW_pc_register_q_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_register_q_reg[26]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bios_ena_i_5
       (.CI(bios_ena_i_7_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(out[28]),
        .S({\<const0> ,\<const0> ,\<const0> ,Q[29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bios_ena_i_7
       (.CI(\pc_register_q_reg[26]_i_2_n_1 ),
        .CO({bios_ena_i_7_n_1,NLW_bios_ena_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[28:25]),
        .O(out[27:24]),
        .S(Q[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_32
       (.CI(mem_reg_0_0_i_36_n_1),
        .CO({mem_reg_0_0_i_32_n_1,NLW_mem_reg_0_0_i_32_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[16:13]),
        .O(out[15:12]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_36
       (.CI(mem_reg_0_0_i_38_n_1),
        .CO({mem_reg_0_0_i_36_n_1,NLW_mem_reg_0_0_i_36_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[12:9]),
        .O(out[11:8]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_38
       (.CI(mem_reg_0_0_i_40_n_1),
        .CO({mem_reg_0_0_i_38_n_1,NLW_mem_reg_0_0_i_38_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[8:5]),
        .O(out[7:4]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_40
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_40_n_1,NLW_mem_reg_0_0_i_40_CO_UNCONNECTED[2:0]}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(out[3:0]),
        .S(Q[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_register_q_reg[22]_i_2 
       (.CI(mem_reg_0_0_i_32_n_1),
        .CO({\pc_register_q_reg[22]_i_2_n_1 ,\NLW_pc_register_q_reg[22]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[20:17]),
        .O(out[19:16]),
        .S(Q[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_register_q_reg[26]_i_2 
       (.CI(\pc_register_q_reg[22]_i_2_n_1 ),
        .CO({\pc_register_q_reg[26]_i_2_n_1 ,\NLW_pc_register_q_reg[26]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[24:21]),
        .O(out[23:20]),
        .S(Q[24:21]));
endmodule

(* ORIG_REF_NAME = "ADDER" *) 
module ADDER_3
   (out,
    Q);
  output [28:0]out;
  input [29:0]Q;

  wire \<const0> ;
  wire [29:0]Q;
  wire \mem_reg[1][10]_i_2_n_1 ;
  wire \mem_reg[1][14]_i_2_n_1 ;
  wire \mem_reg[1][18]_i_2_n_1 ;
  wire \mem_reg[1][22]_i_2_n_1 ;
  wire \mem_reg[1][26]_i_2_n_1 ;
  wire \mem_reg[1][30]_i_2_n_1 ;
  wire \mem_reg[1][6]_i_2_n_1 ;
  wire [28:0]out;
  wire [3:0]\NLW_mem_reg[1][10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][18]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][26]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][30]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][6]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][10]_i_2 
       (.CI(\mem_reg[1][6]_i_2_n_1 ),
        .CO({\mem_reg[1][10]_i_2_n_1 ,\NLW_mem_reg[1][10]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[8:5]),
        .O(out[7:4]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][14]_i_2 
       (.CI(\mem_reg[1][10]_i_2_n_1 ),
        .CO({\mem_reg[1][14]_i_2_n_1 ,\NLW_mem_reg[1][14]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[12:9]),
        .O(out[11:8]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][18]_i_2 
       (.CI(\mem_reg[1][14]_i_2_n_1 ),
        .CO({\mem_reg[1][18]_i_2_n_1 ,\NLW_mem_reg[1][18]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[16:13]),
        .O(out[15:12]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][22]_i_2 
       (.CI(\mem_reg[1][18]_i_2_n_1 ),
        .CO({\mem_reg[1][22]_i_2_n_1 ,\NLW_mem_reg[1][22]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[20:17]),
        .O(out[19:16]),
        .S(Q[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][26]_i_2 
       (.CI(\mem_reg[1][22]_i_2_n_1 ),
        .CO({\mem_reg[1][26]_i_2_n_1 ,\NLW_mem_reg[1][26]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[24:21]),
        .O(out[23:20]),
        .S(Q[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][30]_i_2 
       (.CI(\mem_reg[1][26]_i_2_n_1 ),
        .CO({\mem_reg[1][30]_i_2_n_1 ,\NLW_mem_reg[1][30]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[28:25]),
        .O(out[27:24]),
        .S(Q[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][31]_i_7 
       (.CI(\mem_reg[1][30]_i_2_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(out[28]),
        .S({\<const0> ,\<const0> ,\<const0> ,Q[29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][6]_i_2 
       (.CI(\<const0> ),
        .CO({\mem_reg[1][6]_i_2_n_1 ,\NLW_mem_reg[1][6]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(out[3:0]),
        .S(Q[4:1]));
endmodule

module EIGHT_INPUT_MUX
   (D,
    pc_mux_in3,
    pc_mux_sel,
    Q,
    out,
    \pc_register_q_reg[31] ,
    addra);
  output [31:0]D;
  input [23:0]pc_mux_in3;
  input [1:0]pc_mux_sel;
  input [2:0]Q;
  input [30:0]out;
  input [28:0]\pc_register_q_reg[31] ;
  input [7:0]addra;

  wire [31:0]D;
  wire [2:0]Q;
  wire [7:0]addra;
  wire [30:0]out;
  wire [23:0]pc_mux_in3;
  wire [1:0]pc_mux_sel;
  wire [28:0]\pc_register_q_reg[31] ;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    bios_ena_i_1
       (.I0(pc_mux_in3[23]),
        .I1(\pc_register_q_reg[31] [28]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[30]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    bios_ena_i_2
       (.I0(pc_mux_in3[20]),
        .I1(\pc_register_q_reg[31] [25]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[27]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    bios_ena_i_3
       (.I0(pc_mux_in3[22]),
        .I1(\pc_register_q_reg[31] [27]),
        .I2(pc_mux_sel[1]),
        .I3(out[29]),
        .I4(pc_mux_sel[0]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    bios_ena_i_4
       (.I0(pc_mux_in3[21]),
        .I1(\pc_register_q_reg[31] [26]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[28]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_15
       (.I0(addra[7]),
        .I1(\pc_register_q_reg[31] [12]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[14]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_16
       (.I0(addra[6]),
        .I1(\pc_register_q_reg[31] [11]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[13]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_17
       (.I0(addra[5]),
        .I1(\pc_register_q_reg[31] [10]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[12]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_18
       (.I0(addra[4]),
        .I1(\pc_register_q_reg[31] [9]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[11]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_19
       (.I0(addra[3]),
        .I1(\pc_register_q_reg[31] [8]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[10]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_20
       (.I0(addra[2]),
        .I1(\pc_register_q_reg[31] [7]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[9]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_21
       (.I0(addra[1]),
        .I1(\pc_register_q_reg[31] [6]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_22
       (.I0(addra[0]),
        .I1(\pc_register_q_reg[31] [5]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[7]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_23
       (.I0(pc_mux_in3[7]),
        .I1(\pc_register_q_reg[31] [4]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[6]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_24
       (.I0(pc_mux_in3[6]),
        .I1(\pc_register_q_reg[31] [3]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[5]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_25
       (.I0(pc_mux_in3[5]),
        .I1(\pc_register_q_reg[31] [2]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_26
       (.I0(pc_mux_in3[4]),
        .I1(\pc_register_q_reg[31] [1]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mem_reg_0_0_i_27
       (.I0(pc_mux_in3[3]),
        .I1(\pc_register_q_reg[31] [0]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAF30A030)) 
    mem_reg_0_0_i_28
       (.I0(pc_mux_in3[2]),
        .I1(Q[2]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBC80)) 
    \pc_register_q[0]_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(pc_mux_sel[1]),
        .I2(pc_mux_sel[0]),
        .I3(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[16]_i_1 
       (.I0(pc_mux_in3[8]),
        .I1(\pc_register_q_reg[31] [13]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[15]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[17]_i_1 
       (.I0(pc_mux_in3[9]),
        .I1(\pc_register_q_reg[31] [14]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[16]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[18]_i_1 
       (.I0(pc_mux_in3[10]),
        .I1(\pc_register_q_reg[31] [15]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[17]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[19]_i_1 
       (.I0(pc_mux_in3[11]),
        .I1(\pc_register_q_reg[31] [16]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[18]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[1]_i_1 
       (.I0(pc_mux_in3[1]),
        .I1(Q[1]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[20]_i_1 
       (.I0(pc_mux_in3[12]),
        .I1(\pc_register_q_reg[31] [17]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[19]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[21]_i_1 
       (.I0(pc_mux_in3[13]),
        .I1(\pc_register_q_reg[31] [18]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[20]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[22]_i_1 
       (.I0(pc_mux_in3[14]),
        .I1(\pc_register_q_reg[31] [19]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[21]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[23]_i_1 
       (.I0(pc_mux_in3[15]),
        .I1(\pc_register_q_reg[31] [20]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[22]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[24]_i_1 
       (.I0(pc_mux_in3[16]),
        .I1(\pc_register_q_reg[31] [21]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[23]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[25]_i_1 
       (.I0(pc_mux_in3[17]),
        .I1(\pc_register_q_reg[31] [22]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[24]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[26]_i_1 
       (.I0(pc_mux_in3[18]),
        .I1(\pc_register_q_reg[31] [23]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[25]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pc_register_q[27]_i_1 
       (.I0(pc_mux_in3[19]),
        .I1(\pc_register_q_reg[31] [24]),
        .I2(pc_mux_sel[1]),
        .I3(pc_mux_sel[0]),
        .I4(out[26]),
        .O(D[27]));
endmodule

module FOUR_INPUT_MUX
   (a_mux_out,
    Q,
    ldx_out,
    rs1_mux2_out,
    a_mux_sel);
  output [31:0]a_mux_out;
  input [31:0]Q;
  input [31:0]ldx_out;
  input [31:0]rs1_mux2_out;
  input [1:0]a_mux_sel;

  wire [31:0]Q;
  wire [31:0]a_mux_out;
  wire [1:0]a_mux_sel;
  wire [31:0]ldx_out;
  wire [31:0]rs1_mux2_out;

  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    \alu_register_q[17]_i_7 
       (.I0(Q[17]),
        .I1(ldx_out[17]),
        .I2(rs1_mux2_out[17]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[17]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    \alu_register_q[1]_i_8 
       (.I0(Q[1]),
        .I1(ldx_out[1]),
        .I2(rs1_mux2_out[1]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[1]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    \alu_register_q[23]_i_8 
       (.I0(Q[23]),
        .I1(ldx_out[23]),
        .I2(rs1_mux2_out[23]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[23]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    \alu_register_q[24]_i_12 
       (.I0(Q[24]),
        .I1(ldx_out[24]),
        .I2(rs1_mux2_out[24]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[24]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    \alu_register_q[31]_i_16 
       (.I0(Q[16]),
        .I1(ldx_out[16]),
        .I2(rs1_mux2_out[16]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[16]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_100
       (.I0(Q[19]),
        .I1(ldx_out[19]),
        .I2(rs1_mux2_out[19]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[19]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_103
       (.I0(Q[20]),
        .I1(ldx_out[20]),
        .I2(rs1_mux2_out[20]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[20]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_104
       (.I0(Q[29]),
        .I1(ldx_out[29]),
        .I2(rs1_mux2_out[29]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[29]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_105
       (.I0(Q[30]),
        .I1(ldx_out[30]),
        .I2(rs1_mux2_out[30]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[30]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_106
       (.I0(Q[27]),
        .I1(ldx_out[27]),
        .I2(rs1_mux2_out[27]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[27]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_107
       (.I0(Q[28]),
        .I1(ldx_out[28]),
        .I2(rs1_mux2_out[28]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[28]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_119
       (.I0(Q[26]),
        .I1(ldx_out[26]),
        .I2(rs1_mux2_out[26]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[26]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_122
       (.I0(Q[13]),
        .I1(ldx_out[13]),
        .I2(rs1_mux2_out[13]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[13]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_130
       (.I0(Q[25]),
        .I1(ldx_out[25]),
        .I2(rs1_mux2_out[25]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[25]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_137
       (.I0(Q[12]),
        .I1(ldx_out[12]),
        .I2(rs1_mux2_out[12]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[12]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_142
       (.I0(Q[31]),
        .I1(ldx_out[31]),
        .I2(rs1_mux2_out[31]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[31]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_148
       (.I0(Q[11]),
        .I1(ldx_out[11]),
        .I2(rs1_mux2_out[11]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[11]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_160
       (.I0(Q[10]),
        .I1(ldx_out[10]),
        .I2(rs1_mux2_out[10]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[10]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_167
       (.I0(Q[9]),
        .I1(ldx_out[9]),
        .I2(rs1_mux2_out[9]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[9]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_170
       (.I0(Q[0]),
        .I1(ldx_out[0]),
        .I2(rs1_mux2_out[0]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[0]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_176
       (.I0(Q[8]),
        .I1(ldx_out[8]),
        .I2(rs1_mux2_out[8]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[8]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_182
       (.I0(Q[7]),
        .I1(ldx_out[7]),
        .I2(rs1_mux2_out[7]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[7]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_189
       (.I0(Q[6]),
        .I1(ldx_out[6]),
        .I2(rs1_mux2_out[6]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[6]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_195
       (.I0(Q[5]),
        .I1(ldx_out[5]),
        .I2(rs1_mux2_out[5]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[5]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_204
       (.I0(Q[3]),
        .I1(ldx_out[3]),
        .I2(rs1_mux2_out[3]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[3]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_213
       (.I0(Q[2]),
        .I1(ldx_out[2]),
        .I2(rs1_mux2_out[2]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[2]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_220
       (.I0(Q[15]),
        .I1(ldx_out[15]),
        .I2(rs1_mux2_out[15]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[15]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_236
       (.I0(Q[14]),
        .I1(ldx_out[14]),
        .I2(rs1_mux2_out[14]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[14]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_247
       (.I0(Q[18]),
        .I1(ldx_out[18]),
        .I2(rs1_mux2_out[18]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[18]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_258
       (.I0(Q[4]),
        .I1(ldx_out[4]),
        .I2(rs1_mux2_out[4]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[4]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_98
       (.I0(Q[21]),
        .I1(ldx_out[21]),
        .I2(rs1_mux2_out[21]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[21]));
  LUT5 #(
    .INIT(32'h00CCAAF0)) 
    mem_reg_0_0_i_99
       (.I0(Q[22]),
        .I1(ldx_out[22]),
        .I2(rs1_mux2_out[22]),
        .I3(a_mux_sel[0]),
        .I4(a_mux_sel[1]),
        .O(a_mux_out[22]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_0
   (addr_mux_out,
    dout,
    bios_doutb,
    Q,
    \ldx_out_reg[0]_i_6_0 ,
    \ldx_out_reg[7]_i_4_0 ,
    \ldx_out_reg[1]_i_6_0 ,
    addr_mux_sel,
    \ldx_out_reg[7]_i_3 ,
    \ldx_out_reg[6]_i_3 ,
    \ldx_out_reg[5]_i_3 ,
    \ldx_out_reg[4]_i_3 ,
    \ldx_out_reg[3]_i_3 ,
    \ldx_out_reg[2]_i_3 ,
    \ldx_out_reg[7]_i_4_1 ,
    cycle_counter_reg,
    instruction_counter_reg);
  output [31:0]addr_mux_out;
  input [31:0]dout;
  input [31:0]bios_doutb;
  input [7:0]Q;
  input \ldx_out_reg[0]_i_6_0 ;
  input \ldx_out_reg[7]_i_4_0 ;
  input \ldx_out_reg[1]_i_6_0 ;
  input [1:0]addr_mux_sel;
  input \ldx_out_reg[7]_i_3 ;
  input \ldx_out_reg[6]_i_3 ;
  input \ldx_out_reg[5]_i_3 ;
  input \ldx_out_reg[4]_i_3 ;
  input \ldx_out_reg[3]_i_3 ;
  input \ldx_out_reg[2]_i_3 ;
  input \ldx_out_reg[7]_i_4_1 ;
  input [23:0]cycle_counter_reg;
  input [23:0]instruction_counter_reg;

  wire [7:0]Q;
  wire [31:0]addr_mux_out;
  wire [1:0]addr_mux_sel;
  wire [31:0]bios_doutb;
  wire [23:0]cycle_counter_reg;
  wire [31:0]dout;
  wire [23:0]instruction_counter_reg;
  wire \ldx_out_reg[0]_i_5_n_1 ;
  wire \ldx_out_reg[0]_i_6_0 ;
  wire \ldx_out_reg[0]_i_7_n_1 ;
  wire \ldx_out_reg[0]_i_8_n_1 ;
  wire \ldx_out_reg[10]_i_5_n_1 ;
  wire \ldx_out_reg[11]_i_5_n_1 ;
  wire \ldx_out_reg[12]_i_5_n_1 ;
  wire \ldx_out_reg[13]_i_5_n_1 ;
  wire \ldx_out_reg[14]_i_8_n_1 ;
  wire \ldx_out_reg[15]_i_10_n_1 ;
  wire \ldx_out_reg[15]_i_13_n_1 ;
  wire \ldx_out_reg[15]_i_8_n_1 ;
  wire \ldx_out_reg[15]_i_9_n_1 ;
  wire \ldx_out_reg[1]_i_5_n_1 ;
  wire \ldx_out_reg[1]_i_6_0 ;
  wire \ldx_out_reg[1]_i_7_n_1 ;
  wire \ldx_out_reg[1]_i_8_n_1 ;
  wire \ldx_out_reg[2]_i_3 ;
  wire \ldx_out_reg[2]_i_5_n_1 ;
  wire \ldx_out_reg[2]_i_7_n_1 ;
  wire \ldx_out_reg[3]_i_3 ;
  wire \ldx_out_reg[3]_i_5_n_1 ;
  wire \ldx_out_reg[3]_i_7_n_1 ;
  wire \ldx_out_reg[4]_i_3 ;
  wire \ldx_out_reg[4]_i_5_n_1 ;
  wire \ldx_out_reg[4]_i_7_n_1 ;
  wire \ldx_out_reg[5]_i_3 ;
  wire \ldx_out_reg[5]_i_5_n_1 ;
  wire \ldx_out_reg[5]_i_7_n_1 ;
  wire \ldx_out_reg[6]_i_3 ;
  wire \ldx_out_reg[6]_i_5_n_1 ;
  wire \ldx_out_reg[6]_i_7_n_1 ;
  wire \ldx_out_reg[7]_i_3 ;
  wire \ldx_out_reg[7]_i_4_0 ;
  wire \ldx_out_reg[7]_i_4_1 ;
  wire \ldx_out_reg[7]_i_5_n_1 ;
  wire \ldx_out_reg[7]_i_6_n_1 ;
  wire \ldx_out_reg[8]_i_5_n_1 ;
  wire \ldx_out_reg[9]_i_5_n_1 ;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[0]_i_2 
       (.I0(dout[8]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[8]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[0]_i_5_n_1 ),
        .O(addr_mux_out[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[0]_i_4 
       (.I0(dout[16]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[16]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[0]_i_7_n_1 ),
        .O(addr_mux_out[16]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[0]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[0]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[0]_i_6 
       (.I0(dout[0]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[0]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[0]_i_8_n_1 ),
        .O(addr_mux_out[0]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[0]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[8]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[8]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[0]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ldx_out_reg[0]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\ldx_out_reg[0]_i_6_0 ),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[0]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[10]_i_3 
       (.I0(dout[26]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[26]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[10]_i_5_n_1 ),
        .O(addr_mux_out[26]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[10]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[18]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[18]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[10]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[11]_i_3 
       (.I0(dout[27]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[27]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[11]_i_5_n_1 ),
        .O(addr_mux_out[27]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[11]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[19]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[19]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[12]_i_3 
       (.I0(dout[28]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[28]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[12]_i_5_n_1 ),
        .O(addr_mux_out[28]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[12]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[20]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[20]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[12]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[13]_i_3 
       (.I0(dout[29]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[29]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[13]_i_5_n_1 ),
        .O(addr_mux_out[29]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[13]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[21]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[21]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[13]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[14]_i_4 
       (.I0(dout[30]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[30]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[14]_i_8_n_1 ),
        .O(addr_mux_out[30]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[14]_i_8 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[22]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[22]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[15]_i_10 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[15]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[15]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[15]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \ldx_out_reg[15]_i_13 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\ldx_out_reg[15]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[15]_i_2 
       (.I0(dout[23]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[23]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[15]_i_10_n_1 ),
        .O(addr_mux_out[23]));
  LUT4 #(
    .INIT(16'hFFF9)) 
    \ldx_out_reg[15]_i_8 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\ldx_out_reg[15]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \ldx_out_reg[15]_i_9 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\ldx_out_reg[15]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[1]_i_2 
       (.I0(dout[9]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[9]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[1]_i_5_n_1 ),
        .O(addr_mux_out[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[1]_i_4 
       (.I0(dout[17]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[17]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[1]_i_7_n_1 ),
        .O(addr_mux_out[17]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[1]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[1]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[1]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[1]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[1]_i_6 
       (.I0(dout[1]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[1]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[1]_i_8_n_1 ),
        .O(addr_mux_out[1]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[1]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[9]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[9]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[1]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ldx_out_reg[1]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\ldx_out_reg[1]_i_6_0 ),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[1]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[2]_i_2 
       (.I0(dout[10]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[10]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[2]_i_5_n_1 ),
        .O(addr_mux_out[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[2]_i_4 
       (.I0(dout[18]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[18]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[2]_i_7_n_1 ),
        .O(addr_mux_out[18]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[2]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[2]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[2]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[2]_i_6 
       (.I0(dout[2]),
        .I1(bios_doutb[2]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[2]_i_3 ),
        .O(addr_mux_out[2]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[2]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[10]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[10]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[2]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[31]_i_5 
       (.I0(dout[7]),
        .I1(bios_doutb[7]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[7]_i_3 ),
        .O(addr_mux_out[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[3]_i_2 
       (.I0(dout[11]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[11]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[3]_i_5_n_1 ),
        .O(addr_mux_out[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[3]_i_4 
       (.I0(dout[19]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[19]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[3]_i_7_n_1 ),
        .O(addr_mux_out[19]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[3]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[3]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[3]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[3]_i_6 
       (.I0(dout[3]),
        .I1(bios_doutb[3]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[3]_i_3 ),
        .O(addr_mux_out[3]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[3]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[11]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[11]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[4]_i_2 
       (.I0(dout[12]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[12]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[4]_i_5_n_1 ),
        .O(addr_mux_out[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[4]_i_4 
       (.I0(dout[20]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[20]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[4]_i_7_n_1 ),
        .O(addr_mux_out[20]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[4]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[4]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[4]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[4]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[4]_i_6 
       (.I0(dout[4]),
        .I1(bios_doutb[4]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[4]_i_3 ),
        .O(addr_mux_out[4]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[4]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[12]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[12]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[4]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[5]_i_2 
       (.I0(dout[13]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[13]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[5]_i_5_n_1 ),
        .O(addr_mux_out[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[5]_i_4 
       (.I0(dout[21]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[21]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[5]_i_7_n_1 ),
        .O(addr_mux_out[21]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[5]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[5]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[5]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[5]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[5]_i_6 
       (.I0(dout[5]),
        .I1(bios_doutb[5]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[5]_i_3 ),
        .O(addr_mux_out[5]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[5]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[13]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[13]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[5]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[6]_i_2 
       (.I0(dout[14]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[14]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[6]_i_5_n_1 ),
        .O(addr_mux_out[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[6]_i_4 
       (.I0(dout[22]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[22]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[6]_i_7_n_1 ),
        .O(addr_mux_out[22]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[6]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[6]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[6]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[6]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0A0C0A0C0AFC0A0C)) 
    \ldx_out_reg[6]_i_6 
       (.I0(dout[6]),
        .I1(bios_doutb[6]),
        .I2(addr_mux_sel[1]),
        .I3(addr_mux_sel[0]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[6]_i_3 ),
        .O(addr_mux_out[6]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[6]_i_7 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[14]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[14]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[6]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[7]_i_2 
       (.I0(dout[15]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[15]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[7]_i_5_n_1 ),
        .O(addr_mux_out[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[7]_i_4 
       (.I0(dout[31]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[31]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[7]_i_6_n_1 ),
        .O(addr_mux_out[31]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[7]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[7]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[7]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[7]_i_6 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[23]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[23]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[7]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[8]_i_3 
       (.I0(dout[24]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[24]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[8]_i_5_n_1 ),
        .O(addr_mux_out[24]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[8]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[16]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[16]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[8]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ldx_out_reg[9]_i_3 
       (.I0(dout[25]),
        .I1(\ldx_out_reg[15]_i_8_n_1 ),
        .I2(bios_doutb[25]),
        .I3(\ldx_out_reg[15]_i_9_n_1 ),
        .I4(\ldx_out_reg[9]_i_5_n_1 ),
        .O(addr_mux_out[25]));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \ldx_out_reg[9]_i_5 
       (.I0(\ldx_out_reg[7]_i_4_1 ),
        .I1(cycle_counter_reg[17]),
        .I2(Q[2]),
        .I3(instruction_counter_reg[17]),
        .I4(\ldx_out_reg[7]_i_4_0 ),
        .I5(\ldx_out_reg[15]_i_13_n_1 ),
        .O(\ldx_out_reg[9]_i_5_n_1 ));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_5
   (rs1_mux2_out,
    mem_reg_0_0_i_142,
    rs1_mux2_sel,
    Q,
    mem_reg_0_0_i_142_0);
  output [31:0]rs1_mux2_out;
  input [31:0]mem_reg_0_0_i_142;
  input [1:0]rs1_mux2_sel;
  input [31:0]Q;
  input [31:0]mem_reg_0_0_i_142_0;

  wire [31:0]Q;
  wire [31:0]mem_reg_0_0_i_142;
  wire [31:0]mem_reg_0_0_i_142_0;
  wire [31:0]rs1_mux2_out;
  wire [1:0]rs1_mux2_sel;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[17]_i_13 
       (.I0(mem_reg_0_0_i_142[17]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[17]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[17]),
        .O(rs1_mux2_out[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[1]_i_13 
       (.I0(mem_reg_0_0_i_142[1]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[1]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[1]),
        .O(rs1_mux2_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[23]_i_11 
       (.I0(mem_reg_0_0_i_142[23]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[23]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[23]),
        .O(rs1_mux2_out[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_38
       (.I0(mem_reg_0_0_i_142[24]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[24]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[24]),
        .O(rs1_mux2_out[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_62
       (.I0(mem_reg_0_0_i_142[16]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[16]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[16]),
        .O(rs1_mux2_out[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_224
       (.I0(mem_reg_0_0_i_142[21]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[21]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[21]),
        .O(rs1_mux2_out[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_227
       (.I0(mem_reg_0_0_i_142[22]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[22]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[22]),
        .O(rs1_mux2_out[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_228
       (.I0(mem_reg_0_0_i_142[19]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[19]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[19]),
        .O(rs1_mux2_out[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_231
       (.I0(mem_reg_0_0_i_142[20]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[20]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[20]),
        .O(rs1_mux2_out[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_232
       (.I0(mem_reg_0_0_i_142[29]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[29]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[29]),
        .O(rs1_mux2_out[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_233
       (.I0(mem_reg_0_0_i_142[30]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[30]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[30]),
        .O(rs1_mux2_out[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_234
       (.I0(mem_reg_0_0_i_142[27]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[27]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[27]),
        .O(rs1_mux2_out[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_235
       (.I0(mem_reg_0_0_i_142[28]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[28]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[28]),
        .O(rs1_mux2_out[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_248
       (.I0(mem_reg_0_0_i_142[26]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[26]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[26]),
        .O(rs1_mux2_out[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_250
       (.I0(mem_reg_0_0_i_142[13]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[13]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[13]),
        .O(rs1_mux2_out[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_253
       (.I0(mem_reg_0_0_i_142[25]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[25]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[25]),
        .O(rs1_mux2_out[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_256
       (.I0(mem_reg_0_0_i_142[12]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[12]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[12]),
        .O(rs1_mux2_out[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_259
       (.I0(mem_reg_0_0_i_142[31]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[31]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[31]),
        .O(rs1_mux2_out[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_264
       (.I0(mem_reg_0_0_i_142[11]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[11]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[11]),
        .O(rs1_mux2_out[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_268
       (.I0(mem_reg_0_0_i_142[10]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[10]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[10]),
        .O(rs1_mux2_out[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_271
       (.I0(mem_reg_0_0_i_142[9]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[9]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[9]),
        .O(rs1_mux2_out[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_272
       (.I0(mem_reg_0_0_i_142[0]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[0]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[0]),
        .O(rs1_mux2_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_282
       (.I0(mem_reg_0_0_i_142[8]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[8]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[8]),
        .O(rs1_mux2_out[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_286
       (.I0(mem_reg_0_0_i_142[7]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[7]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[7]),
        .O(rs1_mux2_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_294
       (.I0(mem_reg_0_0_i_142[6]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[6]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[6]),
        .O(rs1_mux2_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_298
       (.I0(mem_reg_0_0_i_142[5]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[5]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[5]),
        .O(rs1_mux2_out[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_305
       (.I0(mem_reg_0_0_i_142[3]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[3]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[3]),
        .O(rs1_mux2_out[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_311
       (.I0(mem_reg_0_0_i_142[2]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[2]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[2]),
        .O(rs1_mux2_out[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_312
       (.I0(mem_reg_0_0_i_142[15]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[15]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[15]),
        .O(rs1_mux2_out[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_318
       (.I0(mem_reg_0_0_i_142[14]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[14]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[14]),
        .O(rs1_mux2_out[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_320
       (.I0(mem_reg_0_0_i_142[18]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[18]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[18]),
        .O(rs1_mux2_out[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_321
       (.I0(mem_reg_0_0_i_142[4]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[4]),
        .I3(rs1_mux2_sel[0]),
        .I4(mem_reg_0_0_i_142_0[4]),
        .O(rs1_mux2_out[4]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_7
   (rs2_mux2_out,
    mem_reg_3_3,
    rs2_mux2_sel,
    Q,
    mem_reg_3_3_0);
  output [31:0]rs2_mux2_out;
  input [31:0]mem_reg_3_3;
  input [1:0]rs2_mux2_sel;
  input [31:0]Q;
  input [31:0]mem_reg_3_3_0;

  wire [31:0]Q;
  wire [31:0]mem_reg_3_3;
  wire [31:0]mem_reg_3_3_0;
  wire [31:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_43
       (.I0(mem_reg_3_3[1]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[1]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[1]),
        .O(rs2_mux2_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_46
       (.I0(mem_reg_3_3[0]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[0]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[0]),
        .O(rs2_mux2_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_1_i_3
       (.I0(mem_reg_3_3[3]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[3]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[3]),
        .O(rs2_mux2_out[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_1_i_4
       (.I0(mem_reg_3_3[2]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[2]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[2]),
        .O(rs2_mux2_out[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_2_i_3
       (.I0(mem_reg_3_3[5]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[5]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[5]),
        .O(rs2_mux2_out[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_2_i_4
       (.I0(mem_reg_3_3[4]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[4]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[4]),
        .O(rs2_mux2_out[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_3_i_3
       (.I0(mem_reg_3_3[7]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[7]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[7]),
        .O(rs2_mux2_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_3_i_4
       (.I0(mem_reg_3_3[6]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[6]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[6]),
        .O(rs2_mux2_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_0_i_3
       (.I0(mem_reg_3_3[9]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[9]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[9]),
        .O(rs2_mux2_out[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_0_i_4
       (.I0(mem_reg_3_3[8]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[8]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[8]),
        .O(rs2_mux2_out[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_1_i_3
       (.I0(mem_reg_3_3[11]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[11]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[11]),
        .O(rs2_mux2_out[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_1_i_4
       (.I0(mem_reg_3_3[10]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[10]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[10]),
        .O(rs2_mux2_out[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_2_i_3
       (.I0(mem_reg_3_3[13]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[13]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[13]),
        .O(rs2_mux2_out[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_2_i_4
       (.I0(mem_reg_3_3[12]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[12]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[12]),
        .O(rs2_mux2_out[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_3_i_3
       (.I0(mem_reg_3_3[15]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[15]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[15]),
        .O(rs2_mux2_out[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_3_i_4
       (.I0(mem_reg_3_3[14]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[14]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[14]),
        .O(rs2_mux2_out[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_3
       (.I0(mem_reg_3_3[17]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[17]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[17]),
        .O(rs2_mux2_out[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_4
       (.I0(mem_reg_3_3[16]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[16]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[16]),
        .O(rs2_mux2_out[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_3
       (.I0(mem_reg_3_3[19]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[19]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[19]),
        .O(rs2_mux2_out[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_4
       (.I0(mem_reg_3_3[18]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[18]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[18]),
        .O(rs2_mux2_out[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_7
       (.I0(mem_reg_3_3[21]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[21]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[21]),
        .O(rs2_mux2_out[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_8
       (.I0(mem_reg_3_3[20]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[20]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[20]),
        .O(rs2_mux2_out[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_3
       (.I0(mem_reg_3_3[23]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[23]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[23]),
        .O(rs2_mux2_out[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_4
       (.I0(mem_reg_3_3[22]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[22]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[22]),
        .O(rs2_mux2_out[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_0_i_3
       (.I0(mem_reg_3_3[25]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[25]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[25]),
        .O(rs2_mux2_out[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_0_i_4
       (.I0(mem_reg_3_3[24]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[24]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[24]),
        .O(rs2_mux2_out[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_1_i_3
       (.I0(mem_reg_3_3[27]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[27]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[27]),
        .O(rs2_mux2_out[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_1_i_4
       (.I0(mem_reg_3_3[26]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[26]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[26]),
        .O(rs2_mux2_out[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_2_i_3
       (.I0(mem_reg_3_3[29]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[29]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[29]),
        .O(rs2_mux2_out[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_2_i_4
       (.I0(mem_reg_3_3[28]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[28]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[28]),
        .O(rs2_mux2_out[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_3_i_3
       (.I0(mem_reg_3_3[31]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[31]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[31]),
        .O(rs2_mux2_out[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_3_i_4
       (.I0(mem_reg_3_3[30]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[30]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[30]),
        .O(rs2_mux2_out[30]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_8
   (imem_dina,
    Q,
    rs2_mux2_out,
    mem_reg_3_3,
    mem_reg_3_3_0,
    mem_reg_3_3_1,
    rs2_mux2_sel,
    rs2_mux3_sel);
  output [31:0]imem_dina;
  input [31:0]Q;
  input [31:0]rs2_mux2_out;
  input [31:0]mem_reg_3_3;
  input mem_reg_3_3_0;
  input [2:0]mem_reg_3_3_1;
  input [0:0]rs2_mux2_sel;
  input [0:0]rs2_mux3_sel;

  wire [31:0]Q;
  wire [31:0]imem_dina;
  wire mem_reg_0_0_i_42_n_1;
  wire mem_reg_0_0_i_44_n_1;
  wire mem_reg_0_0_i_45_n_1;
  wire [31:0]mem_reg_3_3;
  wire mem_reg_3_3_0;
  wire [2:0]mem_reg_3_3_1;
  wire [31:0]rs2_mux2_out;
  wire [0:0]rs2_mux2_sel;
  wire [0:0]rs2_mux3_sel;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_29
       (.I0(Q[1]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[1]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[1]),
        .O(imem_dina[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_30
       (.I0(Q[0]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[0]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[0]),
        .O(imem_dina[0]));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    mem_reg_0_0_i_42
       (.I0(rs2_mux3_sel),
        .I1(mem_reg_3_3_0),
        .I2(mem_reg_3_3_1[2]),
        .I3(mem_reg_3_3_1[1]),
        .I4(mem_reg_3_3_1[0]),
        .I5(rs2_mux2_sel),
        .O(mem_reg_0_0_i_42_n_1));
  LUT6 #(
    .INIT(64'h5555545555555555)) 
    mem_reg_0_0_i_44
       (.I0(rs2_mux3_sel),
        .I1(mem_reg_3_3_0),
        .I2(mem_reg_3_3_1[2]),
        .I3(mem_reg_3_3_1[1]),
        .I4(mem_reg_3_3_1[0]),
        .I5(rs2_mux2_sel),
        .O(mem_reg_0_0_i_44_n_1));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    mem_reg_0_0_i_45
       (.I0(mem_reg_3_3_0),
        .I1(mem_reg_3_3_1[2]),
        .I2(mem_reg_3_3_1[1]),
        .I3(mem_reg_3_3_1[0]),
        .I4(rs2_mux2_sel),
        .I5(rs2_mux3_sel),
        .O(mem_reg_0_0_i_45_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_1_i_1
       (.I0(Q[3]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[3]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[3]),
        .O(imem_dina[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_1_i_2
       (.I0(Q[2]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[2]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[2]),
        .O(imem_dina[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_2_i_1
       (.I0(Q[5]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[5]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[5]),
        .O(imem_dina[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_2_i_2
       (.I0(Q[4]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[4]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[4]),
        .O(imem_dina[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_3_i_1
       (.I0(Q[7]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[7]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[7]),
        .O(imem_dina[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_3_i_2
       (.I0(Q[6]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[6]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[6]),
        .O(imem_dina[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_0_i_1
       (.I0(Q[9]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[9]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[9]),
        .O(imem_dina[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_0_i_2
       (.I0(Q[8]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[8]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[8]),
        .O(imem_dina[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_1_i_1
       (.I0(Q[11]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[11]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[11]),
        .O(imem_dina[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_1_i_2
       (.I0(Q[10]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[10]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[10]),
        .O(imem_dina[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_2_i_1
       (.I0(Q[13]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[13]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[13]),
        .O(imem_dina[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_2_i_2
       (.I0(Q[12]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[12]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[12]),
        .O(imem_dina[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_3_i_1
       (.I0(Q[15]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[15]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[15]),
        .O(imem_dina[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_3_i_2
       (.I0(Q[14]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[14]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[14]),
        .O(imem_dina[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_0_i_1
       (.I0(Q[17]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[17]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[17]),
        .O(imem_dina[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_0_i_2
       (.I0(Q[16]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[16]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[16]),
        .O(imem_dina[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_1_i_1
       (.I0(Q[19]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[19]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[19]),
        .O(imem_dina[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_1_i_2
       (.I0(Q[18]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[18]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[18]),
        .O(imem_dina[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_2_i_5
       (.I0(Q[21]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[21]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[21]),
        .O(imem_dina[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_2_i_6
       (.I0(Q[20]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[20]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[20]),
        .O(imem_dina[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_3_i_1
       (.I0(Q[23]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[23]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[23]),
        .O(imem_dina[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_3_i_2
       (.I0(Q[22]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[22]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[22]),
        .O(imem_dina[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_0_i_1
       (.I0(Q[25]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[25]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[25]),
        .O(imem_dina[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_0_i_2
       (.I0(Q[24]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[24]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[24]),
        .O(imem_dina[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_1_i_1
       (.I0(Q[27]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[27]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[27]),
        .O(imem_dina[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_1_i_2
       (.I0(Q[26]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[26]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[26]),
        .O(imem_dina[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_2_i_1
       (.I0(Q[29]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[29]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[29]),
        .O(imem_dina[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_2_i_2
       (.I0(Q[28]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[28]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[28]),
        .O(imem_dina[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_3_i_1
       (.I0(Q[31]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[31]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[31]),
        .O(imem_dina[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_3_i_2
       (.I0(Q[30]),
        .I1(mem_reg_0_0_i_42_n_1),
        .I2(rs2_mux2_out[30]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_0_0_i_45_n_1),
        .I5(mem_reg_3_3[30]),
        .O(imem_dina[30]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_9
   (\alu_register_q_reg[31] ,
    Q,
    \mem_reg[30][31] ,
    out,
    \mem_reg[30][2] ,
    \mem_reg[30][0] );
  output [31:0]\alu_register_q_reg[31] ;
  input [31:0]Q;
  input [31:0]\mem_reg[30][31] ;
  input [28:0]out;
  input [2:0]\mem_reg[30][2] ;
  input [4:0]\mem_reg[30][0] ;

  wire [31:0]Q;
  wire [31:0]\alu_register_q_reg[31] ;
  wire \mem[1][31]_i_4_n_1 ;
  wire \mem[1][31]_i_5_n_1 ;
  wire \mem[1][31]_i_6_n_1 ;
  wire [4:0]\mem_reg[30][0] ;
  wire [2:0]\mem_reg[30][2] ;
  wire [31:0]\mem_reg[30][31] ;
  wire [28:0]out;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][0]_i_1 
       (.I0(Q[0]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [0]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(\mem_reg[30][2] [0]),
        .O(\alu_register_q_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][10]_i_1 
       (.I0(Q[10]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [10]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[7]),
        .O(\alu_register_q_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][11]_i_1 
       (.I0(Q[11]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [11]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[8]),
        .O(\alu_register_q_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][12]_i_1 
       (.I0(Q[12]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [12]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[9]),
        .O(\alu_register_q_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][13]_i_1 
       (.I0(Q[13]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [13]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[10]),
        .O(\alu_register_q_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][14]_i_1 
       (.I0(Q[14]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [14]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[11]),
        .O(\alu_register_q_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][15]_i_1 
       (.I0(Q[15]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [15]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[12]),
        .O(\alu_register_q_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][16]_i_1 
       (.I0(Q[16]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [16]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[13]),
        .O(\alu_register_q_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][17]_i_1 
       (.I0(Q[17]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [17]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[14]),
        .O(\alu_register_q_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][18]_i_1 
       (.I0(Q[18]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [18]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[15]),
        .O(\alu_register_q_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][19]_i_1 
       (.I0(Q[19]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [19]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[16]),
        .O(\alu_register_q_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][1]_i_1 
       (.I0(Q[1]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [1]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(\mem_reg[30][2] [1]),
        .O(\alu_register_q_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][20]_i_1 
       (.I0(Q[20]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [20]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[17]),
        .O(\alu_register_q_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][21]_i_1 
       (.I0(Q[21]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [21]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[18]),
        .O(\alu_register_q_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][22]_i_1 
       (.I0(Q[22]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [22]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[19]),
        .O(\alu_register_q_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][23]_i_1 
       (.I0(Q[23]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [23]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[20]),
        .O(\alu_register_q_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][24]_i_1 
       (.I0(Q[24]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [24]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[21]),
        .O(\alu_register_q_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][25]_i_1 
       (.I0(Q[25]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [25]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[22]),
        .O(\alu_register_q_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][26]_i_1 
       (.I0(Q[26]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [26]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[23]),
        .O(\alu_register_q_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][27]_i_1 
       (.I0(Q[27]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [27]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[24]),
        .O(\alu_register_q_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][28]_i_1 
       (.I0(Q[28]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [28]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[25]),
        .O(\alu_register_q_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][29]_i_1 
       (.I0(Q[29]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [29]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[26]),
        .O(\alu_register_q_reg[31] [29]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem[1][2]_i_1 
       (.I0(Q[2]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [2]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem_reg[30][2] [2]),
        .I5(\mem[1][31]_i_6_n_1 ),
        .O(\alu_register_q_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][30]_i_1 
       (.I0(Q[30]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [30]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[27]),
        .O(\alu_register_q_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][31]_i_2 
       (.I0(Q[31]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [31]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[28]),
        .O(\alu_register_q_reg[31] [31]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem[1][31]_i_4 
       (.I0(\mem_reg[30][0] [1]),
        .I1(\mem_reg[30][0] [4]),
        .I2(\mem_reg[30][0] [2]),
        .O(\mem[1][31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hE3EFEFEF)) 
    \mem[1][31]_i_5 
       (.I0(\mem_reg[30][0] [1]),
        .I1(\mem_reg[30][0] [4]),
        .I2(\mem_reg[30][0] [2]),
        .I3(\mem_reg[30][0] [0]),
        .I4(\mem_reg[30][0] [3]),
        .O(\mem[1][31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem[1][31]_i_6 
       (.I0(\mem_reg[30][0] [0]),
        .I1(\mem_reg[30][0] [3]),
        .I2(\mem_reg[30][0] [4]),
        .I3(\mem_reg[30][0] [2]),
        .O(\mem[1][31]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][3]_i_1 
       (.I0(Q[3]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [3]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[0]),
        .O(\alu_register_q_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][4]_i_1 
       (.I0(Q[4]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [4]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[1]),
        .O(\alu_register_q_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][5]_i_1 
       (.I0(Q[5]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [5]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[2]),
        .O(\alu_register_q_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][6]_i_1 
       (.I0(Q[6]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [6]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[3]),
        .O(\alu_register_q_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][7]_i_1 
       (.I0(Q[7]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [7]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[4]),
        .O(\alu_register_q_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][8]_i_1 
       (.I0(Q[8]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [8]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[5]),
        .O(\alu_register_q_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][9]_i_1 
       (.I0(Q[9]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [9]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[6]),
        .O(\alu_register_q_reg[31] [9]));
endmodule

module LDX
   (p_1_in,
    pc_mux_in3,
    \instruction_decode_register_q_reg[14] ,
    \instruction_decode_register_q_reg[14]_0 ,
    \instruction_decode_register_q_reg[14]_1 ,
    \instruction_decode_register_q_reg[14]_2 ,
    \instruction_decode_register_q_reg[14]_3 ,
    \instruction_decode_register_q_reg[14]_4 ,
    \instruction_decode_register_q_reg[14]_5 ,
    \instruction_decode_register_q_reg[14]_6 ,
    \pc_decode_register_q_reg[30] ,
    data1,
    CO,
    \alu_register_q[0]_i_39_0 ,
    \pc_decode_register_q_reg[28] ,
    \pc_decode_register_q_reg[29] ,
    mem_reg_0_0_i_42,
    \pc_decode_register_q_reg[0] ,
    \pc_decode_register_q_reg[27] ,
    \pc_decode_register_q_reg[31] ,
    mem_reg_0_0_i_43,
    \instruction_decode_register_q_reg[29] ,
    mem_reg_0_0_i_51_0,
    \pc_decode_register_q_reg[19] ,
    \pc_decode_register_q_reg[31]_0 ,
    \pc_decode_register_q_reg[3] ,
    mem_reg_0_0_i_43_0,
    mem_reg_0_0_i_128_0,
    \pc_decode_register_q_reg[31]_1 ,
    mem_reg_0_0_i_145_0,
    \pc_decode_register_q_reg[31]_2 ,
    \alu_register_q_reg[3] ,
    mem_reg_0_0_i_131_0,
    \pc_decode_register_q_reg[16] ,
    \pc_decode_register_q_reg[0]_0 ,
    mem_reg_0_0_i_169_0,
    \pc_decode_register_q_reg[31]_3 ,
    mem_reg_0_0_i_43_1,
    \alu_register_q[27]_i_5_0 ,
    mem_reg_0_0_i_201_0,
    mem_reg_0_0_i_257_0,
    mem_reg_0_0_i_134_0,
    \pc_decode_register_q_reg[26] ,
    \pc_decode_register_q_reg[3]_0 ,
    mem_reg_0_0_i_257_1,
    \alu_register_q[24]_i_3_0 ,
    \alu_register_q[24]_i_10_0 ,
    \pc_decode_register_q_reg[31]_4 ,
    \pc_decode_register_q_reg[30]_0 ,
    \pc_decode_register_q_reg[20] ,
    \pc_decode_register_q_reg[31]_5 ,
    \pc_decode_register_q_reg[21] ,
    mem_reg_0_0_i_205_0,
    \pc_decode_register_q_reg[31]_6 ,
    mem_reg_0_0_i_218,
    mem_reg_0_0_i_75,
    mem_reg_0_0_i_202_0,
    \pc_decode_register_q_reg[31]_7 ,
    mem_reg_0_0_i_201_1,
    \pc_decode_register_q_reg[25] ,
    mem_reg_0_0_i_131_1,
    \pc_decode_register_q_reg[4] ,
    \alu_register_q_reg[3]_0 ,
    \alu_register_q[24]_i_9_0 ,
    \pc_decode_register_q_reg[0]_1 ,
    \pc_decode_register_q_reg[31]_8 ,
    mem_reg_0_0_i_42_0,
    \pc_decode_register_q_reg[30]_1 ,
    \pc_decode_register_q_reg[31]_9 ,
    \alu_register_q[18]_i_10_0 ,
    mem_reg_0_0_i_117_0,
    \pc_decode_register_q_reg[4]_0 ,
    \pc_decode_register_q_reg[2] ,
    \pc_decode_register_q_reg[30]_2 ,
    \pc_decode_register_q_reg[31]_10 ,
    \pc_decode_register_q_reg[1] ,
    mem_reg_0_0_i_41_0,
    \alu_register_q[31]_i_10_0 ,
    \pc_decode_register_q_reg[5] ,
    mem_reg_0_0_i_43_2,
    \pc_decode_register_q_reg[31]_11 ,
    \pc_decode_register_q_reg[31]_12 ,
    mem_reg_0_0_i_75_0,
    \pc_decode_register_q_reg[31]_13 ,
    \pc_decode_register_q_reg[31]_14 ,
    \pc_decode_register_q_reg[27]_0 ,
    .\pc_decode_register_q_reg[31]_15 (\alu_register_q[31]_i_18_n_1 ),
    addra,
    ADDRARDADDR,
    mem_reg_0_0_i_82_0,
    mem_reg_0_0_i_65_0,
    ADDRBWRADDR,
    mem_reg_0_0_i_65_1,
    addr,
    \alu_register_q_reg[0] ,
    \alu_register_q_reg[1] ,
    \instruction_execute_register_q_reg[14] ,
    wf_ldx_sel,
    \instruction_decode_register_q_reg[14]_7 ,
    \instruction_decode_register_q_reg[5] ,
    \alu_register_q[5]_i_1_0 ,
    \alu_register_q[2]_i_1_0 ,
    \alu_register_q[21]_i_1_0 ,
    \alu_register_q[22]_i_1_0 ,
    \alu_register_q_reg[7] ,
    \alu_register_q_reg[21] ,
    \alu_register_q_reg[1]_0 ,
    \alu_register_q_reg[4] ,
    addr_mux_sel,
    \instruction_decode_register_q_reg[14]_8 ,
    \instruction_decode_register_q_reg[14]_9 ,
    \instruction_decode_register_q_reg[14]_10 ,
    \instruction_decode_register_q_reg[14]_11 ,
    \alu_register_q_reg[0]_0 ,
    \alu_register_q_reg[1]_1 ,
    a_mux_out,
    b_mux_out,
    \instruction_counter_reg[0] ,
    imem_dina,
    Q,
    \alu_register_q_reg[1]_2 ,
    \alu_register_q_reg[1]_3 ,
    mem_reg_0_0,
    \alu_register_q_reg[5] ,
    \alu_register_q_reg[2] ,
    mem_reg_3_3,
    mem_reg_3_3_0,
    \alu_register_q_reg[7]_0 ,
    \bit_counter[3]_i_17_0 ,
    \bit_counter[3]_i_17_1 ,
    mem_reg_3_3_1,
    mem_reg_3_3_2,
    \alu_register_q_reg[21]_0 ,
    \alu_register_q_reg[20] ,
    mem_reg_3_3_3,
    mem_reg_3_3_4,
    mem_reg_3_3_5,
    \alu_register_q_reg[21]_1 ,
    mem_reg_0_0_0,
    \alu_register_q_reg[21]_2 ,
    \alu_register_q_reg[17] ,
    \alu_register_q_reg[29] ,
    mem_reg_3_3_6,
    mem_reg_0_0_1,
    \alu_register_q_reg[20]_0 ,
    \alu_register_q_reg[1]_4 ,
    \alu_register_q_reg[21]_3 ,
    \alu_register_q_reg[23] ,
    mem_reg_3_3_7,
    mem_reg_3_3_8,
    mem_reg_3_3_9,
    mem_reg_3_3_10,
    mem_reg_3_3_11,
    mem_reg_0_0_2,
    \bit_counter[3]_i_16 ,
    mem_reg_3_3_12,
    mem_reg_3_3_13,
    \alu_register_q_reg[22] ,
    \alu_register_q_reg[26] ,
    \alu_register_q_reg[26]_0 ,
    mem_reg_0_0_3,
    mem_reg_0_0_i_74,
    mem_reg_0_0_4,
    \alu_register_q_reg[0]_1 ,
    rs2_mux2_out,
    imm_gen_out,
    b_sel,
    \alu_register_q_reg[1]_5 ,
    \ldx_out_reg[2]_i_6 ,
    n_0_2087_BUFG_inst_i_1,
    branch_comp_br_un,
    \bit_counter_reg[3] ,
    \bit_counter[3]_i_5_0 ,
    \bit_counter[3]_i_8_0 ,
    \bit_counter[3]_i_9_0 ,
    \bit_counter[3]_i_7_0 ,
    \bit_counter[3]_i_7_1 ,
    D,
    E,
    rs1_mux2_out);
  output [31:0]p_1_in;
  output [17:0]pc_mux_in3;
  output \instruction_decode_register_q_reg[14] ;
  output \instruction_decode_register_q_reg[14]_0 ;
  output \instruction_decode_register_q_reg[14]_1 ;
  output \instruction_decode_register_q_reg[14]_2 ;
  output \instruction_decode_register_q_reg[14]_3 ;
  output \instruction_decode_register_q_reg[14]_4 ;
  output \instruction_decode_register_q_reg[14]_5 ;
  output \instruction_decode_register_q_reg[14]_6 ;
  output [24:0]\pc_decode_register_q_reg[30] ;
  output [31:0]data1;
  output [0:0]CO;
  output [0:0]\alu_register_q[0]_i_39_0 ;
  output \pc_decode_register_q_reg[28] ;
  output \pc_decode_register_q_reg[29] ;
  output mem_reg_0_0_i_42;
  output \pc_decode_register_q_reg[0] ;
  output \pc_decode_register_q_reg[27] ;
  output \pc_decode_register_q_reg[31] ;
  output mem_reg_0_0_i_43;
  output \instruction_decode_register_q_reg[29] ;
  output mem_reg_0_0_i_51_0;
  output \pc_decode_register_q_reg[19] ;
  output \pc_decode_register_q_reg[31]_0 ;
  output \pc_decode_register_q_reg[3] ;
  output mem_reg_0_0_i_43_0;
  output mem_reg_0_0_i_128_0;
  output \pc_decode_register_q_reg[31]_1 ;
  output mem_reg_0_0_i_145_0;
  output \pc_decode_register_q_reg[31]_2 ;
  output \alu_register_q_reg[3] ;
  output mem_reg_0_0_i_131_0;
  output \pc_decode_register_q_reg[16] ;
  output \pc_decode_register_q_reg[0]_0 ;
  output mem_reg_0_0_i_169_0;
  output \pc_decode_register_q_reg[31]_3 ;
  output mem_reg_0_0_i_43_1;
  output \alu_register_q[27]_i_5_0 ;
  output mem_reg_0_0_i_201_0;
  output mem_reg_0_0_i_257_0;
  output mem_reg_0_0_i_134_0;
  output \pc_decode_register_q_reg[26] ;
  output \pc_decode_register_q_reg[3]_0 ;
  output mem_reg_0_0_i_257_1;
  output \alu_register_q[24]_i_3_0 ;
  output \alu_register_q[24]_i_10_0 ;
  output \pc_decode_register_q_reg[31]_4 ;
  output \pc_decode_register_q_reg[30]_0 ;
  output \pc_decode_register_q_reg[20] ;
  output \pc_decode_register_q_reg[31]_5 ;
  output \pc_decode_register_q_reg[21] ;
  output mem_reg_0_0_i_205_0;
  output \pc_decode_register_q_reg[31]_6 ;
  output mem_reg_0_0_i_218;
  output mem_reg_0_0_i_75;
  output mem_reg_0_0_i_202_0;
  output \pc_decode_register_q_reg[31]_7 ;
  output mem_reg_0_0_i_201_1;
  output \pc_decode_register_q_reg[25] ;
  output mem_reg_0_0_i_131_1;
  output \pc_decode_register_q_reg[4] ;
  output \alu_register_q_reg[3]_0 ;
  output \alu_register_q[24]_i_9_0 ;
  output \pc_decode_register_q_reg[0]_1 ;
  output \pc_decode_register_q_reg[31]_8 ;
  output mem_reg_0_0_i_42_0;
  output \pc_decode_register_q_reg[30]_1 ;
  output \pc_decode_register_q_reg[31]_9 ;
  output \alu_register_q[18]_i_10_0 ;
  output mem_reg_0_0_i_117_0;
  output \pc_decode_register_q_reg[4]_0 ;
  output \pc_decode_register_q_reg[2] ;
  output \pc_decode_register_q_reg[30]_2 ;
  output \pc_decode_register_q_reg[31]_10 ;
  output \pc_decode_register_q_reg[1] ;
  output mem_reg_0_0_i_41_0;
  output \alu_register_q[31]_i_10_0 ;
  output \pc_decode_register_q_reg[5] ;
  output mem_reg_0_0_i_43_2;
  output \pc_decode_register_q_reg[31]_11 ;
  output \pc_decode_register_q_reg[31]_12 ;
  output mem_reg_0_0_i_75_0;
  output \pc_decode_register_q_reg[31]_13 ;
  output \pc_decode_register_q_reg[31]_14 ;
  output \pc_decode_register_q_reg[27]_0 ;
  output [9:0]addra;
  output [3:0]ADDRARDADDR;
  output [0:0]mem_reg_0_0_i_82_0;
  output [2:0]mem_reg_0_0_i_65_0;
  output [2:0]ADDRBWRADDR;
  output [2:0]mem_reg_0_0_i_65_1;
  output [2:0]addr;
  output \alu_register_q_reg[0] ;
  output \alu_register_q_reg[1] ;
  output \instruction_execute_register_q_reg[14] ;
  output [2:0]wf_ldx_sel;
  output \instruction_decode_register_q_reg[14]_7 ;
  output \instruction_decode_register_q_reg[5] ;
  output \alu_register_q[5]_i_1_0 ;
  output \alu_register_q[2]_i_1_0 ;
  output \alu_register_q[21]_i_1_0 ;
  output \alu_register_q[22]_i_1_0 ;
  output \alu_register_q_reg[7] ;
  output \alu_register_q_reg[21] ;
  output \alu_register_q_reg[1]_0 ;
  output \alu_register_q_reg[4] ;
  output [1:0]addr_mux_sel;
  output \instruction_decode_register_q_reg[14]_8 ;
  output \instruction_decode_register_q_reg[14]_9 ;
  output \instruction_decode_register_q_reg[14]_10 ;
  output \instruction_decode_register_q_reg[14]_11 ;
  output \alu_register_q_reg[0]_0 ;
  output [31:0]\alu_register_q_reg[1]_1 ;
  input [31:0]a_mux_out;
  input [31:0]b_mux_out;
  input [10:0]\instruction_counter_reg[0] ;
  input [31:0]imem_dina;
  input [2:0]Q;
  input \alu_register_q_reg[1]_2 ;
  input \alu_register_q_reg[1]_3 ;
  input [3:0]mem_reg_0_0;
  input \alu_register_q_reg[5] ;
  input \alu_register_q_reg[2] ;
  input mem_reg_3_3;
  input mem_reg_3_3_0;
  input \alu_register_q_reg[7]_0 ;
  input \bit_counter[3]_i_17_0 ;
  input \bit_counter[3]_i_17_1 ;
  input mem_reg_3_3_1;
  input mem_reg_3_3_2;
  input \alu_register_q_reg[21]_0 ;
  input \alu_register_q_reg[20] ;
  input mem_reg_3_3_3;
  input mem_reg_3_3_4;
  input mem_reg_3_3_5;
  input \alu_register_q_reg[21]_1 ;
  input mem_reg_0_0_0;
  input \alu_register_q_reg[21]_2 ;
  input \alu_register_q_reg[17] ;
  input \alu_register_q_reg[29] ;
  input mem_reg_3_3_6;
  input mem_reg_0_0_1;
  input \alu_register_q_reg[20]_0 ;
  input \alu_register_q_reg[1]_4 ;
  input \alu_register_q_reg[21]_3 ;
  input \alu_register_q_reg[23] ;
  input mem_reg_3_3_7;
  input mem_reg_3_3_8;
  input mem_reg_3_3_9;
  input mem_reg_3_3_10;
  input mem_reg_3_3_11;
  input mem_reg_0_0_2;
  input \bit_counter[3]_i_16 ;
  input mem_reg_3_3_12;
  input mem_reg_3_3_13;
  input \alu_register_q_reg[22] ;
  input \alu_register_q_reg[26] ;
  input \alu_register_q_reg[26]_0 ;
  input mem_reg_0_0_3;
  input mem_reg_0_0_i_74;
  input mem_reg_0_0_4;
  input \alu_register_q_reg[0]_1 ;
  input [31:0]rs2_mux2_out;
  input [3:0]imm_gen_out;
  input b_sel;
  input \alu_register_q_reg[1]_5 ;
  input [31:0]\ldx_out_reg[2]_i_6 ;
  input [7:0]n_0_2087_BUFG_inst_i_1;
  input branch_comp_br_un;
  input \bit_counter_reg[3] ;
  input \bit_counter[3]_i_5_0 ;
  input \bit_counter[3]_i_8_0 ;
  input \bit_counter[3]_i_9_0 ;
  input \bit_counter[3]_i_7_0 ;
  input \bit_counter[3]_i_7_1 ;
  input [31:0]D;
  input [0:0]E;
  input [31:0]rs1_mux2_out;
  output \alu_register_q[31]_i_18_n_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire GND_2;
  wire [2:0]Q;
  wire VCC_2;
  wire [31:0]a_mux_out;
  wire [2:0]addr;
  wire [1:0]addr_mux_sel;
  wire [9:0]addra;
  wire [27:1]\alu/data0 ;
  wire \alu_register_q[0]_i_10_n_1 ;
  wire \alu_register_q[0]_i_12_n_1 ;
  wire \alu_register_q[0]_i_13_n_1 ;
  wire \alu_register_q[0]_i_14_n_1 ;
  wire \alu_register_q[0]_i_18_n_1 ;
  wire \alu_register_q[0]_i_19_n_1 ;
  wire \alu_register_q[0]_i_20_n_1 ;
  wire \alu_register_q[0]_i_21_n_1 ;
  wire \alu_register_q[0]_i_23_n_1 ;
  wire \alu_register_q[0]_i_24_n_1 ;
  wire \alu_register_q[0]_i_25_n_1 ;
  wire \alu_register_q[0]_i_26_n_1 ;
  wire \alu_register_q[0]_i_27_n_1 ;
  wire \alu_register_q[0]_i_28_n_1 ;
  wire \alu_register_q[0]_i_29_n_1 ;
  wire \alu_register_q[0]_i_30_n_1 ;
  wire \alu_register_q[0]_i_32_n_1 ;
  wire \alu_register_q[0]_i_33_n_1 ;
  wire \alu_register_q[0]_i_34_n_1 ;
  wire \alu_register_q[0]_i_35_n_1 ;
  wire \alu_register_q[0]_i_36_n_1 ;
  wire \alu_register_q[0]_i_37_n_1 ;
  wire \alu_register_q[0]_i_38_n_1 ;
  wire [0:0]\alu_register_q[0]_i_39_0 ;
  wire \alu_register_q[0]_i_39_n_1 ;
  wire \alu_register_q[0]_i_41_n_1 ;
  wire \alu_register_q[0]_i_42_n_1 ;
  wire \alu_register_q[0]_i_43_n_1 ;
  wire \alu_register_q[0]_i_44_n_1 ;
  wire \alu_register_q[0]_i_45_n_1 ;
  wire \alu_register_q[0]_i_46_n_1 ;
  wire \alu_register_q[0]_i_47_n_1 ;
  wire \alu_register_q[0]_i_48_n_1 ;
  wire \alu_register_q[0]_i_50_n_1 ;
  wire \alu_register_q[0]_i_51_n_1 ;
  wire \alu_register_q[0]_i_52_n_1 ;
  wire \alu_register_q[0]_i_53_n_1 ;
  wire \alu_register_q[0]_i_54_n_1 ;
  wire \alu_register_q[0]_i_55_n_1 ;
  wire \alu_register_q[0]_i_56_n_1 ;
  wire \alu_register_q[0]_i_57_n_1 ;
  wire \alu_register_q[0]_i_59_n_1 ;
  wire \alu_register_q[0]_i_60_n_1 ;
  wire \alu_register_q[0]_i_61_n_1 ;
  wire \alu_register_q[0]_i_62_n_1 ;
  wire \alu_register_q[0]_i_63_n_1 ;
  wire \alu_register_q[0]_i_64_n_1 ;
  wire \alu_register_q[0]_i_65_n_1 ;
  wire \alu_register_q[0]_i_66_n_1 ;
  wire \alu_register_q[0]_i_68_n_1 ;
  wire \alu_register_q[0]_i_69_n_1 ;
  wire \alu_register_q[0]_i_70_n_1 ;
  wire \alu_register_q[0]_i_71_n_1 ;
  wire \alu_register_q[0]_i_72_n_1 ;
  wire \alu_register_q[0]_i_73_n_1 ;
  wire \alu_register_q[0]_i_74_n_1 ;
  wire \alu_register_q[0]_i_75_n_1 ;
  wire \alu_register_q[0]_i_76_n_1 ;
  wire \alu_register_q[0]_i_77_n_1 ;
  wire \alu_register_q[0]_i_78_n_1 ;
  wire \alu_register_q[0]_i_79_n_1 ;
  wire \alu_register_q[0]_i_80_n_1 ;
  wire \alu_register_q[0]_i_81_n_1 ;
  wire \alu_register_q[0]_i_82_n_1 ;
  wire \alu_register_q[0]_i_83_n_1 ;
  wire \alu_register_q[0]_i_84_n_1 ;
  wire \alu_register_q[0]_i_85_n_1 ;
  wire \alu_register_q[0]_i_86_n_1 ;
  wire \alu_register_q[0]_i_87_n_1 ;
  wire \alu_register_q[0]_i_88_n_1 ;
  wire \alu_register_q[0]_i_89_n_1 ;
  wire \alu_register_q[0]_i_90_n_1 ;
  wire \alu_register_q[0]_i_91_n_1 ;
  wire \alu_register_q[0]_i_9_n_1 ;
  wire \alu_register_q[17]_i_10_n_1 ;
  wire \alu_register_q[17]_i_11_n_1 ;
  wire \alu_register_q[18]_i_10_0 ;
  wire \alu_register_q[18]_i_10_n_1 ;
  wire \alu_register_q[18]_i_8_n_1 ;
  wire \alu_register_q[18]_i_9_n_1 ;
  wire \alu_register_q[19]_i_11_n_1 ;
  wire \alu_register_q[19]_i_12_n_1 ;
  wire \alu_register_q[19]_i_13_n_1 ;
  wire \alu_register_q[19]_i_14_n_1 ;
  wire \alu_register_q[19]_i_15_n_1 ;
  wire \alu_register_q[19]_i_16_n_1 ;
  wire \alu_register_q[19]_i_17_n_1 ;
  wire \alu_register_q[19]_i_18_n_1 ;
  wire \alu_register_q[1]_i_10_n_1 ;
  wire \alu_register_q[1]_i_11_n_1 ;
  wire \alu_register_q[1]_i_3_n_1 ;
  wire \alu_register_q[1]_i_4_n_1 ;
  wire \alu_register_q[1]_i_5_n_1 ;
  wire \alu_register_q[1]_i_6_n_1 ;
  wire \alu_register_q[1]_i_9_n_1 ;
  wire \alu_register_q[20]_i_2_n_1 ;
  wire \alu_register_q[20]_i_3_n_1 ;
  wire \alu_register_q[20]_i_4_n_1 ;
  wire \alu_register_q[21]_i_13_n_1 ;
  wire \alu_register_q[21]_i_15_n_1 ;
  wire \alu_register_q[21]_i_16_n_1 ;
  wire \alu_register_q[21]_i_17_n_1 ;
  wire \alu_register_q[21]_i_18_n_1 ;
  wire \alu_register_q[21]_i_1_0 ;
  wire \alu_register_q[21]_i_2_n_1 ;
  wire \alu_register_q[21]_i_3_n_1 ;
  wire \alu_register_q[21]_i_4_n_1 ;
  wire \alu_register_q[21]_i_5_n_1 ;
  wire \alu_register_q[21]_i_7_n_1 ;
  wire \alu_register_q[21]_i_8_n_1 ;
  wire \alu_register_q[21]_i_9_n_1 ;
  wire \alu_register_q[22]_i_1_0 ;
  wire \alu_register_q[22]_i_2_n_1 ;
  wire \alu_register_q[22]_i_3_n_1 ;
  wire \alu_register_q[22]_i_4_n_1 ;
  wire \alu_register_q[22]_i_5_n_1 ;
  wire \alu_register_q[22]_i_6_n_1 ;
  wire \alu_register_q[22]_i_8_n_1 ;
  wire \alu_register_q[22]_i_9_n_1 ;
  wire \alu_register_q[23]_i_2_n_1 ;
  wire \alu_register_q[23]_i_3_n_1 ;
  wire \alu_register_q[23]_i_4_n_1 ;
  wire \alu_register_q[23]_i_5_n_1 ;
  wire \alu_register_q[24]_i_10_0 ;
  wire \alu_register_q[24]_i_10_n_1 ;
  wire \alu_register_q[24]_i_3_0 ;
  wire \alu_register_q[24]_i_8_n_1 ;
  wire \alu_register_q[24]_i_9_0 ;
  wire \alu_register_q[24]_i_9_n_1 ;
  wire \alu_register_q[25]_i_7_n_1 ;
  wire \alu_register_q[25]_i_8_n_1 ;
  wire \alu_register_q[26]_i_11_n_1 ;
  wire \alu_register_q[26]_i_3_n_1 ;
  wire \alu_register_q[26]_i_4_n_1 ;
  wire \alu_register_q[26]_i_5_n_1 ;
  wire \alu_register_q[26]_i_6_n_1 ;
  wire \alu_register_q[26]_i_8_n_1 ;
  wire \alu_register_q[26]_i_9_n_1 ;
  wire \alu_register_q[27]_i_12_n_1 ;
  wire \alu_register_q[27]_i_13_n_1 ;
  wire \alu_register_q[27]_i_14_n_1 ;
  wire \alu_register_q[27]_i_15_n_1 ;
  wire \alu_register_q[27]_i_16_n_1 ;
  wire \alu_register_q[27]_i_17_n_1 ;
  wire \alu_register_q[27]_i_18_n_1 ;
  wire \alu_register_q[27]_i_19_n_1 ;
  wire \alu_register_q[27]_i_5_0 ;
  wire \alu_register_q[27]_i_5_n_1 ;
  wire \alu_register_q[28]_i_10_n_1 ;
  wire \alu_register_q[28]_i_11_n_1 ;
  wire \alu_register_q[28]_i_12_n_1 ;
  wire \alu_register_q[28]_i_13_n_1 ;
  wire \alu_register_q[28]_i_14_n_1 ;
  wire \alu_register_q[28]_i_15_n_1 ;
  wire \alu_register_q[28]_i_8_n_1 ;
  wire \alu_register_q[28]_i_9_n_1 ;
  wire \alu_register_q[29]_i_11_n_1 ;
  wire \alu_register_q[29]_i_12_n_1 ;
  wire \alu_register_q[29]_i_14_n_1 ;
  wire \alu_register_q[29]_i_15_n_1 ;
  wire \alu_register_q[29]_i_16_n_1 ;
  wire \alu_register_q[29]_i_17_n_1 ;
  wire \alu_register_q[29]_i_8_n_1 ;
  wire \alu_register_q[29]_i_9_n_1 ;
  wire \alu_register_q[2]_i_1_0 ;
  wire \alu_register_q[30]_i_10_n_1 ;
  wire \alu_register_q[30]_i_12_n_1 ;
  wire \alu_register_q[30]_i_14_n_1 ;
  wire \alu_register_q[30]_i_15_n_1 ;
  wire \alu_register_q[30]_i_20_n_1 ;
  wire \alu_register_q[30]_i_21_n_1 ;
  wire \alu_register_q[30]_i_22_n_1 ;
  wire \alu_register_q[30]_i_24_n_1 ;
  wire \alu_register_q[30]_i_26_n_1 ;
  wire \alu_register_q[30]_i_27_n_1 ;
  wire \alu_register_q[30]_i_28_n_1 ;
  wire \alu_register_q[30]_i_29_n_1 ;
  wire \alu_register_q[30]_i_30_n_1 ;
  wire \alu_register_q[30]_i_31_n_1 ;
  wire \alu_register_q[30]_i_32_n_1 ;
  wire \alu_register_q[30]_i_33_n_1 ;
  wire \alu_register_q[31]_i_10_0 ;
  wire \alu_register_q[31]_i_10_n_1 ;
  wire \alu_register_q[31]_i_15_n_1 ;
  wire \alu_register_q[31]_i_17_n_1 ;
  wire \alu_register_q[31]_i_18_n_1 ;
  wire \alu_register_q[31]_i_19_n_1 ;
  wire \alu_register_q[31]_i_20_n_1 ;
  wire \alu_register_q[31]_i_21_n_1 ;
  wire \alu_register_q[31]_i_7_n_1 ;
  wire \alu_register_q[31]_i_8_n_1 ;
  wire \alu_register_q[31]_i_9_n_1 ;
  wire \alu_register_q[5]_i_1_0 ;
  wire \alu_register_q_reg[0] ;
  wire \alu_register_q_reg[0]_0 ;
  wire \alu_register_q_reg[0]_1 ;
  wire \alu_register_q_reg[0]_i_15_n_1 ;
  wire \alu_register_q_reg[0]_i_22_n_1 ;
  wire \alu_register_q_reg[0]_i_31_n_1 ;
  wire \alu_register_q_reg[0]_i_40_n_1 ;
  wire \alu_register_q_reg[0]_i_49_n_1 ;
  wire \alu_register_q_reg[0]_i_58_n_1 ;
  wire \alu_register_q_reg[0]_i_67_n_1 ;
  wire \alu_register_q_reg[17] ;
  wire \alu_register_q_reg[19]_i_7_n_1 ;
  wire \alu_register_q_reg[19]_i_8_n_1 ;
  wire \alu_register_q_reg[1] ;
  wire \alu_register_q_reg[1]_0 ;
  wire [31:0]\alu_register_q_reg[1]_1 ;
  wire \alu_register_q_reg[1]_2 ;
  wire \alu_register_q_reg[1]_3 ;
  wire \alu_register_q_reg[1]_4 ;
  wire \alu_register_q_reg[1]_5 ;
  wire \alu_register_q_reg[20] ;
  wire \alu_register_q_reg[20]_0 ;
  wire \alu_register_q_reg[21] ;
  wire \alu_register_q_reg[21]_0 ;
  wire \alu_register_q_reg[21]_1 ;
  wire \alu_register_q_reg[21]_2 ;
  wire \alu_register_q_reg[21]_3 ;
  wire \alu_register_q_reg[21]_i_14_n_1 ;
  wire \alu_register_q_reg[22] ;
  wire \alu_register_q_reg[23] ;
  wire \alu_register_q_reg[26] ;
  wire \alu_register_q_reg[26]_0 ;
  wire \alu_register_q_reg[27]_i_11_n_1 ;
  wire \alu_register_q_reg[27]_i_8_n_1 ;
  wire \alu_register_q_reg[29] ;
  wire \alu_register_q_reg[2] ;
  wire \alu_register_q_reg[30]_i_25_n_1 ;
  wire \alu_register_q_reg[3] ;
  wire \alu_register_q_reg[3]_0 ;
  wire \alu_register_q_reg[4] ;
  wire \alu_register_q_reg[5] ;
  wire \alu_register_q_reg[7] ;
  wire \alu_register_q_reg[7]_0 ;
  wire [31:0]b_mux_out;
  wire b_sel;
  wire \bit_counter[3]_i_10_n_1 ;
  wire \bit_counter[3]_i_14_n_1 ;
  wire \bit_counter[3]_i_15_n_1 ;
  wire \bit_counter[3]_i_16 ;
  wire \bit_counter[3]_i_17_0 ;
  wire \bit_counter[3]_i_17_1 ;
  wire \bit_counter[3]_i_17_n_1 ;
  wire \bit_counter[3]_i_18_n_1 ;
  wire \bit_counter[3]_i_19_n_1 ;
  wire \bit_counter[3]_i_20_n_1 ;
  wire \bit_counter[3]_i_21_n_1 ;
  wire \bit_counter[3]_i_22_n_1 ;
  wire \bit_counter[3]_i_23_n_1 ;
  wire \bit_counter[3]_i_24_n_1 ;
  wire \bit_counter[3]_i_28_n_1 ;
  wire \bit_counter[3]_i_29_n_1 ;
  wire \bit_counter[3]_i_30_n_1 ;
  wire \bit_counter[3]_i_31_n_1 ;
  wire \bit_counter[3]_i_33_n_1 ;
  wire \bit_counter[3]_i_34_n_1 ;
  wire \bit_counter[3]_i_35_n_1 ;
  wire \bit_counter[3]_i_36_n_1 ;
  wire \bit_counter[3]_i_37_n_1 ;
  wire \bit_counter[3]_i_39_n_1 ;
  wire \bit_counter[3]_i_40_n_1 ;
  wire \bit_counter[3]_i_41_n_1 ;
  wire \bit_counter[3]_i_42_n_1 ;
  wire \bit_counter[3]_i_43_n_1 ;
  wire \bit_counter[3]_i_44_n_1 ;
  wire \bit_counter[3]_i_45_n_1 ;
  wire \bit_counter[3]_i_46_n_1 ;
  wire \bit_counter[3]_i_47_n_1 ;
  wire \bit_counter[3]_i_48_n_1 ;
  wire \bit_counter[3]_i_49_n_1 ;
  wire \bit_counter[3]_i_55_n_1 ;
  wire \bit_counter[3]_i_5_0 ;
  wire \bit_counter[3]_i_7_0 ;
  wire \bit_counter[3]_i_7_1 ;
  wire \bit_counter[3]_i_7_n_1 ;
  wire \bit_counter[3]_i_8_0 ;
  wire \bit_counter[3]_i_8_n_1 ;
  wire \bit_counter[3]_i_9_0 ;
  wire \bit_counter[3]_i_9_n_1 ;
  wire \bit_counter_reg[3] ;
  wire br_taken_reg_i_10_n_1;
  wire br_taken_reg_i_11_n_1;
  wire br_taken_reg_i_12_n_1;
  wire br_taken_reg_i_13_n_1;
  wire br_taken_reg_i_14_n_1;
  wire br_taken_reg_i_15_n_1;
  wire br_taken_reg_i_16_n_1;
  wire br_taken_reg_i_17_n_1;
  wire br_taken_reg_i_18_n_1;
  wire br_taken_reg_i_19_n_1;
  wire br_taken_reg_i_20_n_1;
  wire br_taken_reg_i_21_n_1;
  wire br_taken_reg_i_22_n_1;
  wire br_taken_reg_i_23_n_1;
  wire br_taken_reg_i_24_n_1;
  wire br_taken_reg_i_25_n_1;
  wire br_taken_reg_i_26_n_1;
  wire br_taken_reg_i_27_n_1;
  wire br_taken_reg_i_28_n_1;
  wire br_taken_reg_i_29_n_1;
  wire br_taken_reg_i_30_n_1;
  wire br_taken_reg_i_31_n_1;
  wire br_taken_reg_i_32_n_1;
  wire br_taken_reg_i_33_n_1;
  wire br_taken_reg_i_34_n_1;
  wire br_taken_reg_i_35_n_1;
  wire br_taken_reg_i_36_n_1;
  wire br_taken_reg_i_37_n_1;
  wire br_taken_reg_i_39_n_1;
  wire br_taken_reg_i_40_n_1;
  wire br_taken_reg_i_41_n_1;
  wire br_taken_reg_i_42_n_1;
  wire br_taken_reg_i_43_n_1;
  wire br_taken_reg_i_44_n_1;
  wire br_taken_reg_i_45_n_1;
  wire br_taken_reg_i_46_n_1;
  wire br_taken_reg_i_47_n_1;
  wire br_taken_reg_i_48_n_1;
  wire br_taken_reg_i_49_n_1;
  wire br_taken_reg_i_4_n_1;
  wire br_taken_reg_i_50_n_1;
  wire br_taken_reg_i_51_n_1;
  wire br_taken_reg_i_52_n_1;
  wire br_taken_reg_i_53_n_1;
  wire br_taken_reg_i_54_n_1;
  wire br_taken_reg_i_55_n_1;
  wire br_taken_reg_i_56_n_1;
  wire br_taken_reg_i_57_n_1;
  wire br_taken_reg_i_58_n_1;
  wire br_taken_reg_i_59_n_1;
  wire br_taken_reg_i_5_n_1;
  wire br_taken_reg_i_60_n_1;
  wire br_taken_reg_i_61_n_1;
  wire br_taken_reg_i_63_n_1;
  wire br_taken_reg_i_64_n_1;
  wire br_taken_reg_i_65_n_1;
  wire br_taken_reg_i_66_n_1;
  wire br_taken_reg_i_67_n_1;
  wire br_taken_reg_i_68_n_1;
  wire br_taken_reg_i_69_n_1;
  wire br_taken_reg_i_70_n_1;
  wire br_taken_reg_i_71_n_1;
  wire br_taken_reg_i_72_n_1;
  wire br_taken_reg_i_73_n_1;
  wire br_taken_reg_i_74_n_1;
  wire br_taken_reg_i_75_n_1;
  wire br_taken_reg_i_76_n_1;
  wire br_taken_reg_i_77_n_1;
  wire br_taken_reg_i_78_n_1;
  wire br_taken_reg_i_79_n_1;
  wire br_taken_reg_i_7_n_1;
  wire br_taken_reg_i_80_n_1;
  wire br_taken_reg_i_81_n_1;
  wire br_taken_reg_i_82_n_1;
  wire br_taken_reg_i_83_n_1;
  wire br_taken_reg_i_84_n_1;
  wire br_taken_reg_i_85_n_1;
  wire br_taken_reg_i_86_n_1;
  wire br_taken_reg_i_87_n_1;
  wire br_taken_reg_i_88_n_1;
  wire br_taken_reg_i_89_n_1;
  wire br_taken_reg_i_8_n_1;
  wire br_taken_reg_i_90_n_1;
  wire br_taken_reg_i_91_n_1;
  wire br_taken_reg_i_9_n_1;
  wire branch_comp_br_eq;
  wire branch_comp_br_un;
  wire [31:0]data1;
  wire [31:0]imem_dina;
  wire [3:0]imm_gen_out;
  wire [10:0]\instruction_counter_reg[0] ;
  wire \instruction_decode_register_q_reg[14] ;
  wire \instruction_decode_register_q_reg[14]_0 ;
  wire \instruction_decode_register_q_reg[14]_1 ;
  wire \instruction_decode_register_q_reg[14]_10 ;
  wire \instruction_decode_register_q_reg[14]_11 ;
  wire \instruction_decode_register_q_reg[14]_2 ;
  wire \instruction_decode_register_q_reg[14]_3 ;
  wire \instruction_decode_register_q_reg[14]_4 ;
  wire \instruction_decode_register_q_reg[14]_5 ;
  wire \instruction_decode_register_q_reg[14]_6 ;
  wire \instruction_decode_register_q_reg[14]_7 ;
  wire \instruction_decode_register_q_reg[14]_8 ;
  wire \instruction_decode_register_q_reg[14]_9 ;
  wire \instruction_decode_register_q_reg[29] ;
  wire \instruction_decode_register_q_reg[5] ;
  wire \instruction_execute_register_q_reg[14] ;
  wire [31:0]\ldx_out_reg[2]_i_6 ;
  wire [3:0]mem_reg_0_0;
  wire mem_reg_0_0_0;
  wire mem_reg_0_0_1;
  wire mem_reg_0_0_2;
  wire mem_reg_0_0_3;
  wire mem_reg_0_0_4;
  wire mem_reg_0_0_i_109_n_1;
  wire mem_reg_0_0_i_111_n_1;
  wire mem_reg_0_0_i_115_n_1;
  wire mem_reg_0_0_i_116_n_1;
  wire mem_reg_0_0_i_117_0;
  wire mem_reg_0_0_i_117_n_1;
  wire mem_reg_0_0_i_126_n_1;
  wire mem_reg_0_0_i_127_n_1;
  wire mem_reg_0_0_i_128_0;
  wire mem_reg_0_0_i_128_n_1;
  wire mem_reg_0_0_i_131_0;
  wire mem_reg_0_0_i_131_1;
  wire mem_reg_0_0_i_131_n_1;
  wire mem_reg_0_0_i_134_0;
  wire mem_reg_0_0_i_140_n_1;
  wire mem_reg_0_0_i_145_0;
  wire mem_reg_0_0_i_145_n_1;
  wire mem_reg_0_0_i_154_n_1;
  wire mem_reg_0_0_i_156_n_1;
  wire mem_reg_0_0_i_157_n_1;
  wire mem_reg_0_0_i_163_n_1;
  wire mem_reg_0_0_i_164_n_1;
  wire mem_reg_0_0_i_169_0;
  wire mem_reg_0_0_i_169_n_1;
  wire mem_reg_0_0_i_171_n_1;
  wire mem_reg_0_0_i_173_n_1;
  wire mem_reg_0_0_i_174_n_1;
  wire mem_reg_0_0_i_178_n_1;
  wire mem_reg_0_0_i_179_n_1;
  wire mem_reg_0_0_i_180_n_1;
  wire mem_reg_0_0_i_181_n_1;
  wire mem_reg_0_0_i_184_n_1;
  wire mem_reg_0_0_i_186_n_1;
  wire mem_reg_0_0_i_187_n_1;
  wire mem_reg_0_0_i_188_n_1;
  wire mem_reg_0_0_i_192_n_1;
  wire mem_reg_0_0_i_193_n_1;
  wire mem_reg_0_0_i_194_n_1;
  wire mem_reg_0_0_i_199_n_1;
  wire mem_reg_0_0_i_200_n_1;
  wire mem_reg_0_0_i_201_0;
  wire mem_reg_0_0_i_201_1;
  wire mem_reg_0_0_i_201_n_1;
  wire mem_reg_0_0_i_202_0;
  wire mem_reg_0_0_i_202_n_1;
  wire mem_reg_0_0_i_205_0;
  wire mem_reg_0_0_i_205_n_1;
  wire mem_reg_0_0_i_206_n_1;
  wire mem_reg_0_0_i_207_n_1;
  wire mem_reg_0_0_i_208_n_1;
  wire mem_reg_0_0_i_209_n_1;
  wire mem_reg_0_0_i_210_n_1;
  wire mem_reg_0_0_i_211_n_1;
  wire mem_reg_0_0_i_214_n_1;
  wire mem_reg_0_0_i_215_n_1;
  wire mem_reg_0_0_i_217_n_1;
  wire mem_reg_0_0_i_218;
  wire mem_reg_0_0_i_219_n_1;
  wire mem_reg_0_0_i_222_n_1;
  wire mem_reg_0_0_i_237_n_1;
  wire mem_reg_0_0_i_238_n_1;
  wire mem_reg_0_0_i_239_n_1;
  wire mem_reg_0_0_i_240_n_1;
  wire mem_reg_0_0_i_241_n_1;
  wire mem_reg_0_0_i_242_n_1;
  wire mem_reg_0_0_i_243_n_1;
  wire mem_reg_0_0_i_244_n_1;
  wire mem_reg_0_0_i_246_n_1;
  wire mem_reg_0_0_i_252_n_1;
  wire mem_reg_0_0_i_257_0;
  wire mem_reg_0_0_i_257_1;
  wire mem_reg_0_0_i_257_n_1;
  wire mem_reg_0_0_i_265_n_1;
  wire mem_reg_0_0_i_266_n_1;
  wire mem_reg_0_0_i_26_n_1;
  wire mem_reg_0_0_i_273_n_1;
  wire mem_reg_0_0_i_274_n_1;
  wire mem_reg_0_0_i_275_n_1;
  wire mem_reg_0_0_i_276_n_1;
  wire mem_reg_0_0_i_277_n_1;
  wire mem_reg_0_0_i_278_n_1;
  wire mem_reg_0_0_i_279_n_1;
  wire mem_reg_0_0_i_27_n_1;
  wire mem_reg_0_0_i_280_n_1;
  wire mem_reg_0_0_i_281_n_1;
  wire mem_reg_0_0_i_284_n_1;
  wire mem_reg_0_0_i_285_n_1;
  wire mem_reg_0_0_i_287_n_1;
  wire mem_reg_0_0_i_288_n_1;
  wire mem_reg_0_0_i_289_n_1;
  wire mem_reg_0_0_i_28_n_1;
  wire mem_reg_0_0_i_290_n_1;
  wire mem_reg_0_0_i_292_n_1;
  wire mem_reg_0_0_i_293_n_1;
  wire mem_reg_0_0_i_296_n_1;
  wire mem_reg_0_0_i_297_n_1;
  wire mem_reg_0_0_i_300_n_1;
  wire mem_reg_0_0_i_301_n_1;
  wire mem_reg_0_0_i_302_n_1;
  wire mem_reg_0_0_i_306_n_1;
  wire mem_reg_0_0_i_307_n_1;
  wire mem_reg_0_0_i_308_n_1;
  wire mem_reg_0_0_i_309_n_1;
  wire mem_reg_0_0_i_31_n_1;
  wire mem_reg_0_0_i_322_n_1;
  wire mem_reg_0_0_i_323_n_1;
  wire mem_reg_0_0_i_324_n_1;
  wire mem_reg_0_0_i_325_n_1;
  wire mem_reg_0_0_i_32_n_1;
  wire mem_reg_0_0_i_33_n_1;
  wire mem_reg_0_0_i_35_n_1;
  wire mem_reg_0_0_i_38_n_1;
  wire mem_reg_0_0_i_41_0;
  wire mem_reg_0_0_i_42;
  wire mem_reg_0_0_i_42_0;
  wire mem_reg_0_0_i_43;
  wire mem_reg_0_0_i_43_0;
  wire mem_reg_0_0_i_43_1;
  wire mem_reg_0_0_i_43_2;
  wire mem_reg_0_0_i_44_n_1;
  wire mem_reg_0_0_i_46_n_1;
  wire mem_reg_0_0_i_47_n_1;
  wire mem_reg_0_0_i_48_n_1;
  wire mem_reg_0_0_i_49_n_1;
  wire mem_reg_0_0_i_51_0;
  wire mem_reg_0_0_i_51_n_1;
  wire mem_reg_0_0_i_52_n_1;
  wire mem_reg_0_0_i_53_n_1;
  wire mem_reg_0_0_i_55_n_1;
  wire mem_reg_0_0_i_57_n_1;
  wire mem_reg_0_0_i_60_n_1;
  wire mem_reg_0_0_i_63_n_1;
  wire mem_reg_0_0_i_64_n_1;
  wire [2:0]mem_reg_0_0_i_65_0;
  wire [2:0]mem_reg_0_0_i_65_1;
  wire mem_reg_0_0_i_65_n_1;
  wire mem_reg_0_0_i_67_n_1;
  wire mem_reg_0_0_i_68_n_1;
  wire mem_reg_0_0_i_69_n_1;
  wire mem_reg_0_0_i_71_n_1;
  wire mem_reg_0_0_i_72_n_1;
  wire mem_reg_0_0_i_73_n_1;
  wire mem_reg_0_0_i_74;
  wire mem_reg_0_0_i_75;
  wire mem_reg_0_0_i_75_0;
  wire mem_reg_0_0_i_79_n_1;
  wire mem_reg_0_0_i_80_n_1;
  wire mem_reg_0_0_i_81_n_1;
  wire [0:0]mem_reg_0_0_i_82_0;
  wire mem_reg_0_0_i_82_n_1;
  wire mem_reg_0_0_i_84_n_1;
  wire mem_reg_0_0_i_85_n_1;
  wire mem_reg_0_0_i_86_n_1;
  wire mem_reg_0_0_i_87_n_1;
  wire mem_reg_3_3;
  wire mem_reg_3_3_0;
  wire mem_reg_3_3_1;
  wire mem_reg_3_3_10;
  wire mem_reg_3_3_11;
  wire mem_reg_3_3_12;
  wire mem_reg_3_3_13;
  wire mem_reg_3_3_2;
  wire mem_reg_3_3_3;
  wire mem_reg_3_3_4;
  wire mem_reg_3_3_5;
  wire mem_reg_3_3_6;
  wire mem_reg_3_3_7;
  wire mem_reg_3_3_8;
  wire mem_reg_3_3_9;
  wire [7:0]n_0_2087_BUFG_inst_i_1;
  wire n_0_2087_BUFG_inst_i_5_n_1;
  wire [31:0]p_1_in;
  wire \pc_decode_register_q_reg[0] ;
  wire \pc_decode_register_q_reg[0]_0 ;
  wire \pc_decode_register_q_reg[0]_1 ;
  wire \pc_decode_register_q_reg[16] ;
  wire \pc_decode_register_q_reg[19] ;
  wire \pc_decode_register_q_reg[1] ;
  wire \pc_decode_register_q_reg[20] ;
  wire \pc_decode_register_q_reg[21] ;
  wire \pc_decode_register_q_reg[25] ;
  wire \pc_decode_register_q_reg[26] ;
  wire \pc_decode_register_q_reg[27] ;
  wire \pc_decode_register_q_reg[27]_0 ;
  wire \pc_decode_register_q_reg[28] ;
  wire \pc_decode_register_q_reg[29] ;
  wire \pc_decode_register_q_reg[2] ;
  wire [24:0]\pc_decode_register_q_reg[30] ;
  wire \pc_decode_register_q_reg[30]_0 ;
  wire \pc_decode_register_q_reg[30]_1 ;
  wire \pc_decode_register_q_reg[30]_2 ;
  wire \pc_decode_register_q_reg[31] ;
  wire \pc_decode_register_q_reg[31]_0 ;
  wire \pc_decode_register_q_reg[31]_1 ;
  wire \pc_decode_register_q_reg[31]_10 ;
  wire \pc_decode_register_q_reg[31]_11 ;
  wire \pc_decode_register_q_reg[31]_12 ;
  wire \pc_decode_register_q_reg[31]_13 ;
  wire \pc_decode_register_q_reg[31]_14 ;
  wire \pc_decode_register_q_reg[31]_2 ;
  wire \pc_decode_register_q_reg[31]_3 ;
  wire \pc_decode_register_q_reg[31]_4 ;
  wire \pc_decode_register_q_reg[31]_5 ;
  wire \pc_decode_register_q_reg[31]_6 ;
  wire \pc_decode_register_q_reg[31]_7 ;
  wire \pc_decode_register_q_reg[31]_8 ;
  wire \pc_decode_register_q_reg[31]_9 ;
  wire \pc_decode_register_q_reg[3] ;
  wire \pc_decode_register_q_reg[3]_0 ;
  wire \pc_decode_register_q_reg[4] ;
  wire \pc_decode_register_q_reg[4]_0 ;
  wire \pc_decode_register_q_reg[5] ;
  wire [17:0]pc_mux_in3;
  wire [31:0]rs1_mux2_out;
  wire [31:0]rs2_mux2_out;
  wire [2:0]wf_ldx_sel;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_49_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_58_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_67_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[19]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[19]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[21]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[27]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[27]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[30]_i_25_CO_UNCONNECTED ;
  wire [3:0]NLW_br_taken_reg_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_29_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_39_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_48_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_53_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_63_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_109_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_111_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_173_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_174_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_184_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_211_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_277_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT5 #(
    .INIT(32'hFFFF6240)) 
    \alu_register_q[0]_i_10 
       (.I0(b_mux_out[3]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_201_n_1),
        .I3(mem_reg_0_0_i_200_n_1),
        .I4(mem_reg_0_0_i_199_n_1),
        .O(\alu_register_q[0]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[0]_i_12 
       (.I0(a_mux_out[10]),
        .I1(a_mux_out[11]),
        .I2(a_mux_out[8]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[9]),
        .O(\alu_register_q[0]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_register_q[0]_i_13 
       (.I0(\alu_register_q_reg[3]_0 ),
        .I1(b_mux_out[2]),
        .O(\alu_register_q[0]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[0]_i_14 
       (.I0(mem_reg_0_0_i_75_0),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .O(\alu_register_q[0]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[0]_i_18 
       (.I0(b_mux_out[3]),
        .I1(a_mux_out[3]),
        .O(\alu_register_q[0]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[0]_i_19 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .O(\alu_register_q[0]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[0]_i_20 
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .O(\alu_register_q[0]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[0]_i_21 
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .O(\alu_register_q[0]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_register_q[0]_i_23 
       (.I0(b_mux_out[30]),
        .I1(a_mux_out[30]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[31]),
        .O(\alu_register_q[0]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_24 
       (.I0(b_mux_out[28]),
        .I1(a_mux_out[28]),
        .I2(a_mux_out[29]),
        .I3(b_mux_out[29]),
        .O(\alu_register_q[0]_i_24_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_25 
       (.I0(b_mux_out[26]),
        .I1(a_mux_out[26]),
        .I2(a_mux_out[27]),
        .I3(b_mux_out[27]),
        .O(\alu_register_q[0]_i_25_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_26 
       (.I0(b_mux_out[24]),
        .I1(a_mux_out[24]),
        .I2(a_mux_out[25]),
        .I3(b_mux_out[25]),
        .O(\alu_register_q[0]_i_26_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \alu_register_q[0]_i_27 
       (.I0(\alu_register_q[31]_i_18_n_1 ),
        .I1(b_mux_out[30]),
        .I2(a_mux_out[30]),
        .O(\alu_register_q[0]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_28 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .I2(b_mux_out[28]),
        .I3(a_mux_out[28]),
        .O(\alu_register_q[0]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_29 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .I2(b_mux_out[26]),
        .I3(a_mux_out[26]),
        .O(\alu_register_q[0]_i_29_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_30 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .I2(b_mux_out[24]),
        .I3(a_mux_out[24]),
        .O(\alu_register_q[0]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_register_q[0]_i_32 
       (.I0(b_mux_out[30]),
        .I1(a_mux_out[30]),
        .I2(b_mux_out[31]),
        .I3(a_mux_out[31]),
        .O(\alu_register_q[0]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_33 
       (.I0(b_mux_out[28]),
        .I1(a_mux_out[28]),
        .I2(a_mux_out[29]),
        .I3(b_mux_out[29]),
        .O(\alu_register_q[0]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_34 
       (.I0(b_mux_out[26]),
        .I1(a_mux_out[26]),
        .I2(a_mux_out[27]),
        .I3(b_mux_out[27]),
        .O(\alu_register_q[0]_i_34_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_35 
       (.I0(b_mux_out[24]),
        .I1(a_mux_out[24]),
        .I2(a_mux_out[25]),
        .I3(b_mux_out[25]),
        .O(\alu_register_q[0]_i_35_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \alu_register_q[0]_i_36 
       (.I0(\alu_register_q[31]_i_18_n_1 ),
        .I1(b_mux_out[30]),
        .I2(a_mux_out[30]),
        .O(\alu_register_q[0]_i_36_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_37 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .I2(b_mux_out[28]),
        .I3(a_mux_out[28]),
        .O(\alu_register_q[0]_i_37_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_38 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .I2(b_mux_out[26]),
        .I3(a_mux_out[26]),
        .O(\alu_register_q[0]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_39 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .I2(b_mux_out[24]),
        .I3(a_mux_out[24]),
        .O(\alu_register_q[0]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_register_q[0]_i_4 
       (.I0(\alu_register_q[0]_i_9_n_1 ),
        .I1(\alu_register_q[0]_i_10_n_1 ),
        .I2(mem_reg_0_0_i_202_n_1),
        .I3(mem_reg_0_0[1]),
        .I4(b_mux_out[2]),
        .O(mem_reg_0_0_i_75));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_41 
       (.I0(b_mux_out[22]),
        .I1(a_mux_out[22]),
        .I2(a_mux_out[23]),
        .I3(b_mux_out[23]),
        .O(\alu_register_q[0]_i_41_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_42 
       (.I0(b_mux_out[20]),
        .I1(a_mux_out[20]),
        .I2(a_mux_out[21]),
        .I3(b_mux_out[21]),
        .O(\alu_register_q[0]_i_42_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_43 
       (.I0(b_mux_out[18]),
        .I1(a_mux_out[18]),
        .I2(a_mux_out[19]),
        .I3(b_mux_out[19]),
        .O(\alu_register_q[0]_i_43_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_44 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .I2(a_mux_out[17]),
        .I3(b_mux_out[17]),
        .O(\alu_register_q[0]_i_44_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_45 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[22]),
        .O(\alu_register_q[0]_i_45_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_46 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[20]),
        .O(\alu_register_q[0]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_47 
       (.I0(b_mux_out[19]),
        .I1(a_mux_out[19]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[18]),
        .O(\alu_register_q[0]_i_47_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_48 
       (.I0(b_mux_out[17]),
        .I1(a_mux_out[17]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[16]),
        .O(\alu_register_q[0]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \alu_register_q[0]_i_5 
       (.I0(\alu_register_q_reg[0]_1 ),
        .I1(mem_reg_0_0_i_169_0),
        .I2(a_mux_out[0]),
        .I3(\alu_register_q[0]_i_12_n_1 ),
        .I4(\alu_register_q[0]_i_13_n_1 ),
        .I5(mem_reg_0_0[1]),
        .O(\pc_decode_register_q_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_50 
       (.I0(b_mux_out[22]),
        .I1(a_mux_out[22]),
        .I2(a_mux_out[23]),
        .I3(b_mux_out[23]),
        .O(\alu_register_q[0]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_51 
       (.I0(b_mux_out[20]),
        .I1(a_mux_out[20]),
        .I2(a_mux_out[21]),
        .I3(b_mux_out[21]),
        .O(\alu_register_q[0]_i_51_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_52 
       (.I0(b_mux_out[18]),
        .I1(a_mux_out[18]),
        .I2(a_mux_out[19]),
        .I3(b_mux_out[19]),
        .O(\alu_register_q[0]_i_52_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_53 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .I2(a_mux_out[17]),
        .I3(b_mux_out[17]),
        .O(\alu_register_q[0]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_54 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[22]),
        .O(\alu_register_q[0]_i_54_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_55 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[20]),
        .O(\alu_register_q[0]_i_55_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_56 
       (.I0(b_mux_out[19]),
        .I1(a_mux_out[19]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[18]),
        .O(\alu_register_q[0]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_57 
       (.I0(b_mux_out[17]),
        .I1(a_mux_out[17]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[16]),
        .O(\alu_register_q[0]_i_57_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_59 
       (.I0(b_mux_out[14]),
        .I1(a_mux_out[14]),
        .I2(a_mux_out[15]),
        .I3(b_mux_out[15]),
        .O(\alu_register_q[0]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \alu_register_q[0]_i_6 
       (.I0(mem_reg_0_0_i_257_1),
        .I1(b_mux_out[2]),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[0]_i_14_n_1 ),
        .I4(mem_reg_0_0[1]),
        .I5(a_mux_out[3]),
        .O(\pc_decode_register_q_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_60 
       (.I0(b_mux_out[12]),
        .I1(a_mux_out[12]),
        .I2(a_mux_out[13]),
        .I3(b_mux_out[13]),
        .O(\alu_register_q[0]_i_60_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_61 
       (.I0(b_mux_out[10]),
        .I1(a_mux_out[10]),
        .I2(a_mux_out[11]),
        .I3(b_mux_out[11]),
        .O(\alu_register_q[0]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_62 
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .I2(a_mux_out[9]),
        .I3(b_mux_out[9]),
        .O(\alu_register_q[0]_i_62_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_63 
       (.I0(b_mux_out[15]),
        .I1(a_mux_out[15]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[14]),
        .O(\alu_register_q[0]_i_63_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_64 
       (.I0(b_mux_out[13]),
        .I1(a_mux_out[13]),
        .I2(a_mux_out[12]),
        .I3(b_mux_out[12]),
        .O(\alu_register_q[0]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_65 
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[10]),
        .O(\alu_register_q[0]_i_65_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_66 
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[9]),
        .I2(a_mux_out[8]),
        .I3(b_mux_out[8]),
        .O(\alu_register_q[0]_i_66_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_68 
       (.I0(b_mux_out[14]),
        .I1(a_mux_out[14]),
        .I2(a_mux_out[15]),
        .I3(b_mux_out[15]),
        .O(\alu_register_q[0]_i_68_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_69 
       (.I0(b_mux_out[12]),
        .I1(a_mux_out[12]),
        .I2(a_mux_out[13]),
        .I3(b_mux_out[13]),
        .O(\alu_register_q[0]_i_69_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_70 
       (.I0(b_mux_out[10]),
        .I1(a_mux_out[10]),
        .I2(a_mux_out[11]),
        .I3(b_mux_out[11]),
        .O(\alu_register_q[0]_i_70_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_71 
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .I2(a_mux_out[9]),
        .I3(b_mux_out[9]),
        .O(\alu_register_q[0]_i_71_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_72 
       (.I0(b_mux_out[15]),
        .I1(a_mux_out[15]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[14]),
        .O(\alu_register_q[0]_i_72_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_73 
       (.I0(b_mux_out[13]),
        .I1(a_mux_out[13]),
        .I2(a_mux_out[12]),
        .I3(b_mux_out[12]),
        .O(\alu_register_q[0]_i_73_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_74 
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[10]),
        .O(\alu_register_q[0]_i_74_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_75 
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[9]),
        .I2(a_mux_out[8]),
        .I3(b_mux_out[8]),
        .O(\alu_register_q[0]_i_75_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_76 
       (.I0(b_mux_out[6]),
        .I1(a_mux_out[6]),
        .I2(a_mux_out[7]),
        .I3(b_mux_out[7]),
        .O(\alu_register_q[0]_i_76_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_77 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[4]),
        .I2(a_mux_out[5]),
        .I3(b_mux_out[5]),
        .O(\alu_register_q[0]_i_77_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_78 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(a_mux_out[3]),
        .I3(b_mux_out[3]),
        .O(\alu_register_q[0]_i_78_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_79 
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[0]),
        .I2(a_mux_out[1]),
        .I3(b_mux_out[1]),
        .O(\alu_register_q[0]_i_79_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_80 
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .I2(b_mux_out[6]),
        .I3(a_mux_out[6]),
        .O(\alu_register_q[0]_i_80_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_81 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(b_mux_out[4]),
        .I3(a_mux_out[4]),
        .O(\alu_register_q[0]_i_81_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_82 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(\alu_register_q[0]_i_82_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_83 
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[0]),
        .O(\alu_register_q[0]_i_83_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_84 
       (.I0(b_mux_out[6]),
        .I1(a_mux_out[6]),
        .I2(a_mux_out[7]),
        .I3(b_mux_out[7]),
        .O(\alu_register_q[0]_i_84_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_85 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[4]),
        .I2(a_mux_out[5]),
        .I3(b_mux_out[5]),
        .O(\alu_register_q[0]_i_85_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_86 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(a_mux_out[3]),
        .I3(b_mux_out[3]),
        .O(\alu_register_q[0]_i_86_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_register_q[0]_i_87 
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[0]),
        .I2(a_mux_out[1]),
        .I3(b_mux_out[1]),
        .O(\alu_register_q[0]_i_87_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_88 
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .I2(b_mux_out[6]),
        .I3(a_mux_out[6]),
        .O(\alu_register_q[0]_i_88_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_89 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(b_mux_out[4]),
        .I3(a_mux_out[4]),
        .O(\alu_register_q[0]_i_89_n_1 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \alu_register_q[0]_i_9 
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(a_mux_out[2]),
        .I2(mem_reg_0_0_i_75_0),
        .I3(mem_reg_0_0_i_265_n_1),
        .I4(mem_reg_0_0[1]),
        .I5(a_mux_out[1]),
        .O(\alu_register_q[0]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_90 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(\alu_register_q[0]_i_90_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_91 
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[0]),
        .O(\alu_register_q[0]_i_91_n_1 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \alu_register_q[16]_i_2 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0[1]),
        .I2(mem_reg_0_0[2]),
        .I3(mem_reg_0_0[3]),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_201_n_1),
        .O(mem_reg_0_0_i_201_1));
  LUT6 #(
    .INIT(64'hBAAAFAEABAAABAAA)) 
    \alu_register_q[16]_i_4 
       (.I0(\pc_decode_register_q_reg[16] ),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0[0]),
        .I3(\pc_decode_register_q_reg[0]_0 ),
        .I4(\alu_register_q_reg[3] ),
        .I5(mem_reg_0_0_i_131_n_1),
        .O(mem_reg_0_0_i_131_0));
  LUT6 #(
    .INIT(64'hF000666600006666)) 
    \alu_register_q[16]_i_8 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .I2(mem_reg_0_0_i_140_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[3]_0 ),
        .O(\pc_decode_register_q_reg[16] ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \alu_register_q[17]_i_10 
       (.I0(a_mux_out[31]),
        .I1(\alu_register_q[21]_i_8_n_1 ),
        .I2(\alu_register_q[25]_i_7_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \alu_register_q[17]_i_11 
       (.I0(\alu_register_q[25]_i_8_n_1 ),
        .I1(\pc_decode_register_q_reg[0] ),
        .I2(mem_reg_0_0_i_163_n_1),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[17]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_register_q[17]_i_3 
       (.I0(\alu_register_q[17]_i_10_n_1 ),
        .I1(mem_reg_3_3_1),
        .I2(\alu_register_q[17]_i_11_n_1 ),
        .I3(mem_reg_3_3_2),
        .O(mem_reg_0_0_i_42));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \alu_register_q[17]_i_4 
       (.I0(mem_reg_0_0_i_128_n_1),
        .I1(\alu_register_q_reg[20] ),
        .I2(mem_reg_0_0_i_192_n_1),
        .I3(\alu_register_q_reg[17] ),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_43_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \alu_register_q[17]_i_9 
       (.I0(\alu_register_q_reg[21]_1 ),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[4]),
        .O(\pc_decode_register_q_reg[31]_13 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_register_q[18]_i_10 
       (.I0(\alu_register_q[22]_i_8_n_1 ),
        .I1(b_mux_out[3]),
        .I2(\pc_decode_register_q_reg[31]_9 ),
        .I3(b_mux_out[4]),
        .O(\alu_register_q[18]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \alu_register_q[18]_i_3 
       (.I0(\alu_register_q[18]_i_8_n_1 ),
        .I1(mem_reg_3_3_1),
        .I2(\alu_register_q[18]_i_9_n_1 ),
        .I3(mem_reg_3_3_2),
        .O(mem_reg_0_0_i_42_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \alu_register_q[18]_i_4 
       (.I0(mem_reg_0_0_i_117_n_1),
        .I1(mem_reg_0_0_0),
        .I2(mem_reg_0_0[0]),
        .I3(\alu_register_q_reg[1]_3 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[18]_i_10_n_1 ),
        .O(\alu_register_q[18]_i_10_0 ));
  LUT6 #(
    .INIT(64'hAAAAACFFAAAAAC00)) 
    \alu_register_q[18]_i_8 
       (.I0(a_mux_out[31]),
        .I1(a_mux_out[30]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(\alu_register_q[22]_i_8_n_1 ),
        .O(\alu_register_q[18]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \alu_register_q[18]_i_9 
       (.I0(\alu_register_q[26]_i_8_n_1 ),
        .I1(\pc_decode_register_q_reg[2] ),
        .I2(mem_reg_0_0_i_156_n_1),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[18]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_11 
       (.I0(b_mux_out[19]),
        .I1(a_mux_out[19]),
        .O(\alu_register_q[19]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_12 
       (.I0(b_mux_out[18]),
        .I1(a_mux_out[18]),
        .O(\alu_register_q[19]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_13 
       (.I0(b_mux_out[17]),
        .I1(a_mux_out[17]),
        .O(\alu_register_q[19]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_14 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .O(\alu_register_q[19]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_15 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .O(\alu_register_q[19]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_16 
       (.I0(a_mux_out[18]),
        .I1(b_mux_out[18]),
        .O(\alu_register_q[19]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_17 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .O(\alu_register_q[19]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_18 
       (.I0(a_mux_out[16]),
        .I1(b_mux_out[16]),
        .O(\alu_register_q[19]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCA00CA00CA00)) 
    \alu_register_q[19]_i_3 
       (.I0(mem_reg_0_0_i_180_n_1),
        .I1(a_mux_out[31]),
        .I2(\alu_register_q_reg[3] ),
        .I3(mem_reg_3_3_1),
        .I4(\alu_register_q[23]_i_5_n_1 ),
        .I5(mem_reg_3_3_2),
        .O(\pc_decode_register_q_reg[31]_10 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \alu_register_q[19]_i_4 
       (.I0(\alu_register_q[27]_i_5_0 ),
        .I1(\alu_register_q_reg[20] ),
        .I2(mem_reg_0_0_i_178_n_1),
        .I3(\alu_register_q_reg[17] ),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_43_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \alu_register_q[1]_i_1 
       (.I0(\alu_register_q_reg[1]_2 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(\alu_register_q[1]_i_3_n_1 ),
        .I3(\alu_register_q[1]_i_4_n_1 ),
        .I4(\alu_register_q[1]_i_5_n_1 ),
        .I5(\alu_register_q[1]_i_6_n_1 ),
        .O(pc_mux_in3[0]));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \alu_register_q[1]_i_10 
       (.I0(a_mux_out[4]),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .I2(a_mux_out[3]),
        .I3(mem_reg_0_0_i_75_0),
        .I4(mem_reg_0_0_i_266_n_1),
        .O(\alu_register_q[1]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \alu_register_q[1]_i_11 
       (.I0(b_mux_out[2]),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[27] ),
        .O(\alu_register_q[1]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14100400)) 
    \alu_register_q[1]_i_3 
       (.I0(b_mux_out[2]),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[1]_i_9_n_1 ),
        .I4(\pc_decode_register_q_reg[19] ),
        .I5(\alu_register_q[1]_i_10_n_1 ),
        .O(\alu_register_q[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[1]_i_4 
       (.I0(mem_reg_0_0_i_169_0),
        .I1(a_mux_out[1]),
        .I2(mem_reg_0_0_i_217_n_1),
        .I3(a_mux_out[2]),
        .I4(\alu_register_q_reg[1]_4 ),
        .I5(mem_reg_0_0_i_194_n_1),
        .O(\alu_register_q[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAAA)) 
    \alu_register_q[1]_i_5 
       (.I0(\alu_register_q[1]_i_11_n_1 ),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_192_n_1),
        .I3(mem_reg_0_0[0]),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_193_n_1),
        .O(\alu_register_q[1]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \alu_register_q[1]_i_6 
       (.I0(mem_reg_0_0_1),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[1]),
        .I3(\alu/data0 [1]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(\alu_register_q[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[1]_i_9 
       (.I0(a_mux_out[11]),
        .I1(a_mux_out[12]),
        .I2(a_mux_out[9]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[10]),
        .O(\alu_register_q[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \alu_register_q[20]_i_1 
       (.I0(\alu_register_q[20]_i_2_n_1 ),
        .I1(\alu_register_q[20]_i_3_n_1 ),
        .I2(\alu_register_q[20]_i_4_n_1 ),
        .I3(\alu_register_q_reg[20] ),
        .I4(\pc_decode_register_q_reg[0]_0 ),
        .I5(\alu_register_q_reg[20]_0 ),
        .O(pc_mux_in3[13]));
  LUT6 #(
    .INIT(64'h00F2002200000000)) 
    \alu_register_q[20]_i_2 
       (.I0(mem_reg_0_0_i_201_n_1),
        .I1(\alu_register_q_reg[3] ),
        .I2(\pc_decode_register_q_reg[31]_3 ),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[1]_3 ),
        .O(\alu_register_q[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hCA000A0000000000)) 
    \alu_register_q[20]_i_3 
       (.I0(\pc_decode_register_q_reg[26] ),
        .I1(a_mux_out[31]),
        .I2(\alu_register_q_reg[3] ),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[1]_3 ),
        .O(\alu_register_q[20]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[20]_i_4 
       (.I0(mem_reg_3_3_2),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_131_n_1),
        .I4(mem_reg_0_0_i_140_n_1),
        .I5(\alu_register_q[24]_i_10_n_1 ),
        .O(\alu_register_q[20]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h00003030FF00AAAA)) 
    \alu_register_q[20]_i_5 
       (.I0(\alu_register_q[24]_i_8_n_1 ),
        .I1(mem_reg_0_0_i_169_n_1),
        .I2(a_mux_out[0]),
        .I3(mem_reg_0_0_i_171_n_1),
        .I4(b_mux_out[3]),
        .I5(b_mux_out[4]),
        .O(\pc_decode_register_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \alu_register_q[21]_i_1 
       (.I0(\alu_register_q[21]_i_2_n_1 ),
        .I1(\alu_register_q[21]_i_3_n_1 ),
        .I2(\alu_register_q[21]_i_4_n_1 ),
        .I3(\alu_register_q[21]_i_5_n_1 ),
        .I4(\alu_register_q_reg[21]_0 ),
        .I5(\alu_register_q[21]_i_7_n_1 ),
        .O(pc_mux_in3[14]));
  LUT6 #(
    .INIT(64'hAAAAA0880000A088)) 
    \alu_register_q[21]_i_13 
       (.I0(\alu_register_q_reg[3]_0 ),
        .I1(a_mux_out[29]),
        .I2(a_mux_out[30]),
        .I3(b_mux_out[0]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[21]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[21]_i_15 
       (.I0(b_mux_out[23]),
        .I1(a_mux_out[23]),
        .O(\alu_register_q[21]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[21]_i_16 
       (.I0(b_mux_out[22]),
        .I1(a_mux_out[22]),
        .O(\alu_register_q[21]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[21]_i_17 
       (.I0(b_mux_out[21]),
        .I1(a_mux_out[21]),
        .O(\alu_register_q[21]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[21]_i_18 
       (.I0(b_mux_out[20]),
        .I1(a_mux_out[20]),
        .O(\alu_register_q[21]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \alu_register_q[21]_i_2 
       (.I0(b_mux_out[4]),
        .I1(\alu_register_q_reg[21]_2 ),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\pc_decode_register_q_reg[31]_1 ),
        .O(\alu_register_q[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hCA000A0000000000)) 
    \alu_register_q[21]_i_3 
       (.I0(\pc_decode_register_q_reg[27] ),
        .I1(a_mux_out[31]),
        .I2(\alu_register_q_reg[3] ),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[1]_3 ),
        .O(\alu_register_q[21]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[21]_i_4 
       (.I0(mem_reg_3_3_2),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[21]_i_9_n_1 ),
        .I4(\pc_decode_register_q_reg[3] ),
        .I5(\alu_register_q[29]_i_9_n_1 ),
        .O(\alu_register_q[21]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[21]_i_5 
       (.I0(\alu_register_q_reg[20] ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_163_n_1),
        .I4(\pc_decode_register_q_reg[0] ),
        .I5(\alu_register_q[25]_i_8_n_1 ),
        .O(\alu_register_q[21]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    \alu_register_q[21]_i_7 
       (.I0(\alu_register_q_reg[21]_3 ),
        .I1(\pc_decode_register_q_reg[31]_3 ),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .I3(\alu_register_q_reg[3] ),
        .I4(\alu_register_q[21]_i_13_n_1 ),
        .I5(\alu_register_q_reg[21]_1 ),
        .O(\alu_register_q[21]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[21]_i_8 
       (.I0(a_mux_out[23]),
        .I1(a_mux_out[24]),
        .I2(a_mux_out[21]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[22]),
        .O(\alu_register_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[21]_i_9 
       (.I0(a_mux_out[11]),
        .I1(a_mux_out[10]),
        .I2(a_mux_out[13]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[12]),
        .O(\alu_register_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \alu_register_q[22]_i_1 
       (.I0(\alu_register_q[22]_i_2_n_1 ),
        .I1(\alu_register_q[22]_i_3_n_1 ),
        .I2(\alu_register_q[22]_i_4_n_1 ),
        .I3(\alu_register_q[22]_i_5_n_1 ),
        .I4(\alu_register_q[22]_i_6_n_1 ),
        .I5(\alu_register_q_reg[22] ),
        .O(pc_mux_in3[15]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \alu_register_q[22]_i_2 
       (.I0(b_mux_out[4]),
        .I1(\pc_decode_register_q_reg[31]_9 ),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[22]_i_8_n_1 ),
        .I4(\alu_register_q_reg[21]_2 ),
        .O(\alu_register_q[22]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \alu_register_q[22]_i_3 
       (.I0(mem_reg_3_3_1),
        .I1(\alu_register_q_reg[3] ),
        .I2(a_mux_out[31]),
        .I3(\pc_decode_register_q_reg[28] ),
        .O(\alu_register_q[22]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hAAA8A0A80A080008)) 
    \alu_register_q[22]_i_4 
       (.I0(\alu_register_q_reg[21]_1 ),
        .I1(\alu_register_q[22]_i_8_n_1 ),
        .I2(b_mux_out[4]),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[22]_i_9_n_1 ),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[22]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[22]_i_5 
       (.I0(mem_reg_3_3_2),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[26]_i_9_n_1 ),
        .I4(\pc_decode_register_q_reg[4]_0 ),
        .I5(\alu_register_q[30]_i_12_n_1 ),
        .O(\alu_register_q[22]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[22]_i_6 
       (.I0(\alu_register_q_reg[20] ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_156_n_1),
        .I4(\pc_decode_register_q_reg[2] ),
        .I5(\alu_register_q[26]_i_8_n_1 ),
        .O(\alu_register_q[22]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[22]_i_8 
       (.I0(a_mux_out[24]),
        .I1(a_mux_out[25]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[23]),
        .O(\alu_register_q[22]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_register_q[22]_i_9 
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_169_n_1),
        .I2(a_mux_out[30]),
        .O(\alu_register_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \alu_register_q[23]_i_1 
       (.I0(\alu_register_q[23]_i_2_n_1 ),
        .I1(\alu_register_q[23]_i_3_n_1 ),
        .I2(\alu_register_q[23]_i_4_n_1 ),
        .I3(\alu_register_q_reg[20] ),
        .I4(\alu_register_q[23]_i_5_n_1 ),
        .I5(\alu_register_q_reg[23] ),
        .O(pc_mux_in3[16]));
  LUT6 #(
    .INIT(64'h0040004044400040)) 
    \alu_register_q[23]_i_2 
       (.I0(b_mux_out[4]),
        .I1(\alu_register_q_reg[21]_2 ),
        .I2(mem_reg_0_0_i_180_n_1),
        .I3(b_mux_out[3]),
        .I4(a_mux_out[31]),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(\alu_register_q[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFF00F8F8CC008888)) 
    \alu_register_q[23]_i_3 
       (.I0(mem_reg_0_0_i_180_n_1),
        .I1(\alu_register_q_reg[21]_1 ),
        .I2(\pc_decode_register_q_reg[29] ),
        .I3(a_mux_out[31]),
        .I4(\alu_register_q_reg[3] ),
        .I5(mem_reg_3_3_1),
        .O(\alu_register_q[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[23]_i_4 
       (.I0(mem_reg_3_3_2),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[27]_i_5_n_1 ),
        .I4(\pc_decode_register_q_reg[5] ),
        .I5(\alu_register_q[31]_i_9_n_1 ),
        .O(\alu_register_q[23]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \alu_register_q[23]_i_5 
       (.I0(\alu_register_q[31]_i_8_n_1 ),
        .I1(\pc_decode_register_q_reg[1] ),
        .I2(mem_reg_0_0_i_145_n_1),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[24]_i_10 
       (.I0(a_mux_out[18]),
        .I1(a_mux_out[17]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[19]),
        .O(\alu_register_q[24]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFF00F8F8CC008888)) 
    \alu_register_q[24]_i_3 
       (.I0(\pc_decode_register_q_reg[26] ),
        .I1(\alu_register_q_reg[21]_1 ),
        .I2(\pc_decode_register_q_reg[30]_0 ),
        .I3(a_mux_out[31]),
        .I4(\alu_register_q_reg[3] ),
        .I5(mem_reg_3_3_1),
        .O(\pc_decode_register_q_reg[31]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFECECEC)) 
    \alu_register_q[24]_i_4 
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(\alu_register_q[28]_i_14_n_1 ),
        .I2(b_mux_out[4]),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[24]_i_8_n_1 ),
        .I5(\alu_register_q[24]_i_9_n_1 ),
        .O(\alu_register_q[24]_i_9_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[24]_i_5 
       (.I0(\alu_register_q_reg[20] ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_131_n_1),
        .I4(mem_reg_0_0_i_140_n_1),
        .I5(\alu_register_q[24]_i_10_n_1 ),
        .O(\alu_register_q[24]_i_10_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[24]_i_7 
       (.I0(a_mux_out[26]),
        .I1(a_mux_out[27]),
        .I2(a_mux_out[24]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[25]),
        .O(\pc_decode_register_q_reg[26] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[24]_i_8 
       (.I0(a_mux_out[14]),
        .I1(a_mux_out[13]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[15]),
        .O(\alu_register_q[24]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \alu_register_q[24]_i_9 
       (.I0(a_mux_out[23]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[24]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFF00F8F8CC008888)) 
    \alu_register_q[25]_i_3 
       (.I0(\pc_decode_register_q_reg[27] ),
        .I1(\alu_register_q_reg[21]_1 ),
        .I2(\alu_register_q[25]_i_7_n_1 ),
        .I3(a_mux_out[31]),
        .I4(\alu_register_q_reg[3] ),
        .I5(mem_reg_3_3_1),
        .O(\pc_decode_register_q_reg[31] ));
  LUT5 #(
    .INIT(32'hFEEEBAAA)) 
    \alu_register_q[25]_i_4 
       (.I0(\alu_register_q[29]_i_11_n_1 ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[25]_i_8_n_1 ),
        .I4(mem_reg_0_0_i_51_n_1),
        .O(mem_reg_0_0_i_51_0));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \alu_register_q[25]_i_7 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[1]),
        .I2(mem_reg_0_0_i_265_n_1),
        .I3(a_mux_out[30]),
        .I4(a_mux_out[29]),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(\alu_register_q[25]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[25]_i_8 
       (.I0(a_mux_out[15]),
        .I1(a_mux_out[14]),
        .I2(a_mux_out[17]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[16]),
        .O(\alu_register_q[25]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \alu_register_q[25]_i_9 
       (.I0(\alu_register_q[29]_i_9_n_1 ),
        .I1(\pc_decode_register_q_reg[3] ),
        .I2(\alu_register_q[21]_i_9_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_43));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \alu_register_q[26]_i_1 
       (.I0(\alu_register_q_reg[26] ),
        .I1(\alu_register_q[26]_i_3_n_1 ),
        .I2(mem_reg_3_3_2),
        .I3(\alu_register_q[26]_i_4_n_1 ),
        .I4(\alu_register_q[26]_i_5_n_1 ),
        .I5(\alu_register_q[26]_i_6_n_1 ),
        .O(pc_mux_in3[17]));
  LUT6 #(
    .INIT(64'h4444004000400040)) 
    \alu_register_q[26]_i_11 
       (.I0(\alu_register_q_reg[3] ),
        .I1(\alu_register_q_reg[17] ),
        .I2(a_mux_out[30]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(mem_reg_0_0_i_265_n_1),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[26]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \alu_register_q[26]_i_3 
       (.I0(b_mux_out[26]),
        .I1(a_mux_out[26]),
        .I2(mem_reg_0_0_1),
        .I3(\pc_decode_register_q_reg[30]_1 ),
        .I4(mem_reg_3_3_1),
        .O(\alu_register_q[26]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEEEBAAA)) 
    \alu_register_q[26]_i_4 
       (.I0(\alu_register_q[30]_i_14_n_1 ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[26]_i_8_n_1 ),
        .I4(mem_reg_0_0_i_47_n_1),
        .O(\alu_register_q[26]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \alu_register_q[26]_i_5 
       (.I0(\alu_register_q_reg[20] ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[26]_i_9_n_1 ),
        .I4(\pc_decode_register_q_reg[4]_0 ),
        .I5(\alu_register_q[30]_i_12_n_1 ),
        .O(\alu_register_q[26]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAEEAAA)) 
    \alu_register_q[26]_i_6 
       (.I0(\alu_register_q_reg[26]_0 ),
        .I1(\alu_register_q_reg[21]_1 ),
        .I2(\alu_register_q_reg[3] ),
        .I3(a_mux_out[31]),
        .I4(\pc_decode_register_q_reg[28] ),
        .I5(\alu_register_q[26]_i_11_n_1 ),
        .O(\alu_register_q[26]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[26]_i_8 
       (.I0(a_mux_out[16]),
        .I1(a_mux_out[15]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[17]),
        .O(\alu_register_q[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[26]_i_9 
       (.I0(a_mux_out[12]),
        .I1(a_mux_out[11]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[13]),
        .O(\alu_register_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hABA80300BBB80300)) 
    \alu_register_q[27]_i_10 
       (.I0(mem_reg_0_0[0]),
        .I1(\alu_register_q_reg[3] ),
        .I2(b_mux_out[2]),
        .I3(\pc_decode_register_q_reg[29] ),
        .I4(a_mux_out[31]),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(\pc_decode_register_q_reg[31]_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_12 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .O(\alu_register_q[27]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_13 
       (.I0(b_mux_out[26]),
        .I1(a_mux_out[26]),
        .O(\alu_register_q[27]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_14 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .O(\alu_register_q[27]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_15 
       (.I0(b_mux_out[24]),
        .I1(a_mux_out[24]),
        .O(\alu_register_q[27]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_16 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .O(\alu_register_q[27]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_17 
       (.I0(a_mux_out[22]),
        .I1(b_mux_out[22]),
        .O(\alu_register_q[27]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_18 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .O(\alu_register_q[27]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_19 
       (.I0(a_mux_out[20]),
        .I1(b_mux_out[20]),
        .O(\alu_register_q[27]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \alu_register_q[27]_i_2 
       (.I0(\alu_register_q[31]_i_9_n_1 ),
        .I1(\pc_decode_register_q_reg[5] ),
        .I2(\alu_register_q[27]_i_5_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_43_2));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[27]_i_5 
       (.I0(a_mux_out[13]),
        .I1(a_mux_out[12]),
        .I2(a_mux_out[15]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[14]),
        .O(\alu_register_q[27]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \alu_register_q[27]_i_9 
       (.I0(mem_reg_0_0_1),
        .I1(a_mux_out[27]),
        .I2(b_mux_out[27]),
        .I3(\alu/data0 [27]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(\pc_decode_register_q_reg[27]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[28]_i_10 
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(a_mux_out[26]),
        .O(\alu_register_q[28]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h00000C000A000000)) 
    \alu_register_q[28]_i_11 
       (.I0(\alu_register_q[24]_i_10_n_1 ),
        .I1(mem_reg_0_0_i_131_n_1),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0[0]),
        .I4(b_mux_out[3]),
        .I5(b_mux_out[4]),
        .O(\alu_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h00F0666600006666)) 
    \alu_register_q[28]_i_12 
       (.I0(b_mux_out[28]),
        .I1(a_mux_out[28]),
        .I2(mem_reg_0_0_i_140_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(mem_reg_0_0_i_208_n_1),
        .O(\alu_register_q[28]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h8080F080)) 
    \alu_register_q[28]_i_13 
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[27]),
        .I2(\alu_register_q[28]_i_9_n_1 ),
        .I3(a_mux_out[28]),
        .I4(mem_reg_0_0_i_169_n_1),
        .O(\alu_register_q[28]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \alu_register_q[28]_i_14 
       (.I0(a_mux_out[21]),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .I2(a_mux_out[22]),
        .I3(mem_reg_0_0_i_266_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[28]_i_15 
       (.I0(mem_reg_0_0_i_301_n_1),
        .I1(a_mux_out[24]),
        .I2(mem_reg_0_0_i_302_n_1),
        .I3(a_mux_out[23]),
        .I4(\alu_register_q[24]_i_8_n_1 ),
        .I5(\alu_register_q_reg[3]_0 ),
        .O(\alu_register_q[28]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \alu_register_q[28]_i_16 
       (.I0(\pc_decode_register_q_reg[30]_0 ),
        .I1(a_mux_out[31]),
        .I2(\alu_register_q_reg[3] ),
        .O(\pc_decode_register_q_reg[31]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF080)) 
    \alu_register_q[28]_i_3 
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[25]),
        .I2(\alu_register_q[28]_i_9_n_1 ),
        .I3(\alu_register_q[28]_i_10_n_1 ),
        .I4(\alu_register_q[28]_i_11_n_1 ),
        .I5(\alu_register_q[28]_i_12_n_1 ),
        .O(\pc_decode_register_q_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \alu_register_q[28]_i_4 
       (.I0(\alu_register_q[28]_i_13_n_1 ),
        .I1(mem_reg_0_0_i_55_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[28]_i_14_n_1 ),
        .I4(\alu_register_q[28]_i_15_n_1 ),
        .I5(\alu_register_q_reg[1]_4 ),
        .O(mem_reg_0_0_i_218));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[28]_i_7 
       (.I0(a_mux_out[30]),
        .I1(a_mux_out[31]),
        .I2(a_mux_out[28]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[29]),
        .O(\pc_decode_register_q_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \alu_register_q[28]_i_8 
       (.I0(rs2_mux2_out[0]),
        .I1(imm_gen_out[0]),
        .I2(b_sel),
        .I3(rs2_mux2_out[1]),
        .I4(imm_gen_out[1]),
        .O(\alu_register_q[28]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[28]_i_9 
       (.I0(b_mux_out[2]),
        .I1(mem_reg_0_0[0]),
        .I2(\alu_register_q_reg[3] ),
        .O(\alu_register_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55404040)) 
    \alu_register_q[29]_i_11 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0_i_266_n_1),
        .I2(a_mux_out[23]),
        .I3(\alu_register_q[28]_i_8_n_1 ),
        .I4(a_mux_out[22]),
        .I5(\alu_register_q[29]_i_17_n_1 ),
        .O(\alu_register_q[29]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hAACCF000)) 
    \alu_register_q[29]_i_12 
       (.I0(\pc_decode_register_q_reg[0] ),
        .I1(mem_reg_0_0_i_163_n_1),
        .I2(\alu_register_q[25]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[29]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \alu_register_q[29]_i_13 
       (.I0(\alu_register_q[25]_i_7_n_1 ),
        .I1(a_mux_out[31]),
        .I2(\alu_register_q_reg[3] ),
        .O(\pc_decode_register_q_reg[31]_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[29]_i_14 
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(a_mux_out[27]),
        .O(\alu_register_q[29]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[29]_i_15 
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[26]),
        .O(\alu_register_q[29]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[29]_i_16 
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[28]),
        .O(\alu_register_q[29]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \alu_register_q[29]_i_17 
       (.I0(a_mux_out[24]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[25]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[29]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hFEAAFAAAAEAAAAAA)) 
    \alu_register_q[29]_i_3 
       (.I0(\alu_register_q[29]_i_8_n_1 ),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q_reg[29] ),
        .I4(\alu_register_q[29]_i_9_n_1 ),
        .I5(mem_reg_0_0_i_128_n_1),
        .O(mem_reg_0_0_i_128_0));
  LUT6 #(
    .INIT(64'hFFF0666600006666)) 
    \alu_register_q[29]_i_4 
       (.I0(b_mux_out[29]),
        .I1(a_mux_out[29]),
        .I2(\alu_register_q[29]_i_11_n_1 ),
        .I3(\alu_register_q[29]_i_12_n_1 ),
        .I4(mem_reg_0_0[0]),
        .I5(b_mux_out[2]),
        .O(\instruction_decode_register_q_reg[29] ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \alu_register_q[29]_i_7 
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_266_n_1),
        .I2(mem_reg_0_0_i_265_n_1),
        .I3(a_mux_out[30]),
        .I4(a_mux_out[29]),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(\pc_decode_register_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000EFEE0000)) 
    \alu_register_q[29]_i_8 
       (.I0(\alu_register_q[29]_i_14_n_1 ),
        .I1(\alu_register_q[29]_i_15_n_1 ),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[29]),
        .I4(\alu_register_q[28]_i_9_n_1 ),
        .I5(\alu_register_q[29]_i_16_n_1 ),
        .O(\alu_register_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[29]_i_9 
       (.I0(a_mux_out[19]),
        .I1(a_mux_out[18]),
        .I2(a_mux_out[21]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[20]),
        .O(\alu_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \alu_register_q[2]_i_1 
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(pc_mux_in3[1]));
  LUT6 #(
    .INIT(64'hFFFF0000EFEE0000)) 
    \alu_register_q[30]_i_10 
       (.I0(\alu_register_q[30]_i_20_n_1 ),
        .I1(\alu_register_q[30]_i_21_n_1 ),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[30]),
        .I4(\alu_register_q[28]_i_9_n_1 ),
        .I5(\alu_register_q[30]_i_22_n_1 ),
        .O(\alu_register_q[30]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[30]_i_12 
       (.I0(a_mux_out[20]),
        .I1(a_mux_out[19]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[21]),
        .O(\alu_register_q[30]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55404040)) 
    \alu_register_q[30]_i_14 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0_i_266_n_1),
        .I2(a_mux_out[24]),
        .I3(\alu_register_q[28]_i_8_n_1 ),
        .I4(a_mux_out[23]),
        .I5(\alu_register_q[30]_i_24_n_1 ),
        .O(\alu_register_q[30]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hAACCF000)) 
    \alu_register_q[30]_i_15 
       (.I0(\pc_decode_register_q_reg[2] ),
        .I1(mem_reg_0_0_i_156_n_1),
        .I2(\alu_register_q[26]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[30]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'hF0E4)) 
    \alu_register_q[30]_i_17 
       (.I0(mem_reg_0_0_i_169_n_1),
        .I1(a_mux_out[30]),
        .I2(a_mux_out[31]),
        .I3(\alu_register_q_reg[3] ),
        .O(\pc_decode_register_q_reg[30]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[30]_i_20 
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(a_mux_out[28]),
        .O(\alu_register_q[30]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[30]_i_21 
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[27]),
        .O(\alu_register_q[30]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_register_q[30]_i_22 
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[29]),
        .O(\alu_register_q[30]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \alu_register_q[30]_i_24 
       (.I0(a_mux_out[25]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[26]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[30]_i_24_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_26 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[31]),
        .O(\alu_register_q[30]_i_26_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_27 
       (.I0(a_mux_out[30]),
        .I1(b_mux_out[30]),
        .O(\alu_register_q[30]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_28 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .O(\alu_register_q[30]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_29 
       (.I0(a_mux_out[28]),
        .I1(b_mux_out[28]),
        .O(\alu_register_q[30]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFEAAFAAAAEAAAAAA)) 
    \alu_register_q[30]_i_3 
       (.I0(\alu_register_q[30]_i_10_n_1 ),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q_reg[29] ),
        .I4(\alu_register_q[30]_i_12_n_1 ),
        .I5(mem_reg_0_0_i_117_n_1),
        .O(mem_reg_0_0_i_117_0));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_30 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .O(\alu_register_q[30]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_31 
       (.I0(a_mux_out[26]),
        .I1(b_mux_out[26]),
        .O(\alu_register_q[30]_i_31_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_32 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .O(\alu_register_q[30]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[30]_i_33 
       (.I0(a_mux_out[24]),
        .I1(b_mux_out[24]),
        .O(\alu_register_q[30]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hFFF0666600006666)) 
    \alu_register_q[30]_i_4 
       (.I0(a_mux_out[30]),
        .I1(b_mux_out[30]),
        .I2(\alu_register_q[30]_i_14_n_1 ),
        .I3(\alu_register_q[30]_i_15_n_1 ),
        .I4(mem_reg_0_0[0]),
        .I5(b_mux_out[2]),
        .O(\pc_decode_register_q_reg[30]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_register_q[30]_i_8 
       (.I0(\alu_register_q_reg[3] ),
        .I1(b_mux_out[2]),
        .O(mem_reg_0_0_i_75_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \alu_register_q[30]_i_9 
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[30]),
        .O(\pc_decode_register_q_reg[31]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55404040)) 
    \alu_register_q[31]_i_10 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0_i_266_n_1),
        .I2(a_mux_out[29]),
        .I3(\alu_register_q[28]_i_8_n_1 ),
        .I4(a_mux_out[28]),
        .I5(\alu_register_q[31]_i_17_n_1 ),
        .O(\alu_register_q[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \alu_register_q[31]_i_15 
       (.I0(a_mux_out[26]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[27]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[31]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h000088F8)) 
    \alu_register_q[31]_i_17 
       (.I0(a_mux_out[30]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[31]),
        .I3(mem_reg_0_0_i_169_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(\alu_register_q[31]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[31]_i_19 
       (.I0(b_mux_out[30]),
        .I1(a_mux_out[30]),
        .O(\alu_register_q[31]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hFEEEBAAA)) 
    \alu_register_q[31]_i_2 
       (.I0(\alu_register_q[31]_i_7_n_1 ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[31]_i_8_n_1 ),
        .I4(mem_reg_0_0_i_145_0),
        .O(mem_reg_0_0_i_41_0));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[31]_i_20 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .O(\alu_register_q[31]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[31]_i_21 
       (.I0(b_mux_out[28]),
        .I1(a_mux_out[28]),
        .O(\alu_register_q[31]_i_21_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[31]_i_23 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[31]),
        .O(\alu_register_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888A000)) 
    \alu_register_q[31]_i_4 
       (.I0(mem_reg_3_3_2),
        .I1(\alu_register_q[27]_i_5_0 ),
        .I2(\alu_register_q[31]_i_9_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(\alu_register_q[31]_i_10_n_1 ),
        .O(\alu_register_q[31]_i_10_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55404040)) 
    \alu_register_q[31]_i_7 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0_i_266_n_1),
        .I2(a_mux_out[25]),
        .I3(\alu_register_q[28]_i_8_n_1 ),
        .I4(a_mux_out[24]),
        .I5(\alu_register_q[31]_i_15_n_1 ),
        .O(\alu_register_q[31]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[31]_i_8 
       (.I0(a_mux_out[17]),
        .I1(a_mux_out[16]),
        .I2(a_mux_out[19]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[18]),
        .O(\alu_register_q[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \alu_register_q[31]_i_9 
       (.I0(a_mux_out[21]),
        .I1(a_mux_out[20]),
        .I2(a_mux_out[23]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[22]),
        .O(\alu_register_q[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \alu_register_q[5]_i_1 
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(pc_mux_in3[3]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \alu_register_q[7]_i_1 
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(pc_mux_in3[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[0]_i_15 
       (.CI(\<const0> ),
        .CO({\alu_register_q_reg[0]_i_15_n_1 ,\NLW_alu_register_q_reg[0]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI(a_mux_out[3:0]),
        .O(data1[3:0]),
        .S({\alu_register_q[0]_i_18_n_1 ,\alu_register_q[0]_i_19_n_1 ,\alu_register_q[0]_i_20_n_1 ,\alu_register_q[0]_i_21_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_16 
       (.CI(\alu_register_q_reg[0]_i_22_n_1 ),
        .CO({CO,\NLW_alu_register_q_reg[0]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_23_n_1 ,\alu_register_q[0]_i_24_n_1 ,\alu_register_q[0]_i_25_n_1 ,\alu_register_q[0]_i_26_n_1 }),
        .S({\alu_register_q[0]_i_27_n_1 ,\alu_register_q[0]_i_28_n_1 ,\alu_register_q[0]_i_29_n_1 ,\alu_register_q[0]_i_30_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_17 
       (.CI(\alu_register_q_reg[0]_i_31_n_1 ),
        .CO({\alu_register_q[0]_i_39_0 ,\NLW_alu_register_q_reg[0]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_32_n_1 ,\alu_register_q[0]_i_33_n_1 ,\alu_register_q[0]_i_34_n_1 ,\alu_register_q[0]_i_35_n_1 }),
        .S({\alu_register_q[0]_i_36_n_1 ,\alu_register_q[0]_i_37_n_1 ,\alu_register_q[0]_i_38_n_1 ,\alu_register_q[0]_i_39_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_22 
       (.CI(\alu_register_q_reg[0]_i_40_n_1 ),
        .CO({\alu_register_q_reg[0]_i_22_n_1 ,\NLW_alu_register_q_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_41_n_1 ,\alu_register_q[0]_i_42_n_1 ,\alu_register_q[0]_i_43_n_1 ,\alu_register_q[0]_i_44_n_1 }),
        .S({\alu_register_q[0]_i_45_n_1 ,\alu_register_q[0]_i_46_n_1 ,\alu_register_q[0]_i_47_n_1 ,\alu_register_q[0]_i_48_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_31 
       (.CI(\alu_register_q_reg[0]_i_49_n_1 ),
        .CO({\alu_register_q_reg[0]_i_31_n_1 ,\NLW_alu_register_q_reg[0]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_50_n_1 ,\alu_register_q[0]_i_51_n_1 ,\alu_register_q[0]_i_52_n_1 ,\alu_register_q[0]_i_53_n_1 }),
        .S({\alu_register_q[0]_i_54_n_1 ,\alu_register_q[0]_i_55_n_1 ,\alu_register_q[0]_i_56_n_1 ,\alu_register_q[0]_i_57_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_40 
       (.CI(\alu_register_q_reg[0]_i_58_n_1 ),
        .CO({\alu_register_q_reg[0]_i_40_n_1 ,\NLW_alu_register_q_reg[0]_i_40_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_59_n_1 ,\alu_register_q[0]_i_60_n_1 ,\alu_register_q[0]_i_61_n_1 ,\alu_register_q[0]_i_62_n_1 }),
        .S({\alu_register_q[0]_i_63_n_1 ,\alu_register_q[0]_i_64_n_1 ,\alu_register_q[0]_i_65_n_1 ,\alu_register_q[0]_i_66_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_49 
       (.CI(\alu_register_q_reg[0]_i_67_n_1 ),
        .CO({\alu_register_q_reg[0]_i_49_n_1 ,\NLW_alu_register_q_reg[0]_i_49_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_68_n_1 ,\alu_register_q[0]_i_69_n_1 ,\alu_register_q[0]_i_70_n_1 ,\alu_register_q[0]_i_71_n_1 }),
        .S({\alu_register_q[0]_i_72_n_1 ,\alu_register_q[0]_i_73_n_1 ,\alu_register_q[0]_i_74_n_1 ,\alu_register_q[0]_i_75_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_58 
       (.CI(\<const0> ),
        .CO({\alu_register_q_reg[0]_i_58_n_1 ,\NLW_alu_register_q_reg[0]_i_58_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_76_n_1 ,\alu_register_q[0]_i_77_n_1 ,\alu_register_q[0]_i_78_n_1 ,\alu_register_q[0]_i_79_n_1 }),
        .S({\alu_register_q[0]_i_80_n_1 ,\alu_register_q[0]_i_81_n_1 ,\alu_register_q[0]_i_82_n_1 ,\alu_register_q[0]_i_83_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \alu_register_q_reg[0]_i_67 
       (.CI(\<const0> ),
        .CO({\alu_register_q_reg[0]_i_67_n_1 ,\NLW_alu_register_q_reg[0]_i_67_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_84_n_1 ,\alu_register_q[0]_i_85_n_1 ,\alu_register_q[0]_i_86_n_1 ,\alu_register_q[0]_i_87_n_1 }),
        .S({\alu_register_q[0]_i_88_n_1 ,\alu_register_q[0]_i_89_n_1 ,\alu_register_q[0]_i_90_n_1 ,\alu_register_q[0]_i_91_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[19]_i_7 
       (.CI(mem_reg_0_0_i_109_n_1),
        .CO({\alu_register_q_reg[19]_i_7_n_1 ,\NLW_alu_register_q_reg[19]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[19:16]),
        .O(\pc_decode_register_q_reg[30] [13:10]),
        .S({\alu_register_q[19]_i_11_n_1 ,\alu_register_q[19]_i_12_n_1 ,\alu_register_q[19]_i_13_n_1 ,\alu_register_q[19]_i_14_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[19]_i_8 
       (.CI(mem_reg_0_0_i_111_n_1),
        .CO({\alu_register_q_reg[19]_i_8_n_1 ,\NLW_alu_register_q_reg[19]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[19:16]),
        .O(data1[19:16]),
        .S({\alu_register_q[19]_i_15_n_1 ,\alu_register_q[19]_i_16_n_1 ,\alu_register_q[19]_i_17_n_1 ,\alu_register_q[19]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[21]_i_14 
       (.CI(\alu_register_q_reg[19]_i_7_n_1 ),
        .CO({\alu_register_q_reg[21]_i_14_n_1 ,\NLW_alu_register_q_reg[21]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[23:20]),
        .O(\pc_decode_register_q_reg[30] [17:14]),
        .S({\alu_register_q[21]_i_15_n_1 ,\alu_register_q[21]_i_16_n_1 ,\alu_register_q[21]_i_17_n_1 ,\alu_register_q[21]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[27]_i_11 
       (.CI(\alu_register_q_reg[19]_i_8_n_1 ),
        .CO({\alu_register_q_reg[27]_i_11_n_1 ,\NLW_alu_register_q_reg[27]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[23:20]),
        .O(data1[23:20]),
        .S({\alu_register_q[27]_i_16_n_1 ,\alu_register_q[27]_i_17_n_1 ,\alu_register_q[27]_i_18_n_1 ,\alu_register_q[27]_i_19_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[27]_i_8 
       (.CI(\alu_register_q_reg[27]_i_11_n_1 ),
        .CO({\alu_register_q_reg[27]_i_8_n_1 ,\NLW_alu_register_q_reg[27]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[27:24]),
        .O(data1[27:24]),
        .S({\alu_register_q[27]_i_12_n_1 ,\alu_register_q[27]_i_13_n_1 ,\alu_register_q[27]_i_14_n_1 ,\alu_register_q[27]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[30]_i_16 
       (.CI(\alu_register_q_reg[30]_i_25_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,a_mux_out[30:28]}),
        .O(\pc_decode_register_q_reg[30] [24:21]),
        .S({\alu_register_q[30]_i_26_n_1 ,\alu_register_q[30]_i_27_n_1 ,\alu_register_q[30]_i_28_n_1 ,\alu_register_q[30]_i_29_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[30]_i_25 
       (.CI(\alu_register_q_reg[21]_i_14_n_1 ),
        .CO({\alu_register_q_reg[30]_i_25_n_1 ,\NLW_alu_register_q_reg[30]_i_25_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[27:24]),
        .O({\alu/data0 [27],\pc_decode_register_q_reg[30] [20:18]}),
        .S({\alu_register_q[30]_i_30_n_1 ,\alu_register_q[30]_i_31_n_1 ,\alu_register_q[30]_i_32_n_1 ,\alu_register_q[30]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alu_register_q_reg[31]_i_12 
       (.CI(\alu_register_q_reg[27]_i_8_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,a_mux_out[30:28]}),
        .O(data1[31:28]),
        .S({\alu_register_q[31]_i_18_n_1 ,\alu_register_q[31]_i_19_n_1 ,\alu_register_q[31]_i_20_n_1 ,\alu_register_q[31]_i_21_n_1 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[2]_i_10 
       (.I0(\instruction_counter_reg[0] [5]),
        .I1(pc_mux_in3[17]),
        .I2(pc_mux_in3[10]),
        .I3(pc_mux_in3[15]),
        .O(\alu_register_q[22]_i_1_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bit_counter[2]_i_6 
       (.I0(pc_mux_in3[9]),
        .I1(pc_mux_in3[7]),
        .I2(pc_mux_in3[16]),
        .I3(pc_mux_in3[14]),
        .O(\alu_register_q[21]_i_1_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[2]_i_9 
       (.I0(pc_mux_in3[8]),
        .I1(pc_mux_in3[12]),
        .I2(\instruction_counter_reg[0] [2]),
        .I3(pc_mux_in3[1]),
        .O(\alu_register_q[2]_i_1_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \bit_counter[3]_i_10 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [9]),
        .I2(\instruction_counter_reg[0] [6]),
        .I3(pc_mux_in3[3]),
        .I4(\instruction_counter_reg[0] [10]),
        .I5(\bit_counter[3]_i_20_n_1 ),
        .O(\bit_counter[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bit_counter[3]_i_11 
       (.I0(\bit_counter[3]_i_21_n_1 ),
        .I1(\ldx_out_reg[2]_i_6 [21]),
        .I2(\ldx_out_reg[2]_i_6 [6]),
        .I3(\ldx_out_reg[2]_i_6 [29]),
        .I4(\bit_counter[3]_i_22_n_1 ),
        .O(\alu_register_q_reg[21] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \bit_counter[3]_i_13 
       (.I0(\ldx_out_reg[2]_i_6 [1]),
        .I1(\ldx_out_reg[2]_i_6 [0]),
        .I2(\ldx_out_reg[2]_i_6 [3]),
        .I3(\ldx_out_reg[2]_i_6 [4]),
        .I4(\ldx_out_reg[2]_i_6 [2]),
        .O(\alu_register_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_14 
       (.I0(pc_mux_in3[15]),
        .I1(\pc_decode_register_q_reg[31]_14 ),
        .I2(mem_reg_0_0_i_38_n_1),
        .I3(mem_reg_3_3_11),
        .I4(mem_reg_3_3_10),
        .I5(mem_reg_0_0_i_35_n_1),
        .O(\bit_counter[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAFFFEFFFA)) 
    \bit_counter[3]_i_15 
       (.I0(\bit_counter[3]_i_23_n_1 ),
        .I1(\pc_decode_register_q_reg[28] ),
        .I2(\bit_counter[3]_i_7_0 ),
        .I3(\bit_counter[3]_i_24_n_1 ),
        .I4(\bit_counter[3]_i_7_1 ),
        .I5(\pc_decode_register_q_reg[27] ),
        .O(\bit_counter[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECC)) 
    \bit_counter[3]_i_17 
       (.I0(\bit_counter[3]_i_8_0 ),
        .I1(\bit_counter[3]_i_28_n_1 ),
        .I2(mem_reg_3_3_5),
        .I3(\pc_decode_register_q_reg[27] ),
        .I4(mem_reg_0_0_i_33_n_1),
        .I5(\bit_counter[3]_i_29_n_1 ),
        .O(\bit_counter[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_counter[3]_i_18 
       (.I0(pc_mux_in3[14]),
        .I1(pc_mux_in3[16]),
        .O(\bit_counter[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bit_counter[3]_i_19 
       (.I0(mem_reg_3_3_3),
        .I1(\bit_counter[3]_i_30_n_1 ),
        .I2(\bit_counter[3]_i_31_n_1 ),
        .I3(\bit_counter[3]_i_9_0 ),
        .I4(mem_reg_0_0_i_44_n_1),
        .I5(\bit_counter[3]_i_33_n_1 ),
        .O(\bit_counter[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABBBBB)) 
    \bit_counter[3]_i_20 
       (.I0(pc_mux_in3[13]),
        .I1(mem_reg_0_0_i_82_n_1),
        .I2(\bit_counter[3]_i_34_n_1 ),
        .I3(mem_reg_0_0_i_79_n_1),
        .I4(\alu_register_q_reg[1]_3 ),
        .I5(mem_reg_3_3_0),
        .O(\bit_counter[3]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bit_counter[3]_i_21 
       (.I0(\ldx_out_reg[2]_i_6 [11]),
        .I1(\ldx_out_reg[2]_i_6 [27]),
        .I2(\ldx_out_reg[2]_i_6 [13]),
        .I3(\ldx_out_reg[2]_i_6 [28]),
        .I4(\bit_counter[3]_i_35_n_1 ),
        .O(\bit_counter[3]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_22 
       (.I0(\bit_counter[3]_i_36_n_1 ),
        .I1(\bit_counter[3]_i_37_n_1 ),
        .I2(\ldx_out_reg[2]_i_6 [5]),
        .I3(\ldx_out_reg[2]_i_6 [10]),
        .I4(\ldx_out_reg[2]_i_6 [24]),
        .I5(\ldx_out_reg[2]_i_6 [19]),
        .O(\bit_counter[3]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \bit_counter[3]_i_23 
       (.I0(\alu_register_q[26]_i_6_n_1 ),
        .I1(\alu_register_q[26]_i_5_n_1 ),
        .I2(\alu_register_q[30]_i_14_n_1 ),
        .I3(\alu_register_q[30]_i_15_n_1 ),
        .I4(mem_reg_3_3_2),
        .I5(\alu_register_q[26]_i_3_n_1 ),
        .O(\bit_counter[3]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \bit_counter[3]_i_24 
       (.I0(\pc_decode_register_q_reg[31] ),
        .I1(mem_reg_3_3_2),
        .I2(\alu_register_q[29]_i_12_n_1 ),
        .I3(\alu_register_q[29]_i_11_n_1 ),
        .I4(\alu_register_q_reg[20] ),
        .I5(mem_reg_0_0_i_43),
        .O(\bit_counter[3]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \bit_counter[3]_i_27 
       (.I0(\bit_counter[3]_i_16 ),
        .I1(\alu_register_q[24]_i_10_0 ),
        .I2(\bit_counter[3]_i_39_n_1 ),
        .I3(\alu_register_q[28]_i_15_n_1 ),
        .I4(mem_reg_3_3_2),
        .I5(\pc_decode_register_q_reg[31]_4 ),
        .O(\alu_register_q[24]_i_3_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_28 
       (.I0(\bit_counter[3]_i_17_0 ),
        .I1(\bit_counter[3]_i_40_n_1 ),
        .I2(\bit_counter[3]_i_41_n_1 ),
        .I3(\bit_counter[3]_i_42_n_1 ),
        .I4(\bit_counter[3]_i_43_n_1 ),
        .I5(\bit_counter[3]_i_17_1 ),
        .O(\bit_counter[3]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bit_counter[3]_i_29 
       (.I0(mem_reg_3_3_4),
        .I1(\bit_counter[3]_i_44_n_1 ),
        .I2(mem_reg_0_0_i_127_n_1),
        .I3(\alu_register_q_reg[21]_1 ),
        .I4(\bit_counter[3]_i_45_n_1 ),
        .I5(\bit_counter[3]_i_46_n_1 ),
        .O(\bit_counter[3]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bit_counter[3]_i_30 
       (.I0(\bit_counter[3]_i_47_n_1 ),
        .I1(\bit_counter[3]_i_48_n_1 ),
        .I2(mem_reg_3_3_1),
        .I3(mem_reg_0_0_i_127_n_1),
        .I4(\alu_register_q_reg[21]_1 ),
        .I5(\bit_counter[3]_i_49_n_1 ),
        .O(\bit_counter[3]_i_30_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \bit_counter[3]_i_31 
       (.I0(b_mux_out[4]),
        .I1(mem_reg_3_3_2),
        .I2(mem_reg_0_0_i_51_n_1),
        .O(\bit_counter[3]_i_31_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \bit_counter[3]_i_33 
       (.I0(b_mux_out[4]),
        .I1(mem_reg_3_3_2),
        .I2(mem_reg_0_0_i_145_0),
        .O(\bit_counter[3]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFFEAAFEAAFEAA)) 
    \bit_counter[3]_i_34 
       (.I0(mem_reg_0_0_i_80_n_1),
        .I1(mem_reg_0_0_i_210_n_1),
        .I2(\bit_counter[3]_i_55_n_1 ),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_208_n_1),
        .I5(\pc_decode_register_q_reg[29] ),
        .O(\bit_counter[3]_i_34_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_35 
       (.I0(\ldx_out_reg[2]_i_6 [9]),
        .I1(\ldx_out_reg[2]_i_6 [12]),
        .I2(\ldx_out_reg[2]_i_6 [8]),
        .I3(\ldx_out_reg[2]_i_6 [17]),
        .O(\bit_counter[3]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \bit_counter[3]_i_36 
       (.I0(\ldx_out_reg[2]_i_6 [31]),
        .I1(\ldx_out_reg[2]_i_6 [30]),
        .I2(\ldx_out_reg[2]_i_6 [14]),
        .I3(\ldx_out_reg[2]_i_6 [18]),
        .I4(\ldx_out_reg[2]_i_6 [16]),
        .I5(\ldx_out_reg[2]_i_6 [20]),
        .O(\bit_counter[3]_i_36_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_37 
       (.I0(\ldx_out_reg[2]_i_6 [26]),
        .I1(\ldx_out_reg[2]_i_6 [15]),
        .I2(\ldx_out_reg[2]_i_6 [22]),
        .I3(\ldx_out_reg[2]_i_6 [25]),
        .O(\bit_counter[3]_i_37_n_1 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \bit_counter[3]_i_38 
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0[0]),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0_i_131_n_1),
        .O(mem_reg_0_0_i_131_1));
  LUT6 #(
    .INIT(64'hAEAAEEEEAEAAAAAA)) 
    \bit_counter[3]_i_39 
       (.I0(\alu_register_q[28]_i_14_n_1 ),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[0]),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_171_n_1),
        .O(\bit_counter[3]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \bit_counter[3]_i_40 
       (.I0(b_mux_out[4]),
        .I1(\alu_register_q_reg[17] ),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\pc_decode_register_q_reg[31]_1 ),
        .O(\bit_counter[3]_i_40_n_1 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \bit_counter[3]_i_41 
       (.I0(mem_reg_0_0_0),
        .I1(\alu_register_q[21]_i_9_n_1 ),
        .I2(b_mux_out[3]),
        .I3(\pc_decode_register_q_reg[3] ),
        .O(\bit_counter[3]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \bit_counter[3]_i_42 
       (.I0(mem_reg_3_3_2),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_163_n_1),
        .I4(\pc_decode_register_q_reg[0] ),
        .I5(\alu_register_q[25]_i_8_n_1 ),
        .O(\bit_counter[3]_i_42_n_1 ));
  LUT6 #(
    .INIT(64'hAA8AA88822022000)) 
    \bit_counter[3]_i_43 
       (.I0(mem_reg_3_3_1),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[25]_i_7_n_1 ),
        .I4(\alu_register_q[21]_i_8_n_1 ),
        .I5(a_mux_out[31]),
        .O(\bit_counter[3]_i_43_n_1 ));
  LUT6 #(
    .INIT(64'h00AAA0880000A088)) 
    \bit_counter[3]_i_44 
       (.I0(\alu_register_q_reg[21]_2 ),
        .I1(mem_reg_0_0_i_252_n_1),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(\pc_decode_register_q_reg[31]_1 ),
        .O(\bit_counter[3]_i_44_n_1 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \bit_counter[3]_i_45 
       (.I0(b_mux_out[4]),
        .I1(mem_reg_3_3_2),
        .I2(\alu_register_q[21]_i_9_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\pc_decode_register_q_reg[3] ),
        .O(\bit_counter[3]_i_45_n_1 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \bit_counter[3]_i_46 
       (.I0(mem_reg_0_0_0),
        .I1(mem_reg_0_0_i_163_n_1),
        .I2(b_mux_out[3]),
        .I3(\pc_decode_register_q_reg[0] ),
        .O(\bit_counter[3]_i_46_n_1 ));
  LUT6 #(
    .INIT(64'h00AAA0880000A088)) 
    \bit_counter[3]_i_47 
       (.I0(\alu_register_q_reg[17] ),
        .I1(mem_reg_0_0_i_252_n_1),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(\pc_decode_register_q_reg[31]_1 ),
        .O(\bit_counter[3]_i_47_n_1 ));
  LUT6 #(
    .INIT(64'h0088A0AA0088A000)) 
    \bit_counter[3]_i_48 
       (.I0(\alu_register_q_reg[21]_2 ),
        .I1(\pc_decode_register_q_reg[19] ),
        .I2(\pc_decode_register_q_reg[27] ),
        .I3(b_mux_out[4]),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[1]_i_9_n_1 ),
        .O(\bit_counter[3]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \bit_counter[3]_i_49 
       (.I0(\pc_decode_register_q_reg[19] ),
        .I1(\pc_decode_register_q_reg[27] ),
        .I2(\alu_register_q[1]_i_9_n_1 ),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(a_mux_out[31]),
        .O(\bit_counter[3]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \bit_counter[3]_i_5 
       (.I0(\bit_counter[3]_i_7_n_1 ),
        .I1(\bit_counter[3]_i_8_n_1 ),
        .I2(\bit_counter[3]_i_9_n_1 ),
        .I3(\instruction_counter_reg[0] [1]),
        .I4(\bit_counter[3]_i_10_n_1 ),
        .I5(\bit_counter_reg[3] ),
        .O(\instruction_decode_register_q_reg[5] ));
  LUT6 #(
    .INIT(64'hA2A28080A280A280)) 
    \bit_counter[3]_i_51 
       (.I0(mem_reg_3_3_1),
        .I1(b_mux_out[4]),
        .I2(a_mux_out[31]),
        .I3(mem_reg_0_0_i_222_n_1),
        .I4(mem_reg_0_0_i_180_n_1),
        .I5(b_mux_out[3]),
        .O(\pc_decode_register_q_reg[31]_11 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \bit_counter[3]_i_53 
       (.I0(\pc_decode_register_q_reg[21] ),
        .I1(\pc_decode_register_q_reg[29] ),
        .I2(mem_reg_0_0_i_205_n_1),
        .I3(b_mux_out[3]),
        .I4(b_mux_out[4]),
        .I5(a_mux_out[31]),
        .O(\pc_decode_register_q_reg[31]_5 ));
  LUT6 #(
    .INIT(64'h0088A0AA0088A000)) 
    \bit_counter[3]_i_54 
       (.I0(\alu_register_q_reg[21]_2 ),
        .I1(\pc_decode_register_q_reg[21] ),
        .I2(\pc_decode_register_q_reg[29] ),
        .I3(b_mux_out[4]),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_205_n_1),
        .O(mem_reg_0_0_i_205_0));
  LUT6 #(
    .INIT(64'h0040004044400040)) 
    \bit_counter[3]_i_55 
       (.I0(mem_reg_0_0[0]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_180_n_1),
        .I3(b_mux_out[3]),
        .I4(a_mux_out[31]),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(\bit_counter[3]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_7 
       (.I0(pc_mux_in3[1]),
        .I1(\instruction_counter_reg[0] [2]),
        .I2(pc_mux_in3[12]),
        .I3(pc_mux_in3[8]),
        .I4(\bit_counter[3]_i_14_n_1 ),
        .I5(\bit_counter[3]_i_15_n_1 ),
        .O(\bit_counter[3]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_8 
       (.I0(pc_mux_in3[6]),
        .I1(pc_mux_in3[4]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(\instruction_counter_reg[0] [3]),
        .I4(\bit_counter[3]_i_5_0 ),
        .I5(\bit_counter[3]_i_17_n_1 ),
        .O(\bit_counter[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bit_counter[3]_i_9 
       (.I0(\bit_counter[3]_i_18_n_1 ),
        .I1(\bit_counter[3]_i_19_n_1 ),
        .I2(\instruction_counter_reg[0] [4]),
        .I3(pc_mux_in3[5]),
        .I4(\instruction_counter_reg[0] [8]),
        .I5(\instruction_counter_reg[0] [7]),
        .O(\bit_counter[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFF0047FFB8FFB800)) 
    br_taken_reg_i_1
       (.I0(br_taken_reg_i_4_n_1),
        .I1(branch_comp_br_un),
        .I2(br_taken_reg_i_5_n_1),
        .I3(Q[2]),
        .I4(branch_comp_br_eq),
        .I5(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_10
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs1_mux2_out[27]),
        .I3(rs2_mux2_out[27]),
        .O(br_taken_reg_i_10_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_11
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs1_mux2_out[25]),
        .I3(rs2_mux2_out[25]),
        .O(br_taken_reg_i_11_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_12
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs2_mux2_out[31]),
        .I3(rs1_mux2_out[31]),
        .O(br_taken_reg_i_12_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_13
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .O(br_taken_reg_i_13_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_14
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs2_mux2_out[27]),
        .I3(rs1_mux2_out[27]),
        .O(br_taken_reg_i_14_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_15
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs2_mux2_out[25]),
        .I3(rs1_mux2_out[25]),
        .O(br_taken_reg_i_15_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_16
       (.CI(br_taken_reg_i_39_n_1),
        .CO({br_taken_reg_i_16_n_1,NLW_br_taken_reg_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_40_n_1,br_taken_reg_i_41_n_1,br_taken_reg_i_42_n_1,br_taken_reg_i_43_n_1}),
        .S({br_taken_reg_i_44_n_1,br_taken_reg_i_45_n_1,br_taken_reg_i_46_n_1,br_taken_reg_i_47_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_17
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs2_mux2_out[31]),
        .I3(rs1_mux2_out[31]),
        .O(br_taken_reg_i_17_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_18
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs1_mux2_out[29]),
        .I3(rs2_mux2_out[29]),
        .O(br_taken_reg_i_18_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_19
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs1_mux2_out[27]),
        .I3(rs2_mux2_out[27]),
        .O(br_taken_reg_i_19_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_20
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs1_mux2_out[25]),
        .I3(rs2_mux2_out[25]),
        .O(br_taken_reg_i_20_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_21
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_21_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_22
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .O(br_taken_reg_i_22_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_23
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs2_mux2_out[27]),
        .I3(rs1_mux2_out[27]),
        .O(br_taken_reg_i_23_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_24
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs2_mux2_out[25]),
        .I3(rs1_mux2_out[25]),
        .O(br_taken_reg_i_24_n_1));
  CARRY4 br_taken_reg_i_25
       (.CI(br_taken_reg_i_48_n_1),
        .CO({br_taken_reg_i_25_n_1,NLW_br_taken_reg_i_25_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({br_taken_reg_i_49_n_1,br_taken_reg_i_50_n_1,br_taken_reg_i_51_n_1,br_taken_reg_i_52_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_26
       (.I0(rs1_mux2_out[30]),
        .I1(rs2_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_26_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_27
       (.I0(rs1_mux2_out[27]),
        .I1(rs2_mux2_out[27]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .I4(rs2_mux2_out[28]),
        .I5(rs1_mux2_out[28]),
        .O(br_taken_reg_i_27_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_28
       (.I0(rs1_mux2_out[24]),
        .I1(rs2_mux2_out[24]),
        .I2(rs2_mux2_out[26]),
        .I3(rs1_mux2_out[26]),
        .I4(rs2_mux2_out[25]),
        .I5(rs1_mux2_out[25]),
        .O(br_taken_reg_i_28_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_29
       (.CI(br_taken_reg_i_53_n_1),
        .CO({br_taken_reg_i_29_n_1,NLW_br_taken_reg_i_29_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_54_n_1,br_taken_reg_i_55_n_1,br_taken_reg_i_56_n_1,br_taken_reg_i_57_n_1}),
        .S({br_taken_reg_i_58_n_1,br_taken_reg_i_59_n_1,br_taken_reg_i_60_n_1,br_taken_reg_i_61_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_30
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs1_mux2_out[23]),
        .I3(rs2_mux2_out[23]),
        .O(br_taken_reg_i_30_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_31
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs1_mux2_out[21]),
        .I3(rs2_mux2_out[21]),
        .O(br_taken_reg_i_31_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_32
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs1_mux2_out[19]),
        .I3(rs2_mux2_out[19]),
        .O(br_taken_reg_i_32_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_33
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs1_mux2_out[17]),
        .I3(rs2_mux2_out[17]),
        .O(br_taken_reg_i_33_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_34
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .O(br_taken_reg_i_34_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_35
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs2_mux2_out[21]),
        .I3(rs1_mux2_out[21]),
        .O(br_taken_reg_i_35_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_36
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs2_mux2_out[19]),
        .I3(rs1_mux2_out[19]),
        .O(br_taken_reg_i_36_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_37
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .O(br_taken_reg_i_37_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_39
       (.CI(br_taken_reg_i_63_n_1),
        .CO({br_taken_reg_i_39_n_1,NLW_br_taken_reg_i_39_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_64_n_1,br_taken_reg_i_65_n_1,br_taken_reg_i_66_n_1,br_taken_reg_i_67_n_1}),
        .S({br_taken_reg_i_68_n_1,br_taken_reg_i_69_n_1,br_taken_reg_i_70_n_1,br_taken_reg_i_71_n_1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_4
       (.CI(br_taken_reg_i_7_n_1),
        .CO({br_taken_reg_i_4_n_1,NLW_br_taken_reg_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_8_n_1,br_taken_reg_i_9_n_1,br_taken_reg_i_10_n_1,br_taken_reg_i_11_n_1}),
        .S({br_taken_reg_i_12_n_1,br_taken_reg_i_13_n_1,br_taken_reg_i_14_n_1,br_taken_reg_i_15_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_40
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs1_mux2_out[23]),
        .I3(rs2_mux2_out[23]),
        .O(br_taken_reg_i_40_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_41
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs1_mux2_out[21]),
        .I3(rs2_mux2_out[21]),
        .O(br_taken_reg_i_41_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_42
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs1_mux2_out[19]),
        .I3(rs2_mux2_out[19]),
        .O(br_taken_reg_i_42_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_43
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs1_mux2_out[17]),
        .I3(rs2_mux2_out[17]),
        .O(br_taken_reg_i_43_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_44
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .O(br_taken_reg_i_44_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_45
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs2_mux2_out[21]),
        .I3(rs1_mux2_out[21]),
        .O(br_taken_reg_i_45_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_46
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs2_mux2_out[19]),
        .I3(rs1_mux2_out[19]),
        .O(br_taken_reg_i_46_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_47
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .O(br_taken_reg_i_47_n_1));
  CARRY4 br_taken_reg_i_48
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_48_n_1,NLW_br_taken_reg_i_48_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({br_taken_reg_i_72_n_1,br_taken_reg_i_73_n_1,br_taken_reg_i_74_n_1,br_taken_reg_i_75_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_49
       (.I0(rs1_mux2_out[21]),
        .I1(rs2_mux2_out[21]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .I4(rs2_mux2_out[22]),
        .I5(rs1_mux2_out[22]),
        .O(br_taken_reg_i_49_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_5
       (.CI(br_taken_reg_i_16_n_1),
        .CO({br_taken_reg_i_5_n_1,NLW_br_taken_reg_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_17_n_1,br_taken_reg_i_18_n_1,br_taken_reg_i_19_n_1,br_taken_reg_i_20_n_1}),
        .S({br_taken_reg_i_21_n_1,br_taken_reg_i_22_n_1,br_taken_reg_i_23_n_1,br_taken_reg_i_24_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_50
       (.I0(rs1_mux2_out[18]),
        .I1(rs2_mux2_out[18]),
        .I2(rs2_mux2_out[20]),
        .I3(rs1_mux2_out[20]),
        .I4(rs2_mux2_out[19]),
        .I5(rs1_mux2_out[19]),
        .O(br_taken_reg_i_50_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_51
       (.I0(rs1_mux2_out[15]),
        .I1(rs2_mux2_out[15]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .I4(rs2_mux2_out[16]),
        .I5(rs1_mux2_out[16]),
        .O(br_taken_reg_i_51_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_52
       (.I0(rs1_mux2_out[12]),
        .I1(rs2_mux2_out[12]),
        .I2(rs2_mux2_out[14]),
        .I3(rs1_mux2_out[14]),
        .I4(rs2_mux2_out[13]),
        .I5(rs1_mux2_out[13]),
        .O(br_taken_reg_i_52_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_53
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_53_n_1,NLW_br_taken_reg_i_53_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_76_n_1,br_taken_reg_i_77_n_1,br_taken_reg_i_78_n_1,br_taken_reg_i_79_n_1}),
        .S({br_taken_reg_i_80_n_1,br_taken_reg_i_81_n_1,br_taken_reg_i_82_n_1,br_taken_reg_i_83_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_54
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs1_mux2_out[15]),
        .I3(rs2_mux2_out[15]),
        .O(br_taken_reg_i_54_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_55
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs1_mux2_out[13]),
        .I3(rs2_mux2_out[13]),
        .O(br_taken_reg_i_55_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_56
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs1_mux2_out[11]),
        .I3(rs2_mux2_out[11]),
        .O(br_taken_reg_i_56_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_57
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs1_mux2_out[9]),
        .I3(rs2_mux2_out[9]),
        .O(br_taken_reg_i_57_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_58
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs2_mux2_out[15]),
        .I3(rs1_mux2_out[15]),
        .O(br_taken_reg_i_58_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_59
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs2_mux2_out[13]),
        .I3(rs1_mux2_out[13]),
        .O(br_taken_reg_i_59_n_1));
  CARRY4 br_taken_reg_i_6
       (.CI(br_taken_reg_i_25_n_1),
        .CO({branch_comp_br_eq,NLW_br_taken_reg_i_6_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,br_taken_reg_i_26_n_1,br_taken_reg_i_27_n_1,br_taken_reg_i_28_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_60
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .O(br_taken_reg_i_60_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_61
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs2_mux2_out[9]),
        .I3(rs1_mux2_out[9]),
        .O(br_taken_reg_i_61_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_63
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_63_n_1,NLW_br_taken_reg_i_63_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_84_n_1,br_taken_reg_i_85_n_1,br_taken_reg_i_86_n_1,br_taken_reg_i_87_n_1}),
        .S({br_taken_reg_i_88_n_1,br_taken_reg_i_89_n_1,br_taken_reg_i_90_n_1,br_taken_reg_i_91_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_64
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs1_mux2_out[15]),
        .I3(rs2_mux2_out[15]),
        .O(br_taken_reg_i_64_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_65
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs1_mux2_out[13]),
        .I3(rs2_mux2_out[13]),
        .O(br_taken_reg_i_65_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_66
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs1_mux2_out[11]),
        .I3(rs2_mux2_out[11]),
        .O(br_taken_reg_i_66_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_67
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs1_mux2_out[9]),
        .I3(rs2_mux2_out[9]),
        .O(br_taken_reg_i_67_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_68
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs2_mux2_out[15]),
        .I3(rs1_mux2_out[15]),
        .O(br_taken_reg_i_68_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_69
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs2_mux2_out[13]),
        .I3(rs1_mux2_out[13]),
        .O(br_taken_reg_i_69_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 br_taken_reg_i_7
       (.CI(br_taken_reg_i_29_n_1),
        .CO({br_taken_reg_i_7_n_1,NLW_br_taken_reg_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_30_n_1,br_taken_reg_i_31_n_1,br_taken_reg_i_32_n_1,br_taken_reg_i_33_n_1}),
        .S({br_taken_reg_i_34_n_1,br_taken_reg_i_35_n_1,br_taken_reg_i_36_n_1,br_taken_reg_i_37_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_70
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .O(br_taken_reg_i_70_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_71
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs2_mux2_out[9]),
        .I3(rs1_mux2_out[9]),
        .O(br_taken_reg_i_71_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_72
       (.I0(rs1_mux2_out[9]),
        .I1(rs2_mux2_out[9]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .I4(rs2_mux2_out[10]),
        .I5(rs1_mux2_out[10]),
        .O(br_taken_reg_i_72_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_73
       (.I0(rs1_mux2_out[6]),
        .I1(rs2_mux2_out[6]),
        .I2(rs2_mux2_out[8]),
        .I3(rs1_mux2_out[8]),
        .I4(rs2_mux2_out[7]),
        .I5(rs1_mux2_out[7]),
        .O(br_taken_reg_i_73_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_74
       (.I0(rs1_mux2_out[3]),
        .I1(rs2_mux2_out[3]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .I4(rs2_mux2_out[4]),
        .I5(rs1_mux2_out[4]),
        .O(br_taken_reg_i_74_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_75
       (.I0(rs1_mux2_out[0]),
        .I1(rs2_mux2_out[0]),
        .I2(rs2_mux2_out[2]),
        .I3(rs1_mux2_out[2]),
        .I4(rs2_mux2_out[1]),
        .I5(rs1_mux2_out[1]),
        .O(br_taken_reg_i_75_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_76
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs1_mux2_out[7]),
        .I3(rs2_mux2_out[7]),
        .O(br_taken_reg_i_76_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_77
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs1_mux2_out[5]),
        .I3(rs2_mux2_out[5]),
        .O(br_taken_reg_i_77_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_78
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs1_mux2_out[3]),
        .I3(rs2_mux2_out[3]),
        .O(br_taken_reg_i_78_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_79
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs1_mux2_out[1]),
        .I3(rs2_mux2_out[1]),
        .O(br_taken_reg_i_79_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_8
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_8_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_80
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs2_mux2_out[7]),
        .I3(rs1_mux2_out[7]),
        .O(br_taken_reg_i_80_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_81
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .O(br_taken_reg_i_81_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_82
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs2_mux2_out[3]),
        .I3(rs1_mux2_out[3]),
        .O(br_taken_reg_i_82_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_83
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs2_mux2_out[1]),
        .I3(rs1_mux2_out[1]),
        .O(br_taken_reg_i_83_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_84
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs1_mux2_out[7]),
        .I3(rs2_mux2_out[7]),
        .O(br_taken_reg_i_84_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_85
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs1_mux2_out[5]),
        .I3(rs2_mux2_out[5]),
        .O(br_taken_reg_i_85_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_86
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs1_mux2_out[3]),
        .I3(rs2_mux2_out[3]),
        .O(br_taken_reg_i_86_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_87
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs1_mux2_out[1]),
        .I3(rs2_mux2_out[1]),
        .O(br_taken_reg_i_87_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_88
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs2_mux2_out[7]),
        .I3(rs1_mux2_out[7]),
        .O(br_taken_reg_i_88_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_89
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .O(br_taken_reg_i_89_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_9
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs1_mux2_out[29]),
        .I3(rs2_mux2_out[29]),
        .O(br_taken_reg_i_9_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_90
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs2_mux2_out[3]),
        .I3(rs1_mux2_out[3]),
        .O(br_taken_reg_i_90_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_91
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs2_mux2_out[1]),
        .I3(rs1_mux2_out[1]),
        .O(br_taken_reg_i_91_n_1));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \cycle_counter[0]_i_3 
       (.I0(pc_mux_in3[2]),
        .I1(pc_mux_in3[13]),
        .I2(\instruction_counter_reg[0] [10]),
        .I3(pc_mux_in3[3]),
        .O(\alu_register_q[5]_i_1_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \dmem_we_reg[0]_rep__0_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\instruction_decode_register_q_reg[14]_4 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \dmem_we_reg[0]_rep__1_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\instruction_decode_register_q_reg[14]_5 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \dmem_we_reg[0]_rep__2_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\instruction_decode_register_q_reg[14]_6 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \dmem_we_reg[0]_rep_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\instruction_decode_register_q_reg[14]_3 ));
  LUT5 #(
    .INIT(32'h44454544)) 
    \dmem_we_reg[1]_rep__0_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h44454544)) 
    \dmem_we_reg[1]_rep__1_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_1 ));
  LUT5 #(
    .INIT(32'h44454544)) 
    \dmem_we_reg[1]_rep__2_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_2 ));
  LUT5 #(
    .INIT(32'h44454544)) 
    \dmem_we_reg[1]_rep_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14] ));
  LUT5 #(
    .INIT(32'h888A8988)) 
    \dmem_we_reg[3]_rep__0_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_9 ));
  LUT5 #(
    .INIT(32'h888A8988)) 
    \dmem_we_reg[3]_rep__1_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_10 ));
  LUT5 #(
    .INIT(32'h888A8988)) 
    \dmem_we_reg[3]_rep__2_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_11 ));
  LUT5 #(
    .INIT(32'h888A8988)) 
    \dmem_we_reg[3]_rep_i_1 
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[14]_8 ));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    douta_reg_0_i_2
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    douta_reg_0_i_3
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    douta_reg_0_i_5
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    douta_reg_1_i_1
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(mem_reg_0_0_i_65_0[2]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    douta_reg_1_i_2
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(mem_reg_0_0_i_65_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    douta_reg_1_i_4
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(mem_reg_0_0_i_65_0[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[0] 
       (.CLR(GND_2),
        .D(D[0]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[10] 
       (.CLR(GND_2),
        .D(D[10]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[11] 
       (.CLR(GND_2),
        .D(D[11]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[12] 
       (.CLR(GND_2),
        .D(D[12]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[13] 
       (.CLR(GND_2),
        .D(D[13]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[14] 
       (.CLR(GND_2),
        .D(D[14]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [14]));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[14]_i_6 
       (.I0(\ldx_out_reg[2]_i_6 [1]),
        .I1(\ldx_out_reg[2]_i_6 [0]),
        .O(\alu_register_q_reg[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[15] 
       (.CLR(GND_2),
        .D(D[15]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [15]));
  LUT2 #(
    .INIT(4'h1)) 
    \ldx_out_reg[15]_i_11 
       (.I0(\ldx_out_reg[2]_i_6 [0]),
        .I1(\ldx_out_reg[2]_i_6 [1]),
        .O(\alu_register_q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \ldx_out_reg[15]_i_12 
       (.I0(\ldx_out_reg[2]_i_6 [4]),
        .I1(\ldx_out_reg[2]_i_6 [1]),
        .I2(\ldx_out_reg[2]_i_6 [0]),
        .I3(\ldx_out_reg[2]_i_6 [3]),
        .O(\alu_register_q_reg[4] ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ldx_out_reg[15]_i_3 
       (.I0(wf_ldx_sel[2]),
        .I1(wf_ldx_sel[1]),
        .I2(wf_ldx_sel[0]),
        .O(\instruction_execute_register_q_reg[14] ));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[15]_i_5 
       (.I0(\ldx_out_reg[2]_i_6 [0]),
        .I1(\ldx_out_reg[2]_i_6 [1]),
        .O(\alu_register_q_reg[0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[16] 
       (.CLR(GND_2),
        .D(D[16]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[17] 
       (.CLR(GND_2),
        .D(D[17]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[18] 
       (.CLR(GND_2),
        .D(D[18]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[19] 
       (.CLR(GND_2),
        .D(D[19]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[1] 
       (.CLR(GND_2),
        .D(D[1]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[20] 
       (.CLR(GND_2),
        .D(D[20]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[21] 
       (.CLR(GND_2),
        .D(D[21]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[22] 
       (.CLR(GND_2),
        .D(D[22]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[23] 
       (.CLR(GND_2),
        .D(D[23]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[24] 
       (.CLR(GND_2),
        .D(D[24]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[25] 
       (.CLR(GND_2),
        .D(D[25]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[26] 
       (.CLR(GND_2),
        .D(D[26]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[27] 
       (.CLR(GND_2),
        .D(D[27]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[28] 
       (.CLR(GND_2),
        .D(D[28]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[29] 
       (.CLR(GND_2),
        .D(D[29]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[2] 
       (.CLR(GND_2),
        .D(D[2]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[30] 
       (.CLR(GND_2),
        .D(D[30]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[31] 
       (.CLR(GND_2),
        .D(D[31]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [31]));
  LUT4 #(
    .INIT(16'h0010)) 
    \ldx_out_reg[31]_i_6 
       (.I0(\ldx_out_reg[2]_i_6 [28]),
        .I1(\ldx_out_reg[2]_i_6 [29]),
        .I2(\ldx_out_reg[2]_i_6 [31]),
        .I3(\ldx_out_reg[2]_i_6 [30]),
        .O(addr_mux_sel[1]));
  LUT4 #(
    .INIT(16'hFFEB)) 
    \ldx_out_reg[31]_i_7 
       (.I0(\ldx_out_reg[2]_i_6 [29]),
        .I1(\ldx_out_reg[2]_i_6 [31]),
        .I2(\ldx_out_reg[2]_i_6 [30]),
        .I3(\ldx_out_reg[2]_i_6 [28]),
        .O(addr_mux_sel[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \ldx_out_reg[31]_i_8 
       (.I0(\alu_register_q_reg[21] ),
        .I1(\ldx_out_reg[2]_i_6 [7]),
        .I2(\ldx_out_reg[2]_i_6 [23]),
        .O(\alu_register_q_reg[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[3] 
       (.CLR(GND_2),
        .D(D[3]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[4] 
       (.CLR(GND_2),
        .D(D[4]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[5] 
       (.CLR(GND_2),
        .D(D[5]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[6] 
       (.CLR(GND_2),
        .D(D[6]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[7] 
       (.CLR(GND_2),
        .D(D[7]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[8] 
       (.CLR(GND_2),
        .D(D[8]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[9] 
       (.CLR(GND_2),
        .D(D[9]),
        .G(E),
        .GE(VCC_2),
        .Q(\alu_register_q_reg[1]_1 [9]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_10
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(mem_reg_0_0_i_65_1[2]));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    mem_reg_0_0_i_108
       (.I0(rs2_mux2_out[3]),
        .I1(imm_gen_out[2]),
        .I2(b_sel),
        .I3(rs2_mux2_out[4]),
        .I4(imm_gen_out[3]),
        .O(\alu_register_q_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_109
       (.CI(mem_reg_0_0_i_173_n_1),
        .CO({mem_reg_0_0_i_109_n_1,NLW_mem_reg_0_0_i_109_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[15:12]),
        .O(\pc_decode_register_q_reg[30] [9:6]),
        .S({mem_reg_0_0_i_237_n_1,mem_reg_0_0_i_238_n_1,mem_reg_0_0_i_239_n_1,mem_reg_0_0_i_240_n_1}));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_10__0
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_11
       (.I0(mem_reg_3_3),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_67_n_1),
        .I3(mem_reg_0_0_i_68_n_1),
        .I4(mem_reg_0_0_i_69_n_1),
        .O(pc_mux_in3[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_111
       (.CI(mem_reg_0_0_i_174_n_1),
        .CO({mem_reg_0_0_i_111_n_1,NLW_mem_reg_0_0_i_111_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[15:12]),
        .O(data1[15:12]),
        .S({mem_reg_0_0_i_241_n_1,mem_reg_0_0_i_242_n_1,mem_reg_0_0_i_243_n_1,mem_reg_0_0_i_244_n_1}));
  LUT5 #(
    .INIT(32'h3B0B3808)) 
    mem_reg_0_0_i_115
       (.I0(\pc_decode_register_q_reg[31]_9 ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[22]_i_8_n_1 ),
        .I4(mem_reg_0_0_i_246_n_1),
        .O(mem_reg_0_0_i_115_n_1));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    mem_reg_0_0_i_116
       (.I0(mem_reg_0_0_i_246_n_1),
        .I1(\alu_register_q[22]_i_8_n_1 ),
        .I2(a_mux_out[31]),
        .I3(\alu_register_q[22]_i_9_n_1 ),
        .I4(b_mux_out[4]),
        .I5(b_mux_out[3]),
        .O(mem_reg_0_0_i_116_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_117
       (.I0(\pc_decode_register_q_reg[4]_0 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[26]_i_9_n_1 ),
        .O(mem_reg_0_0_i_117_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_118
       (.I0(a_mux_out[20]),
        .I1(a_mux_out[21]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[19]),
        .O(\pc_decode_register_q_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_11__0
       (.I0(mem_reg_3_3),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_67_n_1),
        .I3(mem_reg_0_0_i_68_n_1),
        .I4(mem_reg_0_0_i_69_n_1),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_12
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(mem_reg_0_0_i_65_1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_0_i_124
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_3_3_1),
        .O(\pc_decode_register_q_reg[31]_14 ));
  LUT5 #(
    .INIT(32'h3B0B3808)) 
    mem_reg_0_0_i_126
       (.I0(\pc_decode_register_q_reg[31]_1 ),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[21]_i_8_n_1 ),
        .I4(mem_reg_0_0_i_252_n_1),
        .O(mem_reg_0_0_i_126_n_1));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    mem_reg_0_0_i_127
       (.I0(mem_reg_0_0_i_252_n_1),
        .I1(\alu_register_q[21]_i_8_n_1 ),
        .I2(a_mux_out[31]),
        .I3(\alu_register_q[25]_i_7_n_1 ),
        .I4(b_mux_out[4]),
        .I5(b_mux_out[3]),
        .O(mem_reg_0_0_i_127_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_128
       (.I0(\pc_decode_register_q_reg[3] ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[21]_i_9_n_1 ),
        .O(mem_reg_0_0_i_128_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_129
       (.I0(a_mux_out[19]),
        .I1(a_mux_out[20]),
        .I2(a_mux_out[17]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[18]),
        .O(\pc_decode_register_q_reg[19] ));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_0_0_i_12__0
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_131
       (.I0(a_mux_out[10]),
        .I1(a_mux_out[9]),
        .I2(a_mux_out[12]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[11]),
        .O(mem_reg_0_0_i_131_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_0_i_134
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(b_mux_out[3]),
        .O(\pc_decode_register_q_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    mem_reg_0_0_i_135
       (.I0(mem_reg_0_0_i_200_n_1),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[30]_0 ),
        .I4(mem_reg_0_0_i_201_n_1),
        .O(mem_reg_0_0_i_201_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_138
       (.I0(\pc_decode_register_q_reg[26] ),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_257_n_1),
        .O(mem_reg_0_0_i_257_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_0_0_i_14
       (.I0(mem_reg_3_3_0),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_79_n_1),
        .I3(mem_reg_0_0_i_80_n_1),
        .I4(mem_reg_0_0_i_81_n_1),
        .I5(mem_reg_0_0_i_82_n_1),
        .O(pc_mux_in3[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_140
       (.I0(a_mux_out[2]),
        .I1(a_mux_out[1]),
        .I2(a_mux_out[4]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[3]),
        .O(mem_reg_0_0_i_140_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_144
       (.I0(a_mux_out[1]),
        .I1(a_mux_out[0]),
        .I2(a_mux_out[3]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[2]),
        .O(\pc_decode_register_q_reg[1] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_145
       (.I0(a_mux_out[9]),
        .I1(a_mux_out[8]),
        .I2(a_mux_out[11]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[10]),
        .O(mem_reg_0_0_i_145_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_0_0_i_14__0
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(mem_reg_0_0_i_65_1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_0_0_i_15
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_153
       (.I0(a_mux_out[5]),
        .I1(a_mux_out[4]),
        .I2(a_mux_out[7]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[6]),
        .O(\pc_decode_register_q_reg[5] ));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    mem_reg_0_0_i_154
       (.I0(mem_reg_0_0_i_205_n_1),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[29] ),
        .I4(\pc_decode_register_q_reg[21] ),
        .O(mem_reg_0_0_i_154_n_1));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_0_0_i_155
       (.I0(a_mux_out[2]),
        .I1(mem_reg_0_0_i_169_n_1),
        .I2(mem_reg_0_0_i_265_n_1),
        .I3(a_mux_out[1]),
        .I4(a_mux_out[0]),
        .I5(mem_reg_0_0_i_266_n_1),
        .O(\pc_decode_register_q_reg[2] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_156
       (.I0(a_mux_out[8]),
        .I1(a_mux_out[7]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[9]),
        .O(mem_reg_0_0_i_156_n_1));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    mem_reg_0_0_i_157
       (.I0(mem_reg_0_0_i_214_n_1),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[28] ),
        .I4(\pc_decode_register_q_reg[20] ),
        .O(mem_reg_0_0_i_157_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_159
       (.I0(a_mux_out[4]),
        .I1(a_mux_out[3]),
        .I2(a_mux_out[6]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[5]),
        .O(\pc_decode_register_q_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_0_i_16
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    mem_reg_0_0_i_162
       (.I0(a_mux_out[0]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[1]),
        .O(\pc_decode_register_q_reg[0] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_163
       (.I0(a_mux_out[7]),
        .I1(a_mux_out[6]),
        .I2(a_mux_out[9]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[8]),
        .O(mem_reg_0_0_i_163_n_1));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    mem_reg_0_0_i_164
       (.I0(\alu_register_q[1]_i_9_n_1 ),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[27] ),
        .I4(\pc_decode_register_q_reg[19] ),
        .O(mem_reg_0_0_i_164_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_166
       (.I0(a_mux_out[3]),
        .I1(a_mux_out[2]),
        .I2(a_mux_out[5]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[4]),
        .O(\pc_decode_register_q_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    mem_reg_0_0_i_169
       (.I0(rs2_mux2_out[0]),
        .I1(imm_gen_out[0]),
        .I2(b_sel),
        .I3(rs2_mux2_out[1]),
        .I4(imm_gen_out[1]),
        .O(mem_reg_0_0_i_169_n_1));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_0_i_17
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_171
       (.I0(a_mux_out[6]),
        .I1(a_mux_out[5]),
        .I2(a_mux_out[8]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[7]),
        .O(mem_reg_0_0_i_171_n_1));
  LUT5 #(
    .INIT(32'h3E0E3202)) 
    mem_reg_0_0_i_172
       (.I0(\alu_register_q[0]_i_12_n_1 ),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(\pc_decode_register_q_reg[26] ),
        .I4(mem_reg_0_0_i_257_n_1),
        .O(mem_reg_0_0_i_257_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_173
       (.CI(mem_reg_0_0_i_184_n_1),
        .CO({mem_reg_0_0_i_173_n_1,NLW_mem_reg_0_0_i_173_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[11:8]),
        .O(\pc_decode_register_q_reg[30] [5:2]),
        .S({mem_reg_0_0_i_273_n_1,mem_reg_0_0_i_274_n_1,mem_reg_0_0_i_275_n_1,mem_reg_0_0_i_276_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_174
       (.CI(mem_reg_0_0_i_277_n_1),
        .CO({mem_reg_0_0_i_174_n_1,NLW_mem_reg_0_0_i_174_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[11:8]),
        .O(data1[11:8]),
        .S({mem_reg_0_0_i_278_n_1,mem_reg_0_0_i_279_n_1,mem_reg_0_0_i_280_n_1,mem_reg_0_0_i_281_n_1}));
  LUT4 #(
    .INIT(16'h4F40)) 
    mem_reg_0_0_i_178
       (.I0(mem_reg_0_0_i_169_n_1),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_180_n_1),
        .O(mem_reg_0_0_i_178_n_1));
  LUT4 #(
    .INIT(16'hFFF8)) 
    mem_reg_0_0_i_179
       (.I0(mem_reg_0_0_i_222_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_284_n_1),
        .I3(mem_reg_0_0_i_285_n_1),
        .O(mem_reg_0_0_i_179_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_180
       (.I0(a_mux_out[25]),
        .I1(a_mux_out[26]),
        .I2(a_mux_out[23]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[24]),
        .O(mem_reg_0_0_i_180_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_181
       (.I0(b_mux_out[4]),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_181_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_184
       (.CI(mem_reg_0_0_i_211_n_1),
        .CO({mem_reg_0_0_i_184_n_1,NLW_mem_reg_0_0_i_184_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[7:4]),
        .O({\alu/data0 [7:5],\pc_decode_register_q_reg[30] [1]}),
        .S({mem_reg_0_0_i_287_n_1,mem_reg_0_0_i_288_n_1,mem_reg_0_0_i_289_n_1,mem_reg_0_0_i_290_n_1}));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_186
       (.I0(\pc_decode_register_q_reg[31]_9 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[22]_i_8_n_1 ),
        .O(mem_reg_0_0_i_186_n_1));
  LUT4 #(
    .INIT(16'hFFF8)) 
    mem_reg_0_0_i_187
       (.I0(mem_reg_0_0_i_246_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_292_n_1),
        .I3(mem_reg_0_0_i_293_n_1),
        .O(mem_reg_0_0_i_187_n_1));
  LUT6 #(
    .INIT(64'hCFC0AAAA00000000)) 
    mem_reg_0_0_i_188
       (.I0(\alu_register_q[22]_i_8_n_1 ),
        .I1(a_mux_out[31]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[30]),
        .I4(b_mux_out[3]),
        .I5(b_mux_out[4]),
        .O(mem_reg_0_0_i_188_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_192
       (.I0(\pc_decode_register_q_reg[31]_1 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[21]_i_8_n_1 ),
        .O(mem_reg_0_0_i_192_n_1));
  LUT4 #(
    .INIT(16'hFFF8)) 
    mem_reg_0_0_i_193
       (.I0(mem_reg_0_0_i_252_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_296_n_1),
        .I3(mem_reg_0_0_i_297_n_1),
        .O(mem_reg_0_0_i_193_n_1));
  LUT4 #(
    .INIT(16'hCA00)) 
    mem_reg_0_0_i_194
       (.I0(\alu_register_q[21]_i_8_n_1 ),
        .I1(\alu_register_q[25]_i_7_n_1 ),
        .I2(b_mux_out[3]),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_194_n_1));
  LUT5 #(
    .INIT(32'hAAAA0220)) 
    mem_reg_0_0_i_198
       (.I0(mem_reg_0_0_i_74),
        .I1(mem_reg_0_0[0]),
        .I2(a_mux_out[4]),
        .I3(b_mux_out[4]),
        .I4(mem_reg_0_0_i_300_n_1),
        .O(\pc_decode_register_q_reg[4] ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_199
       (.I0(a_mux_out[7]),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .I2(a_mux_out[6]),
        .I3(mem_reg_0_0_i_266_n_1),
        .I4(\alu_register_q_reg[3] ),
        .O(mem_reg_0_0_i_199_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_200
       (.I0(a_mux_out[14]),
        .I1(a_mux_out[15]),
        .I2(a_mux_out[12]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[13]),
        .O(mem_reg_0_0_i_200_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_201
       (.I0(a_mux_out[22]),
        .I1(a_mux_out[23]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[21]),
        .O(mem_reg_0_0_i_201_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_202
       (.I0(mem_reg_0_0_i_301_n_1),
        .I1(a_mux_out[4]),
        .I2(mem_reg_0_0_i_302_n_1),
        .I3(a_mux_out[5]),
        .I4(\pc_decode_register_q_reg[30]_0 ),
        .I5(mem_reg_0_0_i_208_n_1),
        .O(mem_reg_0_0_i_202_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_205
       (.I0(a_mux_out[13]),
        .I1(a_mux_out[14]),
        .I2(a_mux_out[11]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[12]),
        .O(mem_reg_0_0_i_205_n_1));
  LUT5 #(
    .INIT(32'hF8008800)) 
    mem_reg_0_0_i_206
       (.I0(a_mux_out[6]),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .I2(a_mux_out[5]),
        .I3(mem_reg_0_0_i_75_0),
        .I4(mem_reg_0_0_i_266_n_1),
        .O(mem_reg_0_0_i_206_n_1));
  LUT6 #(
    .INIT(64'h00000088000000F8)) 
    mem_reg_0_0_i_207
       (.I0(a_mux_out[4]),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(a_mux_out[3]),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q_reg[3] ),
        .I5(mem_reg_0_0_i_169_n_1),
        .O(mem_reg_0_0_i_207_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_0_i_208
       (.I0(b_mux_out[3]),
        .I1(b_mux_out[4]),
        .O(mem_reg_0_0_i_208_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_209
       (.I0(b_mux_out[4]),
        .I1(mem_reg_0_0[0]),
        .O(mem_reg_0_0_i_209_n_1));
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    mem_reg_0_0_i_210
       (.I0(mem_reg_0_0_i_285_n_1),
        .I1(mem_reg_0_0_i_284_n_1),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_222_n_1),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_210_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_211
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_211_n_1,NLW_mem_reg_0_0_i_211_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[3:0]),
        .O({\alu/data0 [3:1],\pc_decode_register_q_reg[30] [0]}),
        .S({mem_reg_0_0_i_306_n_1,mem_reg_0_0_i_307_n_1,mem_reg_0_0_i_308_n_1,mem_reg_0_0_i_309_n_1}));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_214
       (.I0(a_mux_out[12]),
        .I1(a_mux_out[13]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[11]),
        .O(mem_reg_0_0_i_214_n_1));
  LUT5 #(
    .INIT(32'hF8008800)) 
    mem_reg_0_0_i_215
       (.I0(a_mux_out[5]),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .I2(a_mux_out[4]),
        .I3(mem_reg_0_0_i_75_0),
        .I4(mem_reg_0_0_i_266_n_1),
        .O(mem_reg_0_0_i_215_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_0_i_216
       (.I0(b_mux_out[2]),
        .I1(\alu_register_q_reg[3] ),
        .I2(mem_reg_0_0_i_169_n_1),
        .O(mem_reg_0_0_i_169_0));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_0_i_217
       (.I0(b_mux_out[2]),
        .I1(\alu_register_q_reg[3] ),
        .I2(mem_reg_0_0_i_265_n_1),
        .O(mem_reg_0_0_i_217_n_1));
  LUT5 #(
    .INIT(32'h44400040)) 
    mem_reg_0_0_i_219
       (.I0(mem_reg_0_0[0]),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[22]_i_8_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\pc_decode_register_q_reg[31]_9 ),
        .O(mem_reg_0_0_i_219_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_22
       (.I0(a_mux_out[21]),
        .I1(a_mux_out[22]),
        .I2(a_mux_out[19]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[20]),
        .O(\pc_decode_register_q_reg[21] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_222
       (.I0(a_mux_out[17]),
        .I1(a_mux_out[18]),
        .I2(a_mux_out[15]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[16]),
        .O(mem_reg_0_0_i_222_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_23
       (.I0(a_mux_out[29]),
        .I1(a_mux_out[30]),
        .I2(a_mux_out[27]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[28]),
        .O(\pc_decode_register_q_reg[29] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_237
       (.I0(b_mux_out[15]),
        .I1(a_mux_out[15]),
        .O(mem_reg_0_0_i_237_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_238
       (.I0(b_mux_out[14]),
        .I1(a_mux_out[14]),
        .O(mem_reg_0_0_i_238_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_239
       (.I0(b_mux_out[13]),
        .I1(a_mux_out[13]),
        .O(mem_reg_0_0_i_239_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_240
       (.I0(b_mux_out[12]),
        .I1(a_mux_out[12]),
        .O(mem_reg_0_0_i_240_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_241
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .O(mem_reg_0_0_i_241_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_242
       (.I0(a_mux_out[14]),
        .I1(b_mux_out[14]),
        .O(mem_reg_0_0_i_242_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_243
       (.I0(a_mux_out[13]),
        .I1(b_mux_out[13]),
        .O(mem_reg_0_0_i_243_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_244
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .O(mem_reg_0_0_i_244_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_246
       (.I0(a_mux_out[16]),
        .I1(a_mux_out[17]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[15]),
        .O(mem_reg_0_0_i_246_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_252
       (.I0(a_mux_out[15]),
        .I1(a_mux_out[16]),
        .I2(a_mux_out[13]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[14]),
        .O(mem_reg_0_0_i_252_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_257
       (.I0(a_mux_out[18]),
        .I1(a_mux_out[19]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[17]),
        .O(mem_reg_0_0_i_257_n_1));
  LUT5 #(
    .INIT(32'h0C0A0000)) 
    mem_reg_0_0_i_26
       (.I0(mem_reg_0_0_i_115_n_1),
        .I1(mem_reg_0_0_i_116_n_1),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0[0]),
        .I4(\alu_register_q_reg[1]_3 ),
        .O(mem_reg_0_0_i_26_n_1));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    mem_reg_0_0_i_265
       (.I0(rs2_mux2_out[0]),
        .I1(imm_gen_out[0]),
        .I2(b_sel),
        .I3(rs2_mux2_out[1]),
        .I4(imm_gen_out[1]),
        .O(mem_reg_0_0_i_265_n_1));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    mem_reg_0_0_i_266
       (.I0(rs2_mux2_out[1]),
        .I1(imm_gen_out[1]),
        .I2(b_sel),
        .I3(rs2_mux2_out[0]),
        .I4(imm_gen_out[0]),
        .O(mem_reg_0_0_i_266_n_1));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_27
       (.I0(mem_reg_0_0_i_117_n_1),
        .I1(mem_reg_3_3_2),
        .I2(mem_reg_0_0_i_47_n_1),
        .I3(\alu_register_q_reg[20] ),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_27_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_273
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .O(mem_reg_0_0_i_273_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_274
       (.I0(b_mux_out[10]),
        .I1(a_mux_out[10]),
        .O(mem_reg_0_0_i_274_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_275
       (.I0(b_mux_out[9]),
        .I1(a_mux_out[9]),
        .O(mem_reg_0_0_i_275_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_276
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .O(mem_reg_0_0_i_276_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_277
       (.CI(\alu_register_q_reg[0]_i_15_n_1 ),
        .CO({mem_reg_0_0_i_277_n_1,NLW_mem_reg_0_0_i_277_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[7:4]),
        .O(data1[7:4]),
        .S({mem_reg_0_0_i_322_n_1,mem_reg_0_0_i_323_n_1,mem_reg_0_0_i_324_n_1,mem_reg_0_0_i_325_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_278
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .O(mem_reg_0_0_i_278_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_279
       (.I0(a_mux_out[10]),
        .I1(b_mux_out[10]),
        .O(mem_reg_0_0_i_279_n_1));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    mem_reg_0_0_i_28
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0[1]),
        .I2(mem_reg_0_0[2]),
        .I3(mem_reg_0_0[3]),
        .I4(b_mux_out[2]),
        .I5(\pc_decode_register_q_reg[20] ),
        .O(mem_reg_0_0_i_28_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_280
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[9]),
        .O(mem_reg_0_0_i_280_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_281
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .O(mem_reg_0_0_i_281_n_1));
  LUT5 #(
    .INIT(32'h00008F88)) 
    mem_reg_0_0_i_284
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[8]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[7]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_284_n_1));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_285
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[10]),
        .I2(mem_reg_0_0_i_266_n_1),
        .I3(a_mux_out[9]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_285_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_287
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .O(mem_reg_0_0_i_287_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_288
       (.I0(a_mux_out[6]),
        .I1(b_mux_out[6]),
        .O(mem_reg_0_0_i_288_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_289
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .O(mem_reg_0_0_i_289_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_29
       (.I0(a_mux_out[28]),
        .I1(a_mux_out[29]),
        .I2(a_mux_out[26]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[27]),
        .O(\pc_decode_register_q_reg[28] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_290
       (.I0(a_mux_out[4]),
        .I1(b_mux_out[4]),
        .O(mem_reg_0_0_i_290_n_1));
  LUT5 #(
    .INIT(32'h00008F88)) 
    mem_reg_0_0_i_292
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[7]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[6]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_292_n_1));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_293
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[9]),
        .I2(mem_reg_0_0_i_266_n_1),
        .I3(a_mux_out[8]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_293_n_1));
  LUT5 #(
    .INIT(32'h00008F88)) 
    mem_reg_0_0_i_296
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(a_mux_out[6]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(a_mux_out[5]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_296_n_1));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_297
       (.I0(\alu_register_q[28]_i_8_n_1 ),
        .I1(a_mux_out[8]),
        .I2(mem_reg_0_0_i_266_n_1),
        .I3(a_mux_out[7]),
        .I4(b_mux_out[3]),
        .O(mem_reg_0_0_i_297_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_3
       (.I0(mem_reg_3_3_13),
        .I1(mem_reg_0_0_i_26_n_1),
        .I2(mem_reg_0_0_i_27_n_1),
        .I3(mem_reg_0_0_i_28_n_1),
        .I4(\pc_decode_register_q_reg[28] ),
        .I5(mem_reg_3_3_5),
        .O(pc_mux_in3[12]));
  LUT6 #(
    .INIT(64'h0000000044F00000)) 
    mem_reg_0_0_i_300
       (.I0(mem_reg_0_0_i_169_n_1),
        .I1(a_mux_out[0]),
        .I2(mem_reg_0_0_i_140_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[3] ),
        .O(mem_reg_0_0_i_300_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_0_i_301
       (.I0(mem_reg_0_0_i_169_n_1),
        .I1(\alu_register_q_reg[3] ),
        .O(mem_reg_0_0_i_301_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_302
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(\alu_register_q_reg[3] ),
        .O(mem_reg_0_0_i_302_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_306
       (.I0(a_mux_out[3]),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_306_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_307
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .O(mem_reg_0_0_i_307_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_308
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .O(mem_reg_0_0_i_308_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_309
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .O(mem_reg_0_0_i_309_n_1));
  LUT5 #(
    .INIT(32'h0C0A0000)) 
    mem_reg_0_0_i_31
       (.I0(mem_reg_0_0_i_126_n_1),
        .I1(mem_reg_0_0_i_127_n_1),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0[0]),
        .I4(\alu_register_q_reg[1]_3 ),
        .O(mem_reg_0_0_i_31_n_1));
  LUT5 #(
    .INIT(32'h0000F888)) 
    mem_reg_0_0_i_32
       (.I0(mem_reg_0_0_i_128_n_1),
        .I1(mem_reg_3_3_2),
        .I2(mem_reg_0_0_i_51_n_1),
        .I3(\alu_register_q_reg[20] ),
        .I4(b_mux_out[4]),
        .O(mem_reg_0_0_i_32_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_322
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .O(mem_reg_0_0_i_322_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_323
       (.I0(b_mux_out[6]),
        .I1(a_mux_out[6]),
        .O(mem_reg_0_0_i_323_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_324
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .O(mem_reg_0_0_i_324_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_325
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[4]),
        .O(mem_reg_0_0_i_325_n_1));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    mem_reg_0_0_i_33
       (.I0(\alu_register_q_reg[3] ),
        .I1(mem_reg_0_0[1]),
        .I2(mem_reg_0_0[2]),
        .I3(mem_reg_0_0[3]),
        .I4(b_mux_out[2]),
        .I5(\pc_decode_register_q_reg[19] ),
        .O(mem_reg_0_0_i_33_n_1));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    mem_reg_0_0_i_34
       (.I0(a_mux_out[27]),
        .I1(a_mux_out[28]),
        .I2(a_mux_out[25]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[0]),
        .I5(a_mux_out[26]),
        .O(\pc_decode_register_q_reg[27] ));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_0_0_i_35
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(mem_reg_0_0_0),
        .I2(mem_reg_0_0_i_131_n_1),
        .I3(mem_reg_0_0_3),
        .O(mem_reg_0_0_i_35_n_1));
  LUT6 #(
    .INIT(64'h0000F88800008888)) 
    mem_reg_0_0_i_38
       (.I0(mem_reg_0_0_i_257_1),
        .I1(mem_reg_0_0_2),
        .I2(mem_reg_0_0_i_140_n_1),
        .I3(mem_reg_3_3_2),
        .I4(b_mux_out[4]),
        .I5(b_mux_out[3]),
        .O(mem_reg_0_0_i_38_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_0_i_39
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .O(\pc_decode_register_q_reg[31]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_3__0
       (.I0(mem_reg_3_3_13),
        .I1(mem_reg_0_0_i_26_n_1),
        .I2(mem_reg_0_0_i_27_n_1),
        .I3(mem_reg_0_0_i_28_n_1),
        .I4(\pc_decode_register_q_reg[28] ),
        .I5(mem_reg_3_3_5),
        .O(addra[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_4
       (.I0(mem_reg_3_3_4),
        .I1(mem_reg_0_0_i_31_n_1),
        .I2(mem_reg_0_0_i_32_n_1),
        .I3(mem_reg_0_0_i_33_n_1),
        .I4(\pc_decode_register_q_reg[27] ),
        .I5(mem_reg_3_3_5),
        .O(pc_mux_in3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_41
       (.I0(\pc_decode_register_q_reg[1] ),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_145_n_1),
        .O(mem_reg_0_0_i_145_0));
  LUT5 #(
    .INIT(32'hFF606060)) 
    mem_reg_0_0_i_44
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .I2(mem_reg_0_0_1),
        .I3(\pc_decode_register_q_reg[31]_2 ),
        .I4(\alu_register_q_reg[17] ),
        .O(mem_reg_0_0_i_44_n_1));
  LUT5 #(
    .INIT(32'h0E0A0000)) 
    mem_reg_0_0_i_46
       (.I0(mem_reg_0_0_i_154_n_1),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0[0]),
        .I4(\alu_register_q_reg[1]_3 ),
        .O(mem_reg_0_0_i_46_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_47
       (.I0(\pc_decode_register_q_reg[2] ),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_156_n_1),
        .O(mem_reg_0_0_i_47_n_1));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    mem_reg_0_0_i_48
       (.I0(mem_reg_0_0_i_157_n_1),
        .I1(mem_reg_0_0_i_115_n_1),
        .I2(mem_reg_0_0[0]),
        .I3(\alu_register_q_reg[1]_3 ),
        .I4(b_mux_out[2]),
        .O(mem_reg_0_0_i_48_n_1));
  LUT6 #(
    .INIT(64'hF0EE000000000000)) 
    mem_reg_0_0_i_49
       (.I0(mem_reg_0_0_i_157_n_1),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .I2(mem_reg_0_0_i_116_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[1]_3 ),
        .O(mem_reg_0_0_i_49_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_4__0
       (.I0(mem_reg_3_3_4),
        .I1(mem_reg_0_0_i_31_n_1),
        .I2(mem_reg_0_0_i_32_n_1),
        .I3(mem_reg_0_0_i_33_n_1),
        .I4(\pc_decode_register_q_reg[27] ),
        .I5(mem_reg_3_3_5),
        .O(addra[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_5
       (.I0(mem_reg_0_0_i_35_n_1),
        .I1(mem_reg_3_3_10),
        .I2(mem_reg_3_3_11),
        .I3(mem_reg_0_0_i_38_n_1),
        .I4(\pc_decode_register_q_reg[31]_3 ),
        .I5(mem_reg_3_3_1),
        .O(pc_mux_in3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_51
       (.I0(\pc_decode_register_q_reg[0] ),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_163_n_1),
        .O(mem_reg_0_0_i_51_n_1));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    mem_reg_0_0_i_52
       (.I0(mem_reg_0_0_i_164_n_1),
        .I1(mem_reg_0_0_i_126_n_1),
        .I2(mem_reg_0_0[0]),
        .I3(\alu_register_q_reg[1]_3 ),
        .I4(b_mux_out[2]),
        .O(mem_reg_0_0_i_52_n_1));
  LUT6 #(
    .INIT(64'hF0EE000000000000)) 
    mem_reg_0_0_i_53
       (.I0(mem_reg_0_0_i_164_n_1),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .I2(mem_reg_0_0_i_127_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0[0]),
        .I5(\alu_register_q_reg[1]_3 ),
        .O(mem_reg_0_0_i_53_n_1));
  LUT4 #(
    .INIT(16'h4F40)) 
    mem_reg_0_0_i_55
       (.I0(mem_reg_0_0_i_169_n_1),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_171_n_1),
        .O(mem_reg_0_0_i_55_n_1));
  LUT6 #(
    .INIT(64'hAAAA8A0AA8A08800)) 
    mem_reg_0_0_i_57
       (.I0(\alu_register_q_reg[1]_3 ),
        .I1(mem_reg_0_0[0]),
        .I2(b_mux_out[2]),
        .I3(\pc_decode_register_q_reg[31]_0 ),
        .I4(mem_reg_0_0_i_201_0),
        .I5(mem_reg_0_0_i_257_0),
        .O(mem_reg_0_0_i_57_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_0_0_i_5__0
       (.I0(mem_reg_0_0_i_35_n_1),
        .I1(mem_reg_3_3_10),
        .I2(mem_reg_3_3_11),
        .I3(mem_reg_0_0_i_38_n_1),
        .I4(\pc_decode_register_q_reg[31]_3 ),
        .I5(mem_reg_3_3_1),
        .O(addra[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_6
       (.I0(mem_reg_0_0_i_145_0),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_3_3_6),
        .I5(mem_reg_0_0_i_46_n_1),
        .O(pc_mux_in3[9]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    mem_reg_0_0_i_60
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .I2(mem_reg_0_0_1),
        .I3(mem_reg_0_0_i_140_n_1),
        .I4(mem_reg_0_0_4),
        .O(mem_reg_0_0_i_60_n_1));
  LUT6 #(
    .INIT(64'h00B833BB00B80088)) 
    mem_reg_0_0_i_63
       (.I0(mem_reg_0_0_i_154_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_178_n_1),
        .I3(mem_reg_0_0[0]),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_179_n_1),
        .O(mem_reg_0_0_i_63_n_1));
  LUT6 #(
    .INIT(64'hCCCCCCCC8C808080)) 
    mem_reg_0_0_i_64
       (.I0(mem_reg_0_0_i_154_n_1),
        .I1(mem_reg_0_0[0]),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0_i_180_n_1),
        .I4(mem_reg_0_0_i_181_n_1),
        .I5(\pc_decode_register_q_reg[31]_0 ),
        .O(mem_reg_0_0_i_64_n_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    mem_reg_0_0_i_65
       (.I0(mem_reg_0_0_1),
        .I1(a_mux_out[7]),
        .I2(b_mux_out[7]),
        .I3(\alu/data0 [7]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(mem_reg_0_0_i_65_n_1));
  LUT6 #(
    .INIT(64'h00B833BB00B80088)) 
    mem_reg_0_0_i_67
       (.I0(mem_reg_0_0_i_157_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_186_n_1),
        .I3(mem_reg_0_0[0]),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_187_n_1),
        .O(mem_reg_0_0_i_67_n_1));
  LUT5 #(
    .INIT(32'hE0F0E000)) 
    mem_reg_0_0_i_68
       (.I0(mem_reg_0_0_i_157_n_1),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .I2(mem_reg_0_0[0]),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_188_n_1),
        .O(mem_reg_0_0_i_68_n_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    mem_reg_0_0_i_69
       (.I0(mem_reg_0_0_1),
        .I1(a_mux_out[6]),
        .I2(b_mux_out[6]),
        .I3(\alu/data0 [6]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(mem_reg_0_0_i_69_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_6__0
       (.I0(mem_reg_0_0_i_145_0),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_44_n_1),
        .I4(mem_reg_3_3_6),
        .I5(mem_reg_0_0_i_46_n_1),
        .O(addra[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_7
       (.I0(mem_reg_0_0_i_47_n_1),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_48_n_1),
        .I4(mem_reg_0_0_i_49_n_1),
        .I5(mem_reg_3_3_12),
        .O(pc_mux_in3[8]));
  LUT6 #(
    .INIT(64'h00B833BB00B80088)) 
    mem_reg_0_0_i_71
       (.I0(mem_reg_0_0_i_164_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_192_n_1),
        .I3(mem_reg_0_0[0]),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_193_n_1),
        .O(mem_reg_0_0_i_71_n_1));
  LUT5 #(
    .INIT(32'hE0F0E000)) 
    mem_reg_0_0_i_72
       (.I0(mem_reg_0_0_i_164_n_1),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .I2(mem_reg_0_0[0]),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_194_n_1),
        .O(mem_reg_0_0_i_72_n_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    mem_reg_0_0_i_73
       (.I0(mem_reg_0_0_1),
        .I1(a_mux_out[5]),
        .I2(b_mux_out[5]),
        .I3(\alu/data0 [5]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(mem_reg_0_0_i_73_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEFAAA)) 
    mem_reg_0_0_i_76
       (.I0(mem_reg_0_0_i_199_n_1),
        .I1(mem_reg_0_0_i_200_n_1),
        .I2(mem_reg_0_0_i_201_n_1),
        .I3(b_mux_out[4]),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_202_n_1),
        .O(mem_reg_0_0_i_202_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_0_i_77
       (.I0(mem_reg_0_0_i_257_0),
        .I1(\pc_decode_register_q_reg[31]_0 ),
        .O(mem_reg_0_0_i_134_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF14100400)) 
    mem_reg_0_0_i_79
       (.I0(b_mux_out[2]),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_205_n_1),
        .I4(\pc_decode_register_q_reg[21] ),
        .I5(mem_reg_0_0_i_206_n_1),
        .O(mem_reg_0_0_i_79_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_7__0
       (.I0(mem_reg_0_0_i_47_n_1),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_48_n_1),
        .I4(mem_reg_0_0_i_49_n_1),
        .I5(mem_reg_3_3_12),
        .O(addra[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_8
       (.I0(mem_reg_0_0_i_51_n_1),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_52_n_1),
        .I4(mem_reg_0_0_i_53_n_1),
        .I5(mem_reg_3_3_3),
        .O(pc_mux_in3[7]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAAAAAAA)) 
    mem_reg_0_0_i_80
       (.I0(mem_reg_0_0_i_207_n_1),
        .I1(mem_reg_0_0[0]),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0_i_180_n_1),
        .I4(mem_reg_0_0_i_181_n_1),
        .I5(\pc_decode_register_q_reg[31]_0 ),
        .O(mem_reg_0_0_i_80_n_1));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8080808)) 
    mem_reg_0_0_i_81
       (.I0(\pc_decode_register_q_reg[29] ),
        .I1(mem_reg_0_0_i_208_n_1),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0_i_178_n_1),
        .I4(mem_reg_0_0_i_209_n_1),
        .I5(mem_reg_0_0_i_210_n_1),
        .O(mem_reg_0_0_i_81_n_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    mem_reg_0_0_i_82
       (.I0(mem_reg_0_0_1),
        .I1(b_mux_out[3]),
        .I2(a_mux_out[3]),
        .I3(\alu/data0 [3]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(mem_reg_0_0_i_82_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF14100400)) 
    mem_reg_0_0_i_84
       (.I0(b_mux_out[2]),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_214_n_1),
        .I4(\pc_decode_register_q_reg[20] ),
        .I5(mem_reg_0_0_i_215_n_1),
        .O(mem_reg_0_0_i_84_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_85
       (.I0(mem_reg_0_0_i_169_0),
        .I1(a_mux_out[2]),
        .I2(mem_reg_0_0_i_217_n_1),
        .I3(a_mux_out[3]),
        .I4(\alu_register_q_reg[1]_4 ),
        .I5(mem_reg_0_0_i_188_n_1),
        .O(mem_reg_0_0_i_85_n_1));
  LUT6 #(
    .INIT(64'hF808F0F0F808F000)) 
    mem_reg_0_0_i_86
       (.I0(\pc_decode_register_q_reg[28] ),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[2]),
        .I3(mem_reg_0_0_i_219_n_1),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_187_n_1),
        .O(mem_reg_0_0_i_86_n_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    mem_reg_0_0_i_87
       (.I0(mem_reg_0_0_1),
        .I1(b_mux_out[2]),
        .I2(a_mux_out[2]),
        .I3(\alu/data0 [2]),
        .I4(\alu_register_q_reg[1]_5 ),
        .O(mem_reg_0_0_i_87_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    mem_reg_0_0_i_8__0
       (.I0(mem_reg_0_0_i_51_n_1),
        .I1(mem_reg_3_3_2),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_52_n_1),
        .I4(mem_reg_0_0_i_53_n_1),
        .I5(mem_reg_3_3_3),
        .O(addra[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    mem_reg_0_0_i_9
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(mem_reg_3_3_7),
        .I2(mem_reg_0_0_i_57_n_1),
        .I3(mem_reg_3_3_8),
        .I4(mem_reg_3_3_9),
        .I5(mem_reg_0_0_i_60_n_1),
        .O(pc_mux_in3[6]));
  LUT6 #(
    .INIT(64'h0F2F002F0F200020)) 
    mem_reg_0_0_i_91
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_169_n_1),
        .I2(b_mux_out[4]),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_180_n_1),
        .I5(mem_reg_0_0_i_222_n_1),
        .O(\pc_decode_register_q_reg[31]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_92
       (.I0(\pc_decode_register_q_reg[5] ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[27]_i_5_n_1 ),
        .O(\alu_register_q[27]_i_5_0 ));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    mem_reg_0_0_i_95
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_180_n_1),
        .I2(mem_reg_0_0_i_222_n_1),
        .I3(a_mux_out[31]),
        .I4(b_mux_out[4]),
        .O(\pc_decode_register_q_reg[31]_12 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    mem_reg_0_0_i_97
       (.I0(rs2_mux2_out[3]),
        .I1(imm_gen_out[2]),
        .I2(b_sel),
        .I3(rs2_mux2_out[4]),
        .I4(imm_gen_out[3]),
        .O(\alu_register_q_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    mem_reg_0_0_i_9__0
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(mem_reg_3_3_7),
        .I2(mem_reg_0_0_i_57_n_1),
        .I3(mem_reg_3_3_8),
        .I4(mem_reg_3_3_9),
        .I5(mem_reg_0_0_i_60_n_1),
        .O(addra[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_0_1_i_1
       (.I0(mem_reg_3_3_0),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_79_n_1),
        .I3(mem_reg_0_0_i_80_n_1),
        .I4(mem_reg_0_0_i_81_n_1),
        .I5(mem_reg_0_0_i_82_n_1),
        .O(mem_reg_0_0_i_82_0));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_1_i_2
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[3]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_1_i_3
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[2]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_2_i_1
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[5]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_2_i_2
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_3_i_1
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[7]),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_3_i_2
       (.I0(pc_mux_in3[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_0_i_1
       (.I0(imem_dina[1]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[9]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_0_i_2
       (.I0(imem_dina[0]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[8]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_1_i_1
       (.I0(imem_dina[3]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[11]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_1_i_2
       (.I0(imem_dina[2]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[10]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_2_i_1
       (.I0(imem_dina[5]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[13]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_2_i_2
       (.I0(imem_dina[4]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[12]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_3_i_1
       (.I0(imem_dina[7]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[15]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_3_i_2
       (.I0(imem_dina[6]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[14]),
        .I3(pc_mux_in3[0]),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_1
       (.I0(imem_dina[9]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[1]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[17]),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_2
       (.I0(imem_dina[8]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[0]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[16]),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_1
       (.I0(imem_dina[11]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[3]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[19]),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_2
       (.I0(imem_dina[10]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[2]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[18]),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_2_2_i_1
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(addra[2]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_2_2_i_1__0
       (.I0(\alu_register_q_reg[7]_0 ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_63_n_1),
        .I3(mem_reg_0_0_i_64_n_1),
        .I4(mem_reg_0_0_i_65_n_1),
        .O(addr[2]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_2_2_i_2
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(addra[1]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    mem_reg_2_2_i_2__0
       (.I0(\alu_register_q_reg[5] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_71_n_1),
        .I3(mem_reg_0_0_i_72_n_1),
        .I4(mem_reg_0_0_i_73_n_1),
        .O(addr[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_2_2_i_4
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(addra[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    mem_reg_2_2_i_4__0
       (.I0(\alu_register_q_reg[2] ),
        .I1(\alu_register_q_reg[1]_3 ),
        .I2(mem_reg_0_0_i_84_n_1),
        .I3(mem_reg_0_0_i_85_n_1),
        .I4(mem_reg_0_0_i_86_n_1),
        .I5(mem_reg_0_0_i_87_n_1),
        .O(addr[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_5
       (.I0(imem_dina[13]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[5]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[21]),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_6
       (.I0(imem_dina[12]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[4]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[20]),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_1
       (.I0(imem_dina[15]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[7]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[23]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_2
       (.I0(imem_dina[14]),
        .I1(\instruction_counter_reg[0] [0]),
        .I2(imem_dina[6]),
        .I3(pc_mux_in3[0]),
        .I4(imem_dina[22]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_0_i_1
       (.I0(imem_dina[1]),
        .I1(imem_dina[17]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[9]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_0_i_2
       (.I0(imem_dina[0]),
        .I1(imem_dina[16]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[8]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_1_i_1
       (.I0(imem_dina[3]),
        .I1(imem_dina[19]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[11]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_1_i_2
       (.I0(imem_dina[2]),
        .I1(imem_dina[18]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[10]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_2_i_1
       (.I0(imem_dina[5]),
        .I1(imem_dina[21]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[13]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_2_i_2
       (.I0(imem_dina[4]),
        .I1(imem_dina[20]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[12]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_3_i_1
       (.I0(imem_dina[7]),
        .I1(imem_dina[23]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[15]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_3_i_2
       (.I0(imem_dina[6]),
        .I1(imem_dina[22]),
        .I2(\instruction_counter_reg[0] [0]),
        .I3(imem_dina[14]),
        .I4(pc_mux_in3[0]),
        .I5(imem_dina[30]),
        .O(p_1_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    n_0_2087_BUFG_inst_i_2
       (.I0(n_0_2087_BUFG_inst_i_1[7]),
        .I1(n_0_2087_BUFG_inst_i_5_n_1),
        .I2(n_0_2087_BUFG_inst_i_1[5]),
        .O(wf_ldx_sel[2]));
  LUT3 #(
    .INIT(8'h48)) 
    n_0_2087_BUFG_inst_i_3
       (.I0(n_0_2087_BUFG_inst_i_1[5]),
        .I1(n_0_2087_BUFG_inst_i_5_n_1),
        .I2(n_0_2087_BUFG_inst_i_1[7]),
        .O(wf_ldx_sel[1]));
  LUT2 #(
    .INIT(4'h8)) 
    n_0_2087_BUFG_inst_i_4
       (.I0(n_0_2087_BUFG_inst_i_5_n_1),
        .I1(n_0_2087_BUFG_inst_i_1[7]),
        .O(wf_ldx_sel[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    n_0_2087_BUFG_inst_i_5
       (.I0(n_0_2087_BUFG_inst_i_1[3]),
        .I1(n_0_2087_BUFG_inst_i_1[2]),
        .I2(n_0_2087_BUFG_inst_i_1[6]),
        .I3(n_0_2087_BUFG_inst_i_1[0]),
        .I4(n_0_2087_BUFG_inst_i_1[1]),
        .I5(n_0_2087_BUFG_inst_i_1[4]),
        .O(n_0_2087_BUFG_inst_i_5_n_1));
endmodule

module TWO_INPUT_MUX
   (b_mux_out,
    imm_gen_out,
    rs2_mux2_out,
    b_sel,
    \alu_register_q[0]_i_74 ,
    Q,
    \alu_register_q[30]_i_26 ,
    \alu_register_q[0]_i_72 ,
    \alu_register_q[0]_i_56 ,
    \alu_register_q[0]_i_56_0 ,
    \alu_register_q[0]_i_72_0 ,
    \alu_register_q[0]_i_57 ,
    \alu_register_q[0]_i_57_0 ,
    \alu_register_q[0]_i_56_1 ,
    \alu_register_q[0]_i_56_2 ,
    \alu_register_q[0]_i_27 ,
    \alu_register_q[30]_i_26_0 ,
    \alu_register_q[30]_i_26_1 );
  output [31:0]b_mux_out;
  input [7:0]imm_gen_out;
  input [31:0]rs2_mux2_out;
  input b_sel;
  input \alu_register_q[0]_i_74 ;
  input [11:0]Q;
  input \alu_register_q[30]_i_26 ;
  input \alu_register_q[0]_i_72 ;
  input \alu_register_q[0]_i_56 ;
  input \alu_register_q[0]_i_56_0 ;
  input \alu_register_q[0]_i_72_0 ;
  input \alu_register_q[0]_i_57 ;
  input \alu_register_q[0]_i_57_0 ;
  input \alu_register_q[0]_i_56_1 ;
  input \alu_register_q[0]_i_56_2 ;
  input \alu_register_q[0]_i_27 ;
  input \alu_register_q[30]_i_26_0 ;
  input \alu_register_q[30]_i_26_1 ;

  wire [11:0]Q;
  wire \alu_register_q[0]_i_27 ;
  wire \alu_register_q[0]_i_56 ;
  wire \alu_register_q[0]_i_56_0 ;
  wire \alu_register_q[0]_i_56_1 ;
  wire \alu_register_q[0]_i_56_2 ;
  wire \alu_register_q[0]_i_57 ;
  wire \alu_register_q[0]_i_57_0 ;
  wire \alu_register_q[0]_i_72 ;
  wire \alu_register_q[0]_i_72_0 ;
  wire \alu_register_q[0]_i_74 ;
  wire \alu_register_q[30]_i_26 ;
  wire \alu_register_q[30]_i_26_0 ;
  wire \alu_register_q[30]_i_26_1 ;
  wire [31:0]b_mux_out;
  wire b_sel;
  wire [7:0]imm_gen_out;
  wire [31:0]rs2_mux2_out;

  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    \alu_register_q[16]_i_7 
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_57 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[16]),
        .I5(b_sel),
        .O(b_mux_out[16]));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    \alu_register_q[17]_i_8 
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_57_0 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[17]),
        .I5(b_sel),
        .O(b_mux_out[17]));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    \alu_register_q[18]_i_11 
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_56_1 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[18]),
        .I5(b_sel),
        .O(b_mux_out[18]));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    \alu_register_q[19]_i_19 
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_56_2 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[19]),
        .I5(b_sel),
        .O(b_mux_out[19]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[20]_i_8 
       (.I0(Q[0]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[20]),
        .I4(b_sel),
        .O(b_mux_out[20]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[21]_i_10 
       (.I0(Q[1]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[21]),
        .I4(b_sel),
        .O(b_mux_out[21]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[22]_i_11 
       (.I0(Q[2]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[22]),
        .I4(b_sel),
        .O(b_mux_out[22]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[23]_i_9 
       (.I0(Q[3]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[23]),
        .I4(b_sel),
        .O(b_mux_out[23]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[24]_i_13 
       (.I0(Q[4]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[24]),
        .I4(b_sel),
        .O(b_mux_out[24]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[25]_i_12 
       (.I0(Q[5]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[25]),
        .I4(b_sel),
        .O(b_mux_out[25]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[26]_i_7 
       (.I0(Q[6]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[26]),
        .I4(b_sel),
        .O(b_mux_out[26]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[27]_i_7 
       (.I0(Q[7]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[27]),
        .I4(b_sel),
        .O(b_mux_out[27]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[28]_i_17 
       (.I0(Q[8]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[28]),
        .I4(b_sel),
        .O(b_mux_out[28]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[29]_i_10 
       (.I0(Q[9]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[29]),
        .I4(b_sel),
        .O(b_mux_out[29]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[30]_i_13 
       (.I0(Q[10]),
        .I1(\alu_register_q[0]_i_27 ),
        .I2(\alu_register_q[30]_i_26_0 ),
        .I3(rs2_mux2_out[30]),
        .I4(b_sel),
        .O(b_mux_out[30]));
  LUT6 #(
    .INIT(64'hFF08FF08FFFF0000)) 
    \alu_register_q[31]_i_13 
       (.I0(Q[11]),
        .I1(\alu_register_q[30]_i_26 ),
        .I2(\alu_register_q[30]_i_26_1 ),
        .I3(\alu_register_q[30]_i_26_0 ),
        .I4(rs2_mux2_out[31]),
        .I5(b_sel),
        .O(b_mux_out[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_101
       (.I0(imm_gen_out[1]),
        .I1(rs2_mux2_out[1]),
        .I2(b_sel),
        .O(b_mux_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_102
       (.I0(imm_gen_out[0]),
        .I1(rs2_mux2_out[0]),
        .I2(b_sel),
        .O(b_mux_out[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_123
       (.I0(imm_gen_out[7]),
        .I1(rs2_mux2_out[13]),
        .I2(b_sel),
        .O(b_mux_out[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_136
       (.I0(imm_gen_out[6]),
        .I1(rs2_mux2_out[12]),
        .I2(b_sel),
        .O(b_mux_out[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_141
       (.I0(imm_gen_out[3]),
        .I1(rs2_mux2_out[3]),
        .I2(b_sel),
        .O(b_mux_out[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_147
       (.I0(imm_gen_out[5]),
        .I1(rs2_mux2_out[11]),
        .I2(b_sel),
        .O(b_mux_out[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_161
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[10]),
        .I2(rs2_mux2_out[10]),
        .I3(b_sel),
        .O(b_mux_out[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_168
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[9]),
        .I2(rs2_mux2_out[9]),
        .I3(b_sel),
        .O(b_mux_out[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_175
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[8]),
        .I2(rs2_mux2_out[8]),
        .I3(b_sel),
        .O(b_mux_out[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_183
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[7]),
        .I2(rs2_mux2_out[7]),
        .I3(b_sel),
        .O(b_mux_out[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_190
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[6]),
        .I2(rs2_mux2_out[6]),
        .I3(b_sel),
        .O(b_mux_out[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_196
       (.I0(\alu_register_q[0]_i_74 ),
        .I1(Q[5]),
        .I2(rs2_mux2_out[5]),
        .I3(b_sel),
        .O(b_mux_out[5]));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    mem_reg_0_0_i_221
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_72_0 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[15]),
        .I5(b_sel),
        .O(b_mux_out[15]));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFFF0000)) 
    mem_reg_0_0_i_245
       (.I0(\alu_register_q[30]_i_26 ),
        .I1(\alu_register_q[0]_i_72 ),
        .I2(\alu_register_q[0]_i_56 ),
        .I3(\alu_register_q[0]_i_56_0 ),
        .I4(rs2_mux2_out[14]),
        .I5(b_sel),
        .O(b_mux_out[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_43
       (.I0(imm_gen_out[4]),
        .I1(rs2_mux2_out[4]),
        .I2(b_sel),
        .O(b_mux_out[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_75
       (.I0(imm_gen_out[2]),
        .I1(rs2_mux2_out[2]),
        .I2(b_sel),
        .O(b_mux_out[2]));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_1
   (D,
    \pc_register_q_reg[30] ,
    \pc_register_q_reg[30]_0 ,
    \pc_register_q_reg[30]_1 ,
    \pc_register_q_reg[30]_2 ,
    \pc_register_q_reg[30]_3 ,
    \pc_register_q_reg[30]_4 ,
    \pc_register_q_reg[30]_5 ,
    \pc_register_q_reg[30]_6 ,
    \pc_register_q_reg[30]_7 ,
    \pc_register_q_reg[30]_8 ,
    \pc_register_q_reg[30]_9 ,
    \pc_register_q_reg[30]_10 ,
    \pc_register_q_reg[30]_11 ,
    \pc_register_q_reg[30]_12 ,
    \pc_register_q_reg[30]_13 ,
    \pc_register_q_reg[30]_14 ,
    \pc_register_q_reg[30]_15 ,
    \pc_register_q_reg[30]_16 ,
    \pc_register_q_reg[30]_17 ,
    \pc_register_q_reg[30]_18 ,
    \pc_register_q_reg[30]_19 ,
    \pc_register_q_reg[30]_20 ,
    out,
    doutb,
    Q,
    nop_mux_sel);
  output [23:0]D;
  output \pc_register_q_reg[30] ;
  output \pc_register_q_reg[30]_0 ;
  output \pc_register_q_reg[30]_1 ;
  output \pc_register_q_reg[30]_2 ;
  output \pc_register_q_reg[30]_3 ;
  output \pc_register_q_reg[30]_4 ;
  output \pc_register_q_reg[30]_5 ;
  output \pc_register_q_reg[30]_6 ;
  output \pc_register_q_reg[30]_7 ;
  output \pc_register_q_reg[30]_8 ;
  output \pc_register_q_reg[30]_9 ;
  output \pc_register_q_reg[30]_10 ;
  output \pc_register_q_reg[30]_11 ;
  output \pc_register_q_reg[30]_12 ;
  output \pc_register_q_reg[30]_13 ;
  output \pc_register_q_reg[30]_14 ;
  output \pc_register_q_reg[30]_15 ;
  output \pc_register_q_reg[30]_16 ;
  output \pc_register_q_reg[30]_17 ;
  output \pc_register_q_reg[30]_18 ;
  output \pc_register_q_reg[30]_19 ;
  output \pc_register_q_reg[30]_20 ;
  input [23:0]out;
  input [23:0]doutb;
  input [0:0]Q;
  input nop_mux_sel;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]doutb;
  wire nop_mux_sel;
  wire [23:0]out;
  wire \pc_register_q_reg[30] ;
  wire \pc_register_q_reg[30]_0 ;
  wire \pc_register_q_reg[30]_1 ;
  wire \pc_register_q_reg[30]_10 ;
  wire \pc_register_q_reg[30]_11 ;
  wire \pc_register_q_reg[30]_12 ;
  wire \pc_register_q_reg[30]_13 ;
  wire \pc_register_q_reg[30]_14 ;
  wire \pc_register_q_reg[30]_15 ;
  wire \pc_register_q_reg[30]_16 ;
  wire \pc_register_q_reg[30]_17 ;
  wire \pc_register_q_reg[30]_18 ;
  wire \pc_register_q_reg[30]_19 ;
  wire \pc_register_q_reg[30]_20 ;
  wire \pc_register_q_reg[30]_4 ;
  wire \pc_register_q_reg[30]_5 ;
  wire \pc_register_q_reg[30]_6 ;
  wire \pc_register_q_reg[30]_9 ;

  assign \pc_register_q_reg[30]_2  = D[10];
  assign \pc_register_q_reg[30]_3  = D[11];
  assign \pc_register_q_reg[30]_7  = D[15];
  assign \pc_register_q_reg[30]_8  = D[16];
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[12]_i_1 
       (.I0(out[4]),
        .I1(doutb[4]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[13]_i_1 
       (.I0(out[5]),
        .I1(doutb[5]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[14]_i_1 
       (.I0(out[6]),
        .I1(doutb[6]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[15]_i_1 
       (.I0(out[7]),
        .I1(doutb[7]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[16]_i_1 
       (.I0(\pc_register_q_reg[30]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hABEF)) 
    \instruction_decode_register_q[16]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[8]),
        .I3(out[8]),
        .O(\pc_register_q_reg[30]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[17]_i_1 
       (.I0(\pc_register_q_reg[30]_1 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hABEF)) 
    \instruction_decode_register_q[17]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[9]),
        .I3(out[9]),
        .O(\pc_register_q_reg[30]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h5410)) 
    \instruction_decode_register_q[18]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[10]),
        .I3(out[10]),
        .O(D[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h5410)) 
    \instruction_decode_register_q[19]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[11]),
        .I3(out[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[20]_i_1 
       (.I0(out[12]),
        .I1(doutb[12]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[21]_i_1 
       (.I0(\pc_register_q_reg[30]_5 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hABEF)) 
    \instruction_decode_register_q[21]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[13]),
        .I3(out[13]),
        .O(\pc_register_q_reg[30]_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[22]_i_1 
       (.I0(\pc_register_q_reg[30]_6 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hABEF)) 
    \instruction_decode_register_q[22]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[14]),
        .I3(out[14]),
        .O(\pc_register_q_reg[30]_6 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h5410)) 
    \instruction_decode_register_q[23]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[15]),
        .I3(out[15]),
        .O(D[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h5410)) 
    \instruction_decode_register_q[24]_i_2 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[16]),
        .I3(out[16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[25]_i_1 
       (.I0(out[17]),
        .I1(doutb[17]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[26]_i_1 
       (.I0(out[18]),
        .I1(doutb[18]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[27]_i_1 
       (.I0(out[19]),
        .I1(doutb[19]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[28]_i_1 
       (.I0(out[20]),
        .I1(doutb[20]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[29]_i_1 
       (.I0(out[21]),
        .I1(doutb[21]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[2]_i_1 
       (.I0(out[0]),
        .I1(doutb[0]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[30]_i_1 
       (.I0(out[22]),
        .I1(doutb[22]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[31]_i_1 
       (.I0(out[23]),
        .I1(doutb[23]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[3]_i_1 
       (.I0(out[1]),
        .I1(doutb[1]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[5]_i_1 
       (.I0(out[2]),
        .I1(doutb[2]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \instruction_decode_register_q[6]_i_1 
       (.I0(out[3]),
        .I1(doutb[3]),
        .I2(Q),
        .I3(nop_mux_sel),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[10]_i_16 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[10]),
        .I3(out[10]),
        .O(\pc_register_q_reg[30]_18 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[10]_i_17 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[11]),
        .I3(out[11]),
        .O(\pc_register_q_reg[30]_15 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[21]_i_16 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[10]),
        .I3(out[10]),
        .O(\pc_register_q_reg[30]_19 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[21]_i_17 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[11]),
        .I3(out[11]),
        .O(\pc_register_q_reg[30]_16 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[31]_i_20 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[10]),
        .I3(out[10]),
        .O(\pc_register_q_reg[30]_20 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[31]_i_21 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[11]),
        .I3(out[11]),
        .O(\pc_register_q_reg[30]_17 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs1_register_q[31]_i_3 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[7]),
        .I3(out[7]),
        .O(\pc_register_q_reg[30] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[10]_i_16 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[15]),
        .I3(out[15]),
        .O(\pc_register_q_reg[30]_12 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[10]_i_17 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[16]),
        .I3(out[16]),
        .O(\pc_register_q_reg[30]_9 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[21]_i_16 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[15]),
        .I3(out[15]),
        .O(\pc_register_q_reg[30]_13 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[21]_i_17 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[16]),
        .I3(out[16]),
        .O(\pc_register_q_reg[30]_10 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[31]_i_21 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[15]),
        .I3(out[15]),
        .O(\pc_register_q_reg[30]_14 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[31]_i_22 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[16]),
        .I3(out[16]),
        .O(\pc_register_q_reg[30]_11 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \rs2_register_q[31]_i_3 
       (.I0(nop_mux_sel),
        .I1(Q),
        .I2(doutb[12]),
        .I3(out[12]),
        .O(\pc_register_q_reg[30]_4 ));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_4
   (D,
    \rs1_register_q_reg[31] ,
    \rs1_register_q_reg[0] ,
    \rs1_register_q_reg[0]_0 ,
    \rs1_register_q_reg[0]_1 ,
    rs1_mux_sel,
    \rs1_register_q_reg[1] ,
    \rs1_register_q_reg[1]_0 ,
    \rs1_register_q_reg[2] ,
    \rs1_register_q_reg[2]_0 ,
    \rs1_register_q_reg[3] ,
    \rs1_register_q_reg[3]_0 ,
    \rs1_register_q_reg[4] ,
    \rs1_register_q_reg[4]_0 ,
    \rs1_register_q_reg[5] ,
    \rs1_register_q_reg[5]_0 ,
    \rs1_register_q_reg[6] ,
    \rs1_register_q_reg[6]_0 ,
    \rs1_register_q_reg[7] ,
    \rs1_register_q_reg[7]_0 ,
    \rs1_register_q_reg[8] ,
    \rs1_register_q_reg[8]_0 ,
    \rs1_register_q_reg[9] ,
    \rs1_register_q_reg[9]_0 ,
    \rs1_register_q_reg[10] ,
    \rs1_register_q_reg[10]_0 ,
    \rs1_register_q_reg[11] ,
    \rs1_register_q_reg[11]_0 ,
    \rs1_register_q_reg[12] ,
    \rs1_register_q_reg[12]_0 ,
    \rs1_register_q_reg[13] ,
    \rs1_register_q_reg[13]_0 ,
    \rs1_register_q_reg[14] ,
    \rs1_register_q_reg[14]_0 ,
    \rs1_register_q_reg[15] ,
    \rs1_register_q_reg[15]_0 ,
    \rs1_register_q_reg[16] ,
    \rs1_register_q_reg[16]_0 ,
    \rs1_register_q_reg[17] ,
    \rs1_register_q_reg[17]_0 ,
    \rs1_register_q_reg[18] ,
    \rs1_register_q_reg[18]_0 ,
    \rs1_register_q_reg[19] ,
    \rs1_register_q_reg[19]_0 ,
    \rs1_register_q_reg[20] ,
    \rs1_register_q_reg[20]_0 ,
    \rs1_register_q_reg[21] ,
    \rs1_register_q_reg[21]_0 ,
    \rs1_register_q_reg[22] ,
    \rs1_register_q_reg[22]_0 ,
    \rs1_register_q_reg[23] ,
    \rs1_register_q_reg[23]_0 ,
    \rs1_register_q_reg[24] ,
    \rs1_register_q_reg[24]_0 ,
    \rs1_register_q_reg[25] ,
    \rs1_register_q_reg[25]_0 ,
    \rs1_register_q_reg[26] ,
    \rs1_register_q_reg[26]_0 ,
    \rs1_register_q_reg[27] ,
    \rs1_register_q_reg[27]_0 ,
    \rs1_register_q_reg[28] ,
    \rs1_register_q_reg[28]_0 ,
    \rs1_register_q_reg[29] ,
    \rs1_register_q_reg[29]_0 ,
    \rs1_register_q_reg[30] ,
    \rs1_register_q_reg[30]_0 ,
    \rs1_register_q_reg[31]_0 ,
    \rs1_register_q_reg[31]_1 );
  output [31:0]D;
  input [31:0]\rs1_register_q_reg[31] ;
  input \rs1_register_q_reg[0] ;
  input \rs1_register_q_reg[0]_0 ;
  input \rs1_register_q_reg[0]_1 ;
  input rs1_mux_sel;
  input \rs1_register_q_reg[1] ;
  input \rs1_register_q_reg[1]_0 ;
  input \rs1_register_q_reg[2] ;
  input \rs1_register_q_reg[2]_0 ;
  input \rs1_register_q_reg[3] ;
  input \rs1_register_q_reg[3]_0 ;
  input \rs1_register_q_reg[4] ;
  input \rs1_register_q_reg[4]_0 ;
  input \rs1_register_q_reg[5] ;
  input \rs1_register_q_reg[5]_0 ;
  input \rs1_register_q_reg[6] ;
  input \rs1_register_q_reg[6]_0 ;
  input \rs1_register_q_reg[7] ;
  input \rs1_register_q_reg[7]_0 ;
  input \rs1_register_q_reg[8] ;
  input \rs1_register_q_reg[8]_0 ;
  input \rs1_register_q_reg[9] ;
  input \rs1_register_q_reg[9]_0 ;
  input \rs1_register_q_reg[10] ;
  input \rs1_register_q_reg[10]_0 ;
  input \rs1_register_q_reg[11] ;
  input \rs1_register_q_reg[11]_0 ;
  input \rs1_register_q_reg[12] ;
  input \rs1_register_q_reg[12]_0 ;
  input \rs1_register_q_reg[13] ;
  input \rs1_register_q_reg[13]_0 ;
  input \rs1_register_q_reg[14] ;
  input \rs1_register_q_reg[14]_0 ;
  input \rs1_register_q_reg[15] ;
  input \rs1_register_q_reg[15]_0 ;
  input \rs1_register_q_reg[16] ;
  input \rs1_register_q_reg[16]_0 ;
  input \rs1_register_q_reg[17] ;
  input \rs1_register_q_reg[17]_0 ;
  input \rs1_register_q_reg[18] ;
  input \rs1_register_q_reg[18]_0 ;
  input \rs1_register_q_reg[19] ;
  input \rs1_register_q_reg[19]_0 ;
  input \rs1_register_q_reg[20] ;
  input \rs1_register_q_reg[20]_0 ;
  input \rs1_register_q_reg[21] ;
  input \rs1_register_q_reg[21]_0 ;
  input \rs1_register_q_reg[22] ;
  input \rs1_register_q_reg[22]_0 ;
  input \rs1_register_q_reg[23] ;
  input \rs1_register_q_reg[23]_0 ;
  input \rs1_register_q_reg[24] ;
  input \rs1_register_q_reg[24]_0 ;
  input \rs1_register_q_reg[25] ;
  input \rs1_register_q_reg[25]_0 ;
  input \rs1_register_q_reg[26] ;
  input \rs1_register_q_reg[26]_0 ;
  input \rs1_register_q_reg[27] ;
  input \rs1_register_q_reg[27]_0 ;
  input \rs1_register_q_reg[28] ;
  input \rs1_register_q_reg[28]_0 ;
  input \rs1_register_q_reg[29] ;
  input \rs1_register_q_reg[29]_0 ;
  input \rs1_register_q_reg[30] ;
  input \rs1_register_q_reg[30]_0 ;
  input \rs1_register_q_reg[31]_0 ;
  input \rs1_register_q_reg[31]_1 ;

  wire [31:0]D;
  wire rs1_mux_sel;
  wire \rs1_register_q_reg[0] ;
  wire \rs1_register_q_reg[0]_0 ;
  wire \rs1_register_q_reg[0]_1 ;
  wire \rs1_register_q_reg[10] ;
  wire \rs1_register_q_reg[10]_0 ;
  wire \rs1_register_q_reg[11] ;
  wire \rs1_register_q_reg[11]_0 ;
  wire \rs1_register_q_reg[12] ;
  wire \rs1_register_q_reg[12]_0 ;
  wire \rs1_register_q_reg[13] ;
  wire \rs1_register_q_reg[13]_0 ;
  wire \rs1_register_q_reg[14] ;
  wire \rs1_register_q_reg[14]_0 ;
  wire \rs1_register_q_reg[15] ;
  wire \rs1_register_q_reg[15]_0 ;
  wire \rs1_register_q_reg[16] ;
  wire \rs1_register_q_reg[16]_0 ;
  wire \rs1_register_q_reg[17] ;
  wire \rs1_register_q_reg[17]_0 ;
  wire \rs1_register_q_reg[18] ;
  wire \rs1_register_q_reg[18]_0 ;
  wire \rs1_register_q_reg[19] ;
  wire \rs1_register_q_reg[19]_0 ;
  wire \rs1_register_q_reg[1] ;
  wire \rs1_register_q_reg[1]_0 ;
  wire \rs1_register_q_reg[20] ;
  wire \rs1_register_q_reg[20]_0 ;
  wire \rs1_register_q_reg[21] ;
  wire \rs1_register_q_reg[21]_0 ;
  wire \rs1_register_q_reg[22] ;
  wire \rs1_register_q_reg[22]_0 ;
  wire \rs1_register_q_reg[23] ;
  wire \rs1_register_q_reg[23]_0 ;
  wire \rs1_register_q_reg[24] ;
  wire \rs1_register_q_reg[24]_0 ;
  wire \rs1_register_q_reg[25] ;
  wire \rs1_register_q_reg[25]_0 ;
  wire \rs1_register_q_reg[26] ;
  wire \rs1_register_q_reg[26]_0 ;
  wire \rs1_register_q_reg[27] ;
  wire \rs1_register_q_reg[27]_0 ;
  wire \rs1_register_q_reg[28] ;
  wire \rs1_register_q_reg[28]_0 ;
  wire \rs1_register_q_reg[29] ;
  wire \rs1_register_q_reg[29]_0 ;
  wire \rs1_register_q_reg[2] ;
  wire \rs1_register_q_reg[2]_0 ;
  wire \rs1_register_q_reg[30] ;
  wire \rs1_register_q_reg[30]_0 ;
  wire [31:0]\rs1_register_q_reg[31] ;
  wire \rs1_register_q_reg[31]_0 ;
  wire \rs1_register_q_reg[31]_1 ;
  wire \rs1_register_q_reg[3] ;
  wire \rs1_register_q_reg[3]_0 ;
  wire \rs1_register_q_reg[4] ;
  wire \rs1_register_q_reg[4]_0 ;
  wire \rs1_register_q_reg[5] ;
  wire \rs1_register_q_reg[5]_0 ;
  wire \rs1_register_q_reg[6] ;
  wire \rs1_register_q_reg[6]_0 ;
  wire \rs1_register_q_reg[7] ;
  wire \rs1_register_q_reg[7]_0 ;
  wire \rs1_register_q_reg[8] ;
  wire \rs1_register_q_reg[8]_0 ;
  wire \rs1_register_q_reg[9] ;
  wire \rs1_register_q_reg[9]_0 ;

  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[0]_i_1 
       (.I0(\rs1_register_q_reg[31] [0]),
        .I1(\rs1_register_q_reg[0] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[0]_1 ),
        .I4(rs1_mux_sel),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[10]_i_1 
       (.I0(\rs1_register_q_reg[31] [10]),
        .I1(\rs1_register_q_reg[10] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[10]_0 ),
        .I4(rs1_mux_sel),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[11]_i_1 
       (.I0(\rs1_register_q_reg[31] [11]),
        .I1(\rs1_register_q_reg[11] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[11]_0 ),
        .I4(rs1_mux_sel),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[12]_i_1 
       (.I0(\rs1_register_q_reg[31] [12]),
        .I1(\rs1_register_q_reg[12] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[12]_0 ),
        .I4(rs1_mux_sel),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[13]_i_1 
       (.I0(\rs1_register_q_reg[31] [13]),
        .I1(\rs1_register_q_reg[13] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[13]_0 ),
        .I4(rs1_mux_sel),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[14]_i_1 
       (.I0(\rs1_register_q_reg[31] [14]),
        .I1(\rs1_register_q_reg[14] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[14]_0 ),
        .I4(rs1_mux_sel),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[15]_i_1 
       (.I0(\rs1_register_q_reg[31] [15]),
        .I1(\rs1_register_q_reg[15] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[15]_0 ),
        .I4(rs1_mux_sel),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[16]_i_1 
       (.I0(\rs1_register_q_reg[31] [16]),
        .I1(\rs1_register_q_reg[16] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[16]_0 ),
        .I4(rs1_mux_sel),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[17]_i_1 
       (.I0(\rs1_register_q_reg[31] [17]),
        .I1(\rs1_register_q_reg[17] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[17]_0 ),
        .I4(rs1_mux_sel),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[18]_i_1 
       (.I0(\rs1_register_q_reg[31] [18]),
        .I1(\rs1_register_q_reg[18] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[18]_0 ),
        .I4(rs1_mux_sel),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[19]_i_1 
       (.I0(\rs1_register_q_reg[31] [19]),
        .I1(\rs1_register_q_reg[19] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[19]_0 ),
        .I4(rs1_mux_sel),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[1]_i_1 
       (.I0(\rs1_register_q_reg[31] [1]),
        .I1(\rs1_register_q_reg[1] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[1]_0 ),
        .I4(rs1_mux_sel),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[20]_i_1 
       (.I0(\rs1_register_q_reg[31] [20]),
        .I1(\rs1_register_q_reg[20] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[20]_0 ),
        .I4(rs1_mux_sel),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[21]_i_1 
       (.I0(\rs1_register_q_reg[31] [21]),
        .I1(\rs1_register_q_reg[21] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[21]_0 ),
        .I4(rs1_mux_sel),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[22]_i_1 
       (.I0(\rs1_register_q_reg[31] [22]),
        .I1(\rs1_register_q_reg[22] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[22]_0 ),
        .I4(rs1_mux_sel),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[23]_i_1 
       (.I0(\rs1_register_q_reg[31] [23]),
        .I1(\rs1_register_q_reg[23] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[23]_0 ),
        .I4(rs1_mux_sel),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[24]_i_1 
       (.I0(\rs1_register_q_reg[31] [24]),
        .I1(\rs1_register_q_reg[24] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[24]_0 ),
        .I4(rs1_mux_sel),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[25]_i_1 
       (.I0(\rs1_register_q_reg[31] [25]),
        .I1(\rs1_register_q_reg[25] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[25]_0 ),
        .I4(rs1_mux_sel),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[26]_i_1 
       (.I0(\rs1_register_q_reg[31] [26]),
        .I1(\rs1_register_q_reg[26] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[26]_0 ),
        .I4(rs1_mux_sel),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[27]_i_1 
       (.I0(\rs1_register_q_reg[31] [27]),
        .I1(\rs1_register_q_reg[27] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[27]_0 ),
        .I4(rs1_mux_sel),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[28]_i_1 
       (.I0(\rs1_register_q_reg[31] [28]),
        .I1(\rs1_register_q_reg[28] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[28]_0 ),
        .I4(rs1_mux_sel),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[29]_i_1 
       (.I0(\rs1_register_q_reg[31] [29]),
        .I1(\rs1_register_q_reg[29] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[29]_0 ),
        .I4(rs1_mux_sel),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[2]_i_1 
       (.I0(\rs1_register_q_reg[31] [2]),
        .I1(\rs1_register_q_reg[2] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[2]_0 ),
        .I4(rs1_mux_sel),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[30]_i_1 
       (.I0(\rs1_register_q_reg[31] [30]),
        .I1(\rs1_register_q_reg[30] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[30]_0 ),
        .I4(rs1_mux_sel),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[31]_i_1 
       (.I0(\rs1_register_q_reg[31] [31]),
        .I1(\rs1_register_q_reg[31]_0 ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[31]_1 ),
        .I4(rs1_mux_sel),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[3]_i_1 
       (.I0(\rs1_register_q_reg[31] [3]),
        .I1(\rs1_register_q_reg[3] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[3]_0 ),
        .I4(rs1_mux_sel),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[4]_i_1 
       (.I0(\rs1_register_q_reg[31] [4]),
        .I1(\rs1_register_q_reg[4] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[4]_0 ),
        .I4(rs1_mux_sel),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[5]_i_1 
       (.I0(\rs1_register_q_reg[31] [5]),
        .I1(\rs1_register_q_reg[5] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[5]_0 ),
        .I4(rs1_mux_sel),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[6]_i_1 
       (.I0(\rs1_register_q_reg[31] [6]),
        .I1(\rs1_register_q_reg[6] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[6]_0 ),
        .I4(rs1_mux_sel),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[7]_i_1 
       (.I0(\rs1_register_q_reg[31] [7]),
        .I1(\rs1_register_q_reg[7] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[7]_0 ),
        .I4(rs1_mux_sel),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[8]_i_1 
       (.I0(\rs1_register_q_reg[31] [8]),
        .I1(\rs1_register_q_reg[8] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[8]_0 ),
        .I4(rs1_mux_sel),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs1_register_q[9]_i_1 
       (.I0(\rs1_register_q_reg[31] [9]),
        .I1(\rs1_register_q_reg[9] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[9]_0 ),
        .I4(rs1_mux_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_6
   (D,
    \rs2_register_q_reg[31] ,
    \rs2_register_q_reg[0] ,
    \rs2_register_q_reg[0]_0 ,
    \rs2_register_q_reg[0]_1 ,
    rs2_mux_sel,
    \rs2_register_q_reg[1] ,
    \rs2_register_q_reg[1]_0 ,
    \rs2_register_q_reg[2] ,
    \rs2_register_q_reg[2]_0 ,
    \rs2_register_q_reg[3] ,
    \rs2_register_q_reg[3]_0 ,
    \rs2_register_q_reg[4] ,
    \rs2_register_q_reg[4]_0 ,
    \rs2_register_q_reg[5] ,
    \rs2_register_q_reg[5]_0 ,
    \rs2_register_q_reg[6] ,
    \rs2_register_q_reg[6]_0 ,
    \rs2_register_q_reg[7] ,
    \rs2_register_q_reg[7]_0 ,
    \rs2_register_q_reg[8] ,
    \rs2_register_q_reg[8]_0 ,
    \rs2_register_q_reg[9] ,
    \rs2_register_q_reg[9]_0 ,
    \rs2_register_q_reg[10] ,
    \rs2_register_q_reg[10]_0 ,
    \rs2_register_q_reg[11] ,
    \rs2_register_q_reg[11]_0 ,
    \rs2_register_q_reg[12] ,
    \rs2_register_q_reg[12]_0 ,
    \rs2_register_q_reg[13] ,
    \rs2_register_q_reg[13]_0 ,
    \rs2_register_q_reg[14] ,
    \rs2_register_q_reg[14]_0 ,
    \rs2_register_q_reg[15] ,
    \rs2_register_q_reg[15]_0 ,
    \rs2_register_q_reg[16] ,
    \rs2_register_q_reg[16]_0 ,
    \rs2_register_q_reg[17] ,
    \rs2_register_q_reg[17]_0 ,
    \rs2_register_q_reg[18] ,
    \rs2_register_q_reg[18]_0 ,
    \rs2_register_q_reg[19] ,
    \rs2_register_q_reg[19]_0 ,
    \rs2_register_q_reg[20] ,
    \rs2_register_q_reg[20]_0 ,
    \rs2_register_q_reg[21] ,
    \rs2_register_q_reg[21]_0 ,
    \rs2_register_q_reg[22] ,
    \rs2_register_q_reg[22]_0 ,
    \rs2_register_q_reg[23] ,
    \rs2_register_q_reg[23]_0 ,
    \rs2_register_q_reg[24] ,
    \rs2_register_q_reg[24]_0 ,
    \rs2_register_q_reg[25] ,
    \rs2_register_q_reg[25]_0 ,
    \rs2_register_q_reg[26] ,
    \rs2_register_q_reg[26]_0 ,
    \rs2_register_q_reg[27] ,
    \rs2_register_q_reg[27]_0 ,
    \rs2_register_q_reg[28] ,
    \rs2_register_q_reg[28]_0 ,
    \rs2_register_q_reg[29] ,
    \rs2_register_q_reg[29]_0 ,
    \rs2_register_q_reg[30] ,
    \rs2_register_q_reg[30]_0 ,
    \rs2_register_q_reg[31]_0 ,
    \rs2_register_q_reg[31]_1 );
  output [31:0]D;
  input [31:0]\rs2_register_q_reg[31] ;
  input \rs2_register_q_reg[0] ;
  input \rs2_register_q_reg[0]_0 ;
  input \rs2_register_q_reg[0]_1 ;
  input rs2_mux_sel;
  input \rs2_register_q_reg[1] ;
  input \rs2_register_q_reg[1]_0 ;
  input \rs2_register_q_reg[2] ;
  input \rs2_register_q_reg[2]_0 ;
  input \rs2_register_q_reg[3] ;
  input \rs2_register_q_reg[3]_0 ;
  input \rs2_register_q_reg[4] ;
  input \rs2_register_q_reg[4]_0 ;
  input \rs2_register_q_reg[5] ;
  input \rs2_register_q_reg[5]_0 ;
  input \rs2_register_q_reg[6] ;
  input \rs2_register_q_reg[6]_0 ;
  input \rs2_register_q_reg[7] ;
  input \rs2_register_q_reg[7]_0 ;
  input \rs2_register_q_reg[8] ;
  input \rs2_register_q_reg[8]_0 ;
  input \rs2_register_q_reg[9] ;
  input \rs2_register_q_reg[9]_0 ;
  input \rs2_register_q_reg[10] ;
  input \rs2_register_q_reg[10]_0 ;
  input \rs2_register_q_reg[11] ;
  input \rs2_register_q_reg[11]_0 ;
  input \rs2_register_q_reg[12] ;
  input \rs2_register_q_reg[12]_0 ;
  input \rs2_register_q_reg[13] ;
  input \rs2_register_q_reg[13]_0 ;
  input \rs2_register_q_reg[14] ;
  input \rs2_register_q_reg[14]_0 ;
  input \rs2_register_q_reg[15] ;
  input \rs2_register_q_reg[15]_0 ;
  input \rs2_register_q_reg[16] ;
  input \rs2_register_q_reg[16]_0 ;
  input \rs2_register_q_reg[17] ;
  input \rs2_register_q_reg[17]_0 ;
  input \rs2_register_q_reg[18] ;
  input \rs2_register_q_reg[18]_0 ;
  input \rs2_register_q_reg[19] ;
  input \rs2_register_q_reg[19]_0 ;
  input \rs2_register_q_reg[20] ;
  input \rs2_register_q_reg[20]_0 ;
  input \rs2_register_q_reg[21] ;
  input \rs2_register_q_reg[21]_0 ;
  input \rs2_register_q_reg[22] ;
  input \rs2_register_q_reg[22]_0 ;
  input \rs2_register_q_reg[23] ;
  input \rs2_register_q_reg[23]_0 ;
  input \rs2_register_q_reg[24] ;
  input \rs2_register_q_reg[24]_0 ;
  input \rs2_register_q_reg[25] ;
  input \rs2_register_q_reg[25]_0 ;
  input \rs2_register_q_reg[26] ;
  input \rs2_register_q_reg[26]_0 ;
  input \rs2_register_q_reg[27] ;
  input \rs2_register_q_reg[27]_0 ;
  input \rs2_register_q_reg[28] ;
  input \rs2_register_q_reg[28]_0 ;
  input \rs2_register_q_reg[29] ;
  input \rs2_register_q_reg[29]_0 ;
  input \rs2_register_q_reg[30] ;
  input \rs2_register_q_reg[30]_0 ;
  input \rs2_register_q_reg[31]_0 ;
  input \rs2_register_q_reg[31]_1 ;

  wire [31:0]D;
  wire rs2_mux_sel;
  wire \rs2_register_q_reg[0] ;
  wire \rs2_register_q_reg[0]_0 ;
  wire \rs2_register_q_reg[0]_1 ;
  wire \rs2_register_q_reg[10] ;
  wire \rs2_register_q_reg[10]_0 ;
  wire \rs2_register_q_reg[11] ;
  wire \rs2_register_q_reg[11]_0 ;
  wire \rs2_register_q_reg[12] ;
  wire \rs2_register_q_reg[12]_0 ;
  wire \rs2_register_q_reg[13] ;
  wire \rs2_register_q_reg[13]_0 ;
  wire \rs2_register_q_reg[14] ;
  wire \rs2_register_q_reg[14]_0 ;
  wire \rs2_register_q_reg[15] ;
  wire \rs2_register_q_reg[15]_0 ;
  wire \rs2_register_q_reg[16] ;
  wire \rs2_register_q_reg[16]_0 ;
  wire \rs2_register_q_reg[17] ;
  wire \rs2_register_q_reg[17]_0 ;
  wire \rs2_register_q_reg[18] ;
  wire \rs2_register_q_reg[18]_0 ;
  wire \rs2_register_q_reg[19] ;
  wire \rs2_register_q_reg[19]_0 ;
  wire \rs2_register_q_reg[1] ;
  wire \rs2_register_q_reg[1]_0 ;
  wire \rs2_register_q_reg[20] ;
  wire \rs2_register_q_reg[20]_0 ;
  wire \rs2_register_q_reg[21] ;
  wire \rs2_register_q_reg[21]_0 ;
  wire \rs2_register_q_reg[22] ;
  wire \rs2_register_q_reg[22]_0 ;
  wire \rs2_register_q_reg[23] ;
  wire \rs2_register_q_reg[23]_0 ;
  wire \rs2_register_q_reg[24] ;
  wire \rs2_register_q_reg[24]_0 ;
  wire \rs2_register_q_reg[25] ;
  wire \rs2_register_q_reg[25]_0 ;
  wire \rs2_register_q_reg[26] ;
  wire \rs2_register_q_reg[26]_0 ;
  wire \rs2_register_q_reg[27] ;
  wire \rs2_register_q_reg[27]_0 ;
  wire \rs2_register_q_reg[28] ;
  wire \rs2_register_q_reg[28]_0 ;
  wire \rs2_register_q_reg[29] ;
  wire \rs2_register_q_reg[29]_0 ;
  wire \rs2_register_q_reg[2] ;
  wire \rs2_register_q_reg[2]_0 ;
  wire \rs2_register_q_reg[30] ;
  wire \rs2_register_q_reg[30]_0 ;
  wire [31:0]\rs2_register_q_reg[31] ;
  wire \rs2_register_q_reg[31]_0 ;
  wire \rs2_register_q_reg[31]_1 ;
  wire \rs2_register_q_reg[3] ;
  wire \rs2_register_q_reg[3]_0 ;
  wire \rs2_register_q_reg[4] ;
  wire \rs2_register_q_reg[4]_0 ;
  wire \rs2_register_q_reg[5] ;
  wire \rs2_register_q_reg[5]_0 ;
  wire \rs2_register_q_reg[6] ;
  wire \rs2_register_q_reg[6]_0 ;
  wire \rs2_register_q_reg[7] ;
  wire \rs2_register_q_reg[7]_0 ;
  wire \rs2_register_q_reg[8] ;
  wire \rs2_register_q_reg[8]_0 ;
  wire \rs2_register_q_reg[9] ;
  wire \rs2_register_q_reg[9]_0 ;

  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[0]_i_1 
       (.I0(\rs2_register_q_reg[31] [0]),
        .I1(\rs2_register_q_reg[0] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[0]_1 ),
        .I4(rs2_mux_sel),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[10]_i_1 
       (.I0(\rs2_register_q_reg[31] [10]),
        .I1(\rs2_register_q_reg[10] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[10]_0 ),
        .I4(rs2_mux_sel),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[11]_i_1 
       (.I0(\rs2_register_q_reg[31] [11]),
        .I1(\rs2_register_q_reg[11] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[11]_0 ),
        .I4(rs2_mux_sel),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[12]_i_1 
       (.I0(\rs2_register_q_reg[31] [12]),
        .I1(\rs2_register_q_reg[12] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[12]_0 ),
        .I4(rs2_mux_sel),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[13]_i_1 
       (.I0(\rs2_register_q_reg[31] [13]),
        .I1(\rs2_register_q_reg[13] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[13]_0 ),
        .I4(rs2_mux_sel),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[14]_i_1 
       (.I0(\rs2_register_q_reg[31] [14]),
        .I1(\rs2_register_q_reg[14] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[14]_0 ),
        .I4(rs2_mux_sel),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[15]_i_1 
       (.I0(\rs2_register_q_reg[31] [15]),
        .I1(\rs2_register_q_reg[15] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[15]_0 ),
        .I4(rs2_mux_sel),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[16]_i_1 
       (.I0(\rs2_register_q_reg[31] [16]),
        .I1(\rs2_register_q_reg[16] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[16]_0 ),
        .I4(rs2_mux_sel),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[17]_i_1 
       (.I0(\rs2_register_q_reg[31] [17]),
        .I1(\rs2_register_q_reg[17] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[17]_0 ),
        .I4(rs2_mux_sel),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[18]_i_1 
       (.I0(\rs2_register_q_reg[31] [18]),
        .I1(\rs2_register_q_reg[18] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[18]_0 ),
        .I4(rs2_mux_sel),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[19]_i_1 
       (.I0(\rs2_register_q_reg[31] [19]),
        .I1(\rs2_register_q_reg[19] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[19]_0 ),
        .I4(rs2_mux_sel),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[1]_i_1 
       (.I0(\rs2_register_q_reg[31] [1]),
        .I1(\rs2_register_q_reg[1] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[1]_0 ),
        .I4(rs2_mux_sel),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[20]_i_1 
       (.I0(\rs2_register_q_reg[31] [20]),
        .I1(\rs2_register_q_reg[20] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[20]_0 ),
        .I4(rs2_mux_sel),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[21]_i_1 
       (.I0(\rs2_register_q_reg[31] [21]),
        .I1(\rs2_register_q_reg[21] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[21]_0 ),
        .I4(rs2_mux_sel),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[22]_i_1 
       (.I0(\rs2_register_q_reg[31] [22]),
        .I1(\rs2_register_q_reg[22] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[22]_0 ),
        .I4(rs2_mux_sel),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[23]_i_1 
       (.I0(\rs2_register_q_reg[31] [23]),
        .I1(\rs2_register_q_reg[23] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[23]_0 ),
        .I4(rs2_mux_sel),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[24]_i_1 
       (.I0(\rs2_register_q_reg[31] [24]),
        .I1(\rs2_register_q_reg[24] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[24]_0 ),
        .I4(rs2_mux_sel),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[25]_i_1 
       (.I0(\rs2_register_q_reg[31] [25]),
        .I1(\rs2_register_q_reg[25] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[25]_0 ),
        .I4(rs2_mux_sel),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[26]_i_1 
       (.I0(\rs2_register_q_reg[31] [26]),
        .I1(\rs2_register_q_reg[26] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[26]_0 ),
        .I4(rs2_mux_sel),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[27]_i_1 
       (.I0(\rs2_register_q_reg[31] [27]),
        .I1(\rs2_register_q_reg[27] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[27]_0 ),
        .I4(rs2_mux_sel),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[28]_i_1 
       (.I0(\rs2_register_q_reg[31] [28]),
        .I1(\rs2_register_q_reg[28] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[28]_0 ),
        .I4(rs2_mux_sel),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[29]_i_1 
       (.I0(\rs2_register_q_reg[31] [29]),
        .I1(\rs2_register_q_reg[29] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[29]_0 ),
        .I4(rs2_mux_sel),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[2]_i_1 
       (.I0(\rs2_register_q_reg[31] [2]),
        .I1(\rs2_register_q_reg[2] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[2]_0 ),
        .I4(rs2_mux_sel),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[30]_i_1 
       (.I0(\rs2_register_q_reg[31] [30]),
        .I1(\rs2_register_q_reg[30] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[30]_0 ),
        .I4(rs2_mux_sel),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[31]_i_1 
       (.I0(\rs2_register_q_reg[31] [31]),
        .I1(\rs2_register_q_reg[31]_0 ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[31]_1 ),
        .I4(rs2_mux_sel),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[3]_i_1 
       (.I0(\rs2_register_q_reg[31] [3]),
        .I1(\rs2_register_q_reg[3] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[3]_0 ),
        .I4(rs2_mux_sel),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[4]_i_1 
       (.I0(\rs2_register_q_reg[31] [4]),
        .I1(\rs2_register_q_reg[4] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[4]_0 ),
        .I4(rs2_mux_sel),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[5]_i_1 
       (.I0(\rs2_register_q_reg[31] [5]),
        .I1(\rs2_register_q_reg[5] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[5]_0 ),
        .I4(rs2_mux_sel),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[6]_i_1 
       (.I0(\rs2_register_q_reg[31] [6]),
        .I1(\rs2_register_q_reg[6] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[6]_0 ),
        .I4(rs2_mux_sel),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[7]_i_1 
       (.I0(\rs2_register_q_reg[31] [7]),
        .I1(\rs2_register_q_reg[7] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[7]_0 ),
        .I4(rs2_mux_sel),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[8]_i_1 
       (.I0(\rs2_register_q_reg[31] [8]),
        .I1(\rs2_register_q_reg[8] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[8]_0 ),
        .I4(rs2_mux_sel),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \rs2_register_q[9]_i_1 
       (.I0(\rs2_register_q_reg[31] [9]),
        .I1(\rs2_register_q_reg[9] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[9]_0 ),
        .I4(rs2_mux_sel),
        .O(D[9]));
endmodule

module WF_CU
   (pc_mux_sel,
    wf_jal__0,
    cpu_clk_locked,
    buttons_pressed,
    wf_br_taken,
    wf_jalr);
  output [1:0]pc_mux_sel;
  input wf_jal__0;
  input cpu_clk_locked;
  input buttons_pressed;
  input wf_br_taken;
  input wf_jalr;

  wire buttons_pressed;
  wire cpu_clk_locked;
  wire [1:0]pc_mux_sel;
  wire wf_br_taken;
  wire wf_jal__0;
  wire wf_jalr;

  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_33
       (.I0(wf_jal__0),
        .I1(cpu_clk_locked),
        .I2(buttons_pressed),
        .O(pc_mux_sel[1]));
  LUT5 #(
    .INIT(32'h22222220)) 
    mem_reg_0_0_i_34
       (.I0(cpu_clk_locked),
        .I1(buttons_pressed),
        .I2(wf_jal__0),
        .I3(wf_br_taken),
        .I4(wf_jalr),
        .O(pc_mux_sel[0]));
endmodule

module X_CU
   (branch_comp_br_un,
    b_sel,
    wf_br_taken,
    \pc_register_q_reg[16] ,
    \pc_register_q_reg[19] ,
    S,
    \instruction_decode_register_q_reg[12] ,
    pc_mux_in3,
    bios_enb,
    \pc_decode_register_q_reg[17] ,
    mem_reg_0_0_i_129,
    \alu_sel_reg[3]_0 ,
    \alu_sel_reg[3]_1 ,
    \pc_decode_register_q_reg[25] ,
    \alu_sel_reg[1]_0 ,
    \instruction_decode_register_q_reg[5] ,
    mem_reg_0_0_i_108,
    mem_reg_0_0_i_75,
    mem_reg_0_0_i_43,
    \alu_register_q_reg[2] ,
    \alu_sel_reg[1]_1 ,
    \pc_decode_register_q_reg[24] ,
    \pc_decode_register_q_reg[22] ,
    \alu_sel_reg[0]_0 ,
    mem_reg_0_0_i_29,
    \bit_counter[3]_i_54 ,
    \instruction_decode_register_q_reg[17] ,
    \pc_decode_register_q_reg[23] ,
    \alu_sel_reg[3]_2 ,
    mem_reg_0_0_i_135,
    \pc_decode_register_q_reg[20] ,
    \alu_sel_reg[0]_1 ,
    mem_reg_0_0_i_162,
    \pc_decode_register_q_reg[9] ,
    mem_reg_0_0_i_97,
    \pc_decode_register_q_reg[1] ,
    mem_reg_0_0_i_97_0,
    mem_reg_0_0_i_155,
    \pc_decode_register_q_reg[10] ,
    \pc_decode_register_q_reg[2] ,
    \pc_decode_register_q_reg[3] ,
    mem_reg_0_0_i_144,
    mem_reg_0_0_i_43_0,
    mem_reg_0_0_i_153,
    \instruction_decode_register_q_reg[17]_0 ,
    \pc_decode_register_q_reg[0] ,
    \pc_decode_register_q_reg[13] ,
    mem_reg_0_0_i_114_0,
    \alu_register_q_reg[2]_0 ,
    \alu_sel_reg[1]_2 ,
    \alu_register_q_reg[2]_1 ,
    mem_reg_0_0_i_75_0,
    \instruction_decode_register_q_reg[28] ,
    \pc_decode_register_q_reg[12] ,
    \pc_decode_register_q_reg[21] ,
    \pc_decode_register_q_reg[21]_0 ,
    \pc_decode_register_q_reg[26] ,
    \alu_sel_reg[0]_2 ,
    addra,
    mem_reg_0_0_i_77,
    ADDRBWRADDR,
    ADDRARDADDR,
    mem_reg_0_0_i_77_0,
    addr,
    rs1_mux_sel,
    rs2_mux_sel,
    nop_mux_sel,
    rs2_mux2_sel,
    \instruction_execute_register_q_reg[11] ,
    \instruction_execute_register_q_reg[4] ,
    \instruction_decode_register_q_reg[20] ,
    rs1_mux2_sel,
    cycle_counter,
    \bit_counter[2]_i_10 ,
    \instruction_decode_register_q_reg[5]_0 ,
    imem_ena,
    \alu_register_q[24]_i_2_0 ,
    \instruction_decode_register_q_reg[4] ,
    \instruction_decode_register_q_reg[12]_0 ,
    \instruction_decode_register_q_reg[12]_1 ,
    \instruction_decode_register_q_reg[12]_2 ,
    \instruction_decode_register_q_reg[12]_3 ,
    mem_reg_0_0_i_34,
    Q,
    \rs1_register_q_reg[0] ,
    \rs1_register_q_reg[0]_0 ,
    \pc_register_q_reg[20]_i_2 ,
    \rs1_register_q[31]_i_5_0 ,
    mem_reg_0_0_i_41,
    \rs2_register_q_reg[0] ,
    \rs2_register_q_reg[0]_0 ,
    \rs2_register_q[31]_i_5_0 ,
    \alu_sel_reg[0]_3 ,
    douta_reg_0,
    \alu_register_q_reg[17] ,
    \alu_register_q_reg[17]_0 ,
    \alu_register_q_reg[17]_1 ,
    \alu_register_q_reg[25] ,
    \alu_register_q_reg[25]_0 ,
    \alu_register_q_reg[29] ,
    \alu_register_q_reg[29]_0 ,
    b_mux_out,
    \alu_register_q_reg[25]_1 ,
    mem_reg_3_3,
    mem_reg_3_3_0,
    mem_reg_0_0,
    mem_reg_0_0_0,
    \alu_register_q_reg[17]_2 ,
    \alu_register_q_reg[17]_3 ,
    \alu_register_q_reg[16] ,
    \alu_register_q_reg[16]_0 ,
    \bit_counter[3]_i_16_0 ,
    \bit_counter[3]_i_16_1 ,
    \bit_counter[3]_i_16_2 ,
    \alu_register_q_reg[19] ,
    \alu_register_q_reg[19]_0 ,
    \alu_register_q_reg[4] ,
    \alu_register_q_reg[4]_0 ,
    mem_reg_2_2,
    mem_reg_2_2_0,
    \alu_register_q_reg[0] ,
    \alu_register_q_reg[0]_0 ,
    \alu_register_q_reg[0]_1 ,
    \alu_register_q_reg[16]_1 ,
    \alu_register_q_reg[16]_2 ,
    \alu_register_q_reg[24] ,
    \alu_register_q_reg[24]_0 ,
    \alu_register_q_reg[24]_1 ,
    \alu_register_q_reg[24]_2 ,
    \alu_register_q_reg[18] ,
    \alu_register_q_reg[18]_0 ,
    \alu_register_q_reg[18]_1 ,
    a_mux_out,
    \bit_counter[3]_i_19 ,
    \bit_counter[3]_i_19_0 ,
    \bit_counter[3]_i_19_1 ,
    \alu_register_q_reg[27] ,
    \alu_register_q_reg[27]_0 ,
    \alu_register_q_reg[27]_1 ,
    \alu_register_q_reg[27]_2 ,
    \alu_register_q_reg[28] ,
    \alu_register_q_reg[28]_0 ,
    mem_reg_3_3_1,
    mem_reg_3_3_2,
    \alu_register_q[31]_i_6_0 ,
    data1,
    \alu_register_q_reg[28]_1 ,
    \alu_register_q_reg[29]_1 ,
    \alu_register_q_reg[25]_2 ,
    \alu_register_q_reg[5] ,
    \alu_register_q_reg[5]_0 ,
    \alu_register_q_reg[5]_1 ,
    \alu_register_q_reg[30] ,
    \alu_register_q_reg[30]_0 ,
    \alu_register_q_reg[30]_1 ,
    \alu_register_q_reg[30]_2 ,
    mem_reg_3_3_3,
    mem_reg_3_3_4,
    \alu_register_q_reg[18]_2 ,
    \alu_register_q_reg[31] ,
    \alu_register_q_reg[31]_0 ,
    mem_reg_3_3_5,
    \alu_register_q_reg[7] ,
    mem_reg_0_0_1,
    mem_reg_0_0_2,
    \alu_register_q_reg[17]_4 ,
    \alu_register_q[16]_i_6_0 ,
    imm_gen_out,
    rs2_mux2_out,
    mem_reg_3_3_6,
    \alu_register_q_reg[17]_5 ,
    \alu_register_q[31]_i_6_1 ,
    CO,
    \alu_register_q[0]_i_2_0 ,
    mem_reg_0_0_i_70__0,
    \rs2_register_q[31]_i_5_1 ,
    \rs1_register_q[31]_i_5_1 ,
    \rs2_register_q[31]_i_5_2 ,
    br_un_reg_0,
    \bit_counter[2]_i_3__0_0 ,
    \instruction_counter_reg[0] ,
    mem_reg_3_3_7,
    \instruction_counter_reg[0]_0 ,
    \instruction_counter_reg[0]_1 ,
    \instruction_counter_reg[0]_2 ,
    mem_reg_3_3_8,
    \bit_counter[3]_i_8 );
  output branch_comp_br_un;
  output b_sel;
  output wf_br_taken;
  output [0:0]\pc_register_q_reg[16] ;
  output [2:0]\pc_register_q_reg[19] ;
  output [3:0]S;
  output \instruction_decode_register_q_reg[12] ;
  output [13:0]pc_mux_in3;
  output bios_enb;
  output \pc_decode_register_q_reg[17] ;
  output mem_reg_0_0_i_129;
  output \alu_sel_reg[3]_0 ;
  output \alu_sel_reg[3]_1 ;
  output \pc_decode_register_q_reg[25] ;
  output \alu_sel_reg[1]_0 ;
  output [3:0]\instruction_decode_register_q_reg[5] ;
  output mem_reg_0_0_i_108;
  output mem_reg_0_0_i_75;
  output mem_reg_0_0_i_43;
  output \alu_register_q_reg[2] ;
  output \alu_sel_reg[1]_1 ;
  output \pc_decode_register_q_reg[24] ;
  output \pc_decode_register_q_reg[22] ;
  output \alu_sel_reg[0]_0 ;
  output mem_reg_0_0_i_29;
  output \bit_counter[3]_i_54 ;
  output \instruction_decode_register_q_reg[17] ;
  output \pc_decode_register_q_reg[23] ;
  output \alu_sel_reg[3]_2 ;
  output mem_reg_0_0_i_135;
  output \pc_decode_register_q_reg[20] ;
  output \alu_sel_reg[0]_1 ;
  output mem_reg_0_0_i_162;
  output \pc_decode_register_q_reg[9] ;
  output mem_reg_0_0_i_97;
  output \pc_decode_register_q_reg[1] ;
  output mem_reg_0_0_i_97_0;
  output mem_reg_0_0_i_155;
  output \pc_decode_register_q_reg[10] ;
  output \pc_decode_register_q_reg[2] ;
  output \pc_decode_register_q_reg[3] ;
  output mem_reg_0_0_i_144;
  output mem_reg_0_0_i_43_0;
  output mem_reg_0_0_i_153;
  output \instruction_decode_register_q_reg[17]_0 ;
  output \pc_decode_register_q_reg[0] ;
  output \pc_decode_register_q_reg[13] ;
  output mem_reg_0_0_i_114_0;
  output \alu_register_q_reg[2]_0 ;
  output \alu_sel_reg[1]_2 ;
  output \alu_register_q_reg[2]_1 ;
  output mem_reg_0_0_i_75_0;
  output \instruction_decode_register_q_reg[28] ;
  output \pc_decode_register_q_reg[12] ;
  output \pc_decode_register_q_reg[21] ;
  output \pc_decode_register_q_reg[21]_0 ;
  output \pc_decode_register_q_reg[26] ;
  output \alu_sel_reg[0]_2 ;
  output [1:0]addra;
  output [0:0]mem_reg_0_0_i_77;
  output [0:0]ADDRBWRADDR;
  output [0:0]ADDRARDADDR;
  output [0:0]mem_reg_0_0_i_77_0;
  output [0:0]addr;
  output rs1_mux_sel;
  output rs2_mux_sel;
  output nop_mux_sel;
  output [1:0]rs2_mux2_sel;
  output \instruction_execute_register_q_reg[11] ;
  output \instruction_execute_register_q_reg[4] ;
  output \instruction_decode_register_q_reg[20] ;
  output [1:0]rs1_mux2_sel;
  output cycle_counter;
  output \bit_counter[2]_i_10 ;
  output \instruction_decode_register_q_reg[5]_0 ;
  output imem_ena;
  output \alu_register_q[24]_i_2_0 ;
  output \instruction_decode_register_q_reg[4] ;
  output \instruction_decode_register_q_reg[12]_0 ;
  output \instruction_decode_register_q_reg[12]_1 ;
  output \instruction_decode_register_q_reg[12]_2 ;
  output \instruction_decode_register_q_reg[12]_3 ;
  input mem_reg_0_0_i_34;
  input [7:0]Q;
  input \rs1_register_q_reg[0] ;
  input \rs1_register_q_reg[0]_0 ;
  input \pc_register_q_reg[20]_i_2 ;
  input \rs1_register_q[31]_i_5_0 ;
  input mem_reg_0_0_i_41;
  input \rs2_register_q_reg[0] ;
  input \rs2_register_q_reg[0]_0 ;
  input \rs2_register_q[31]_i_5_0 ;
  input [18:0]\alu_sel_reg[0]_3 ;
  input douta_reg_0;
  input \alu_register_q_reg[17] ;
  input \alu_register_q_reg[17]_0 ;
  input \alu_register_q_reg[17]_1 ;
  input \alu_register_q_reg[25] ;
  input \alu_register_q_reg[25]_0 ;
  input \alu_register_q_reg[29] ;
  input \alu_register_q_reg[29]_0 ;
  input [31:0]b_mux_out;
  input \alu_register_q_reg[25]_1 ;
  input mem_reg_3_3;
  input mem_reg_3_3_0;
  input mem_reg_0_0;
  input mem_reg_0_0_0;
  input \alu_register_q_reg[17]_2 ;
  input \alu_register_q_reg[17]_3 ;
  input \alu_register_q_reg[16] ;
  input \alu_register_q_reg[16]_0 ;
  input \bit_counter[3]_i_16_0 ;
  input \bit_counter[3]_i_16_1 ;
  input \bit_counter[3]_i_16_2 ;
  input \alu_register_q_reg[19] ;
  input \alu_register_q_reg[19]_0 ;
  input \alu_register_q_reg[4] ;
  input \alu_register_q_reg[4]_0 ;
  input mem_reg_2_2;
  input mem_reg_2_2_0;
  input \alu_register_q_reg[0] ;
  input \alu_register_q_reg[0]_0 ;
  input \alu_register_q_reg[0]_1 ;
  input \alu_register_q_reg[16]_1 ;
  input \alu_register_q_reg[16]_2 ;
  input \alu_register_q_reg[24] ;
  input \alu_register_q_reg[24]_0 ;
  input \alu_register_q_reg[24]_1 ;
  input \alu_register_q_reg[24]_2 ;
  input \alu_register_q_reg[18] ;
  input \alu_register_q_reg[18]_0 ;
  input \alu_register_q_reg[18]_1 ;
  input [31:0]a_mux_out;
  input \bit_counter[3]_i_19 ;
  input \bit_counter[3]_i_19_0 ;
  input \bit_counter[3]_i_19_1 ;
  input \alu_register_q_reg[27] ;
  input \alu_register_q_reg[27]_0 ;
  input \alu_register_q_reg[27]_1 ;
  input \alu_register_q_reg[27]_2 ;
  input \alu_register_q_reg[28] ;
  input \alu_register_q_reg[28]_0 ;
  input mem_reg_3_3_1;
  input mem_reg_3_3_2;
  input [24:0]\alu_register_q[31]_i_6_0 ;
  input [31:0]data1;
  input \alu_register_q_reg[28]_1 ;
  input \alu_register_q_reg[29]_1 ;
  input \alu_register_q_reg[25]_2 ;
  input \alu_register_q_reg[5] ;
  input \alu_register_q_reg[5]_0 ;
  input \alu_register_q_reg[5]_1 ;
  input \alu_register_q_reg[30] ;
  input \alu_register_q_reg[30]_0 ;
  input \alu_register_q_reg[30]_1 ;
  input \alu_register_q_reg[30]_2 ;
  input mem_reg_3_3_3;
  input mem_reg_3_3_4;
  input \alu_register_q_reg[18]_2 ;
  input \alu_register_q_reg[31] ;
  input \alu_register_q_reg[31]_0 ;
  input mem_reg_3_3_5;
  input \alu_register_q_reg[7] ;
  input mem_reg_0_0_1;
  input mem_reg_0_0_2;
  input \alu_register_q_reg[17]_4 ;
  input \alu_register_q[16]_i_6_0 ;
  input [0:0]imm_gen_out;
  input [0:0]rs2_mux2_out;
  input mem_reg_3_3_6;
  input \alu_register_q_reg[17]_5 ;
  input \alu_register_q[31]_i_6_1 ;
  input [0:0]CO;
  input [0:0]\alu_register_q[0]_i_2_0 ;
  input [9:0]mem_reg_0_0_i_70__0;
  input \rs2_register_q[31]_i_5_1 ;
  input \rs1_register_q[31]_i_5_1 ;
  input \rs2_register_q[31]_i_5_2 ;
  input br_un_reg_0;
  input [4:0]\bit_counter[2]_i_3__0_0 ;
  input \instruction_counter_reg[0] ;
  input mem_reg_3_3_7;
  input \instruction_counter_reg[0]_0 ;
  input \instruction_counter_reg[0]_1 ;
  input \instruction_counter_reg[0]_2 ;
  input [0:0]mem_reg_3_3_8;
  input \bit_counter[3]_i_8 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire GND_1;
  wire [7:0]Q;
  wire [3:0]S;
  wire VCC_1;
  wire [31:0]a_mux_out;
  wire [0:0]addr;
  wire [1:0]addra;
  wire [0:0]\alu_register_q[0]_i_2_0 ;
  wire \alu_register_q[0]_i_2_n_1 ;
  wire \alu_register_q[0]_i_3_n_1 ;
  wire \alu_register_q[0]_i_7_n_1 ;
  wire \alu_register_q[0]_i_8_n_1 ;
  wire \alu_register_q[16]_i_10_n_1 ;
  wire \alu_register_q[16]_i_11_n_1 ;
  wire \alu_register_q[16]_i_3_n_1 ;
  wire \alu_register_q[16]_i_5_n_1 ;
  wire \alu_register_q[16]_i_6_0 ;
  wire \alu_register_q[16]_i_6_n_1 ;
  wire \alu_register_q[16]_i_9_n_1 ;
  wire \alu_register_q[17]_i_12_n_1 ;
  wire \alu_register_q[17]_i_6_n_1 ;
  wire \alu_register_q[18]_i_2_n_1 ;
  wire \alu_register_q[18]_i_5_n_1 ;
  wire \alu_register_q[18]_i_6_n_1 ;
  wire \alu_register_q[18]_i_7_n_1 ;
  wire \alu_register_q[19]_i_10_n_1 ;
  wire \alu_register_q[19]_i_2_n_1 ;
  wire \alu_register_q[19]_i_5_n_1 ;
  wire \alu_register_q[19]_i_9_n_1 ;
  wire \alu_register_q[1]_i_12_n_1 ;
  wire \alu_register_q[1]_i_7_n_1 ;
  wire \alu_register_q[20]_i_7_n_1 ;
  wire \alu_register_q[20]_i_9_n_1 ;
  wire \alu_register_q[21]_i_11_n_1 ;
  wire \alu_register_q[22]_i_10_n_1 ;
  wire \alu_register_q[22]_i_12_n_1 ;
  wire \alu_register_q[23]_i_10_n_1 ;
  wire \alu_register_q[23]_i_7_n_1 ;
  wire \alu_register_q[24]_i_11_n_1 ;
  wire \alu_register_q[24]_i_14_n_1 ;
  wire \alu_register_q[24]_i_2_0 ;
  wire \alu_register_q[24]_i_2_n_1 ;
  wire \alu_register_q[25]_i_10_n_1 ;
  wire \alu_register_q[25]_i_11_n_1 ;
  wire \alu_register_q[25]_i_13_n_1 ;
  wire \alu_register_q[25]_i_2_n_1 ;
  wire \alu_register_q[25]_i_5_n_1 ;
  wire \alu_register_q[26]_i_12_n_1 ;
  wire \alu_register_q[27]_i_3_n_1 ;
  wire \alu_register_q[27]_i_4_n_1 ;
  wire \alu_register_q[27]_i_6_n_1 ;
  wire \alu_register_q[28]_i_2_n_1 ;
  wire \alu_register_q[28]_i_5_n_1 ;
  wire \alu_register_q[28]_i_6_n_1 ;
  wire \alu_register_q[29]_i_2_n_1 ;
  wire \alu_register_q[29]_i_5_n_1 ;
  wire \alu_register_q[29]_i_6_n_1 ;
  wire \alu_register_q[30]_i_18_n_1 ;
  wire \alu_register_q[30]_i_19_n_1 ;
  wire \alu_register_q[30]_i_2_n_1 ;
  wire \alu_register_q[30]_i_6_n_1 ;
  wire \alu_register_q[30]_i_7_n_1 ;
  wire \alu_register_q[31]_i_11_n_1 ;
  wire \alu_register_q[31]_i_14_n_1 ;
  wire \alu_register_q[31]_i_5_n_1 ;
  wire [24:0]\alu_register_q[31]_i_6_0 ;
  wire \alu_register_q[31]_i_6_1 ;
  wire \alu_register_q[31]_i_6_n_1 ;
  wire \alu_register_q_reg[0] ;
  wire \alu_register_q_reg[0]_0 ;
  wire \alu_register_q_reg[0]_1 ;
  wire \alu_register_q_reg[16] ;
  wire \alu_register_q_reg[16]_0 ;
  wire \alu_register_q_reg[16]_1 ;
  wire \alu_register_q_reg[16]_2 ;
  wire \alu_register_q_reg[17] ;
  wire \alu_register_q_reg[17]_0 ;
  wire \alu_register_q_reg[17]_1 ;
  wire \alu_register_q_reg[17]_2 ;
  wire \alu_register_q_reg[17]_3 ;
  wire \alu_register_q_reg[17]_4 ;
  wire \alu_register_q_reg[17]_5 ;
  wire \alu_register_q_reg[18] ;
  wire \alu_register_q_reg[18]_0 ;
  wire \alu_register_q_reg[18]_1 ;
  wire \alu_register_q_reg[18]_2 ;
  wire \alu_register_q_reg[19] ;
  wire \alu_register_q_reg[19]_0 ;
  wire \alu_register_q_reg[24] ;
  wire \alu_register_q_reg[24]_0 ;
  wire \alu_register_q_reg[24]_1 ;
  wire \alu_register_q_reg[24]_2 ;
  wire \alu_register_q_reg[25] ;
  wire \alu_register_q_reg[25]_0 ;
  wire \alu_register_q_reg[25]_1 ;
  wire \alu_register_q_reg[25]_2 ;
  wire \alu_register_q_reg[27] ;
  wire \alu_register_q_reg[27]_0 ;
  wire \alu_register_q_reg[27]_1 ;
  wire \alu_register_q_reg[27]_2 ;
  wire \alu_register_q_reg[28] ;
  wire \alu_register_q_reg[28]_0 ;
  wire \alu_register_q_reg[28]_1 ;
  wire \alu_register_q_reg[29] ;
  wire \alu_register_q_reg[29]_0 ;
  wire \alu_register_q_reg[29]_1 ;
  wire \alu_register_q_reg[2] ;
  wire \alu_register_q_reg[2]_0 ;
  wire \alu_register_q_reg[2]_1 ;
  wire \alu_register_q_reg[30] ;
  wire \alu_register_q_reg[30]_0 ;
  wire \alu_register_q_reg[30]_1 ;
  wire \alu_register_q_reg[30]_2 ;
  wire \alu_register_q_reg[31] ;
  wire \alu_register_q_reg[31]_0 ;
  wire \alu_register_q_reg[4] ;
  wire \alu_register_q_reg[4]_0 ;
  wire \alu_register_q_reg[5] ;
  wire \alu_register_q_reg[5]_0 ;
  wire \alu_register_q_reg[5]_1 ;
  wire \alu_register_q_reg[7] ;
  wire \alu_sel_reg[0]_0 ;
  wire \alu_sel_reg[0]_1 ;
  wire \alu_sel_reg[0]_2 ;
  wire [18:0]\alu_sel_reg[0]_3 ;
  wire \alu_sel_reg[0]_i_1_n_1 ;
  wire \alu_sel_reg[0]_i_2_n_1 ;
  wire \alu_sel_reg[1]_0 ;
  wire \alu_sel_reg[1]_1 ;
  wire \alu_sel_reg[1]_2 ;
  wire \alu_sel_reg[1]_i_1_n_1 ;
  wire \alu_sel_reg[1]_i_2_n_1 ;
  wire \alu_sel_reg[2]_i_1_n_1 ;
  wire \alu_sel_reg[3]_0 ;
  wire \alu_sel_reg[3]_1 ;
  wire \alu_sel_reg[3]_2 ;
  wire \alu_sel_reg[3]_i_1_n_1 ;
  wire \alu_sel_reg[3]_i_2_n_1 ;
  wire [31:0]b_mux_out;
  wire b_sel;
  wire b_sel_reg_i_1_n_1;
  wire bios_enb;
  wire \bit_counter[2]_i_10 ;
  wire [4:0]\bit_counter[2]_i_3__0_0 ;
  wire \bit_counter[2]_i_5_n_1 ;
  wire \bit_counter[2]_i_7_n_1 ;
  wire \bit_counter[2]_i_8_n_1 ;
  wire \bit_counter[3]_i_16_0 ;
  wire \bit_counter[3]_i_16_1 ;
  wire \bit_counter[3]_i_16_2 ;
  wire \bit_counter[3]_i_19 ;
  wire \bit_counter[3]_i_19_0 ;
  wire \bit_counter[3]_i_19_1 ;
  wire \bit_counter[3]_i_26_n_1 ;
  wire \bit_counter[3]_i_50_n_1 ;
  wire \bit_counter[3]_i_52_n_1 ;
  wire \bit_counter[3]_i_54 ;
  wire \bit_counter[3]_i_8 ;
  wire br_taken_reg_i_2_n_1;
  wire br_taken_reg_i_3_n_1;
  wire br_un_reg_0;
  wire br_un_reg_i_1_n_1;
  wire br_un_reg_i_2_n_1;
  wire branch_comp_br_un;
  wire cycle_counter;
  wire [31:0]data1;
  wire douta_reg_0;
  wire imem_ena;
  wire [0:0]imm_gen_out;
  wire \instruction_counter_reg[0] ;
  wire \instruction_counter_reg[0]_0 ;
  wire \instruction_counter_reg[0]_1 ;
  wire \instruction_counter_reg[0]_2 ;
  wire \instruction_decode_register_q_reg[12] ;
  wire \instruction_decode_register_q_reg[12]_0 ;
  wire \instruction_decode_register_q_reg[12]_1 ;
  wire \instruction_decode_register_q_reg[12]_2 ;
  wire \instruction_decode_register_q_reg[12]_3 ;
  wire \instruction_decode_register_q_reg[17] ;
  wire \instruction_decode_register_q_reg[17]_0 ;
  wire \instruction_decode_register_q_reg[20] ;
  wire \instruction_decode_register_q_reg[28] ;
  wire \instruction_decode_register_q_reg[4] ;
  wire [3:0]\instruction_decode_register_q_reg[5] ;
  wire \instruction_decode_register_q_reg[5]_0 ;
  wire \instruction_execute_register_q_reg[11] ;
  wire \instruction_execute_register_q_reg[4] ;
  wire mem_reg_0_0;
  wire mem_reg_0_0_0;
  wire mem_reg_0_0_1;
  wire mem_reg_0_0_2;
  wire mem_reg_0_0_i_108;
  wire mem_reg_0_0_i_112_n_1;
  wire mem_reg_0_0_i_113_n_1;
  wire mem_reg_0_0_i_114_0;
  wire mem_reg_0_0_i_114_n_1;
  wire mem_reg_0_0_i_120_n_1;
  wire mem_reg_0_0_i_125_n_1;
  wire mem_reg_0_0_i_129;
  wire mem_reg_0_0_i_133_n_1;
  wire mem_reg_0_0_i_135;
  wire mem_reg_0_0_i_144;
  wire mem_reg_0_0_i_150_n_1;
  wire mem_reg_0_0_i_151_n_1;
  wire mem_reg_0_0_i_153;
  wire mem_reg_0_0_i_155;
  wire mem_reg_0_0_i_158_n_1;
  wire mem_reg_0_0_i_162;
  wire mem_reg_0_0_i_165_n_1;
  wire mem_reg_0_0_i_177_n_1;
  wire mem_reg_0_0_i_185_n_1;
  wire mem_reg_0_0_i_18_n_1;
  wire mem_reg_0_0_i_191_n_1;
  wire mem_reg_0_0_i_197_n_1;
  wire mem_reg_0_0_i_19_n_1;
  wire mem_reg_0_0_i_203_n_1;
  wire mem_reg_0_0_i_20_n_1;
  wire mem_reg_0_0_i_212_n_1;
  wire mem_reg_0_0_i_21_n_1;
  wire mem_reg_0_0_i_249_n_1;
  wire mem_reg_0_0_i_254_n_1;
  wire mem_reg_0_0_i_267_n_1;
  wire mem_reg_0_0_i_270_n_1;
  wire mem_reg_0_0_i_283_n_1;
  wire mem_reg_0_0_i_29;
  wire mem_reg_0_0_i_291_n_1;
  wire mem_reg_0_0_i_295_n_1;
  wire mem_reg_0_0_i_299_n_1;
  wire mem_reg_0_0_i_303_n_1;
  wire mem_reg_0_0_i_304_n_1;
  wire mem_reg_0_0_i_310_n_1;
  wire mem_reg_0_0_i_326_n_1;
  wire mem_reg_0_0_i_327_n_1;
  wire mem_reg_0_0_i_328_n_1;
  wire mem_reg_0_0_i_329_n_1;
  wire mem_reg_0_0_i_34;
  wire mem_reg_0_0_i_41;
  wire mem_reg_0_0_i_43;
  wire mem_reg_0_0_i_43_0;
  wire [9:0]mem_reg_0_0_i_70__0;
  wire mem_reg_0_0_i_71__0_n_1;
  wire mem_reg_0_0_i_72__0_n_1;
  wire mem_reg_0_0_i_74_n_1;
  wire mem_reg_0_0_i_75;
  wire mem_reg_0_0_i_75_0;
  wire [0:0]mem_reg_0_0_i_77;
  wire [0:0]mem_reg_0_0_i_77_0;
  wire mem_reg_0_0_i_88_n_1;
  wire mem_reg_0_0_i_89_n_1;
  wire mem_reg_0_0_i_93_n_1;
  wire mem_reg_0_0_i_97;
  wire mem_reg_0_0_i_97_0;
  wire mem_reg_2_2;
  wire mem_reg_2_2_0;
  wire mem_reg_3_3;
  wire mem_reg_3_3_0;
  wire mem_reg_3_3_1;
  wire mem_reg_3_3_2;
  wire mem_reg_3_3_3;
  wire mem_reg_3_3_4;
  wire mem_reg_3_3_5;
  wire mem_reg_3_3_6;
  wire mem_reg_3_3_7;
  wire [0:0]mem_reg_3_3_8;
  wire nop_mux_sel;
  wire \pc_decode_register_q_reg[0] ;
  wire \pc_decode_register_q_reg[10] ;
  wire \pc_decode_register_q_reg[12] ;
  wire \pc_decode_register_q_reg[13] ;
  wire \pc_decode_register_q_reg[17] ;
  wire \pc_decode_register_q_reg[1] ;
  wire \pc_decode_register_q_reg[20] ;
  wire \pc_decode_register_q_reg[21] ;
  wire \pc_decode_register_q_reg[21]_0 ;
  wire \pc_decode_register_q_reg[22] ;
  wire \pc_decode_register_q_reg[23] ;
  wire \pc_decode_register_q_reg[24] ;
  wire \pc_decode_register_q_reg[25] ;
  wire \pc_decode_register_q_reg[26] ;
  wire \pc_decode_register_q_reg[2] ;
  wire \pc_decode_register_q_reg[3] ;
  wire \pc_decode_register_q_reg[9] ;
  wire [13:0]pc_mux_in3;
  wire [0:0]\pc_register_q_reg[16] ;
  wire [2:0]\pc_register_q_reg[19] ;
  wire \pc_register_q_reg[20]_i_2 ;
  wire [1:0]rs1_mux2_sel;
  wire rs1_mux_sel;
  wire \rs1_register_q[31]_i_10_n_1 ;
  wire \rs1_register_q[31]_i_11_n_1 ;
  wire \rs1_register_q[31]_i_5_0 ;
  wire \rs1_register_q[31]_i_5_1 ;
  wire \rs1_register_q_reg[0] ;
  wire \rs1_register_q_reg[0]_0 ;
  wire [0:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;
  wire rs2_mux_sel;
  wire \rs2_register_q[31]_i_10_n_1 ;
  wire \rs2_register_q[31]_i_11_n_1 ;
  wire \rs2_register_q[31]_i_5_0 ;
  wire \rs2_register_q[31]_i_5_1 ;
  wire \rs2_register_q[31]_i_5_2 ;
  wire \rs2_register_q_reg[0] ;
  wire \rs2_register_q_reg[0]_0 ;
  wire wf_br_taken;

  GND GND
       (.G(GND_1));
  VCC VCC
       (.P(VCC_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \alu_register_q[0]_i_1 
       (.I0(\alu_register_q[0]_i_2_n_1 ),
        .I1(\alu_register_q[0]_i_3_n_1 ),
        .I2(\alu_register_q_reg[0] ),
        .I3(\alu_register_q_reg[0]_0 ),
        .I4(\alu_register_q_reg[0]_1 ),
        .I5(\alu_register_q[0]_i_7_n_1 ),
        .O(pc_mux_in3[0]));
  LUT4 #(
    .INIT(16'h0110)) 
    \alu_register_q[0]_i_11 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [1]),
        .I2(a_mux_out[0]),
        .I3(b_mux_out[0]),
        .O(\pc_decode_register_q_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFCFCFCFECCCCCC)) 
    \alu_register_q[0]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\alu_register_q[0]_i_8_n_1 ),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[0]),
        .I4(mem_reg_0_0_i_125_n_1),
        .I5(\alu_register_q[30]_i_19_n_1 ),
        .O(\alu_register_q[0]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_register_q[0]_i_3 
       (.I0(\instruction_decode_register_q_reg[5] [2]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_register_q[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \alu_register_q[0]_i_7 
       (.I0(data1[0]),
        .I1(\alu_register_q[31]_i_6_0 [0]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[0]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \alu_register_q[0]_i_8 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(CO),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q[0]_i_2_0 ),
        .O(\alu_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \alu_register_q[16]_i_1 
       (.I0(\alu_register_q_reg[16] ),
        .I1(\alu_register_q[16]_i_3_n_1 ),
        .I2(\alu_sel_reg[1]_0 ),
        .I3(\alu_register_q_reg[16]_0 ),
        .I4(\alu_register_q[16]_i_5_n_1 ),
        .I5(\alu_register_q[16]_i_6_n_1 ),
        .O(pc_mux_in3[3]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \alu_register_q[16]_i_10 
       (.I0(b_mux_out[4]),
        .I1(b_mux_out[2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_register_q[16]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h00A000C000000000)) 
    \alu_register_q[16]_i_11 
       (.I0(\alu_register_q[16]_i_6_0 ),
        .I1(a_mux_out[16]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h000000A00000A00C)) 
    \alu_register_q[16]_i_3 
       (.I0(b_mux_out[16]),
        .I1(\alu_register_q[31]_i_6_0 [10]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[16]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \alu_register_q[16]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(data1[16]),
        .O(\alu_register_q[16]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \alu_register_q[16]_i_6 
       (.I0(mem_reg_0_0_i_108),
        .I1(\alu_register_q_reg[16]_1 ),
        .I2(\alu_register_q[16]_i_9_n_1 ),
        .I3(\alu_register_q_reg[16]_2 ),
        .I4(\alu_register_q[16]_i_10_n_1 ),
        .I5(\alu_register_q[16]_i_11_n_1 ),
        .O(\alu_register_q[16]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \alu_register_q[16]_i_9 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .O(\alu_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \alu_register_q[17]_i_1 
       (.I0(\pc_decode_register_q_reg[17] ),
        .I1(\alu_register_q_reg[17] ),
        .I2(\alu_register_q_reg[17]_0 ),
        .I3(mem_reg_0_0_i_129),
        .I4(\alu_register_q_reg[17]_1 ),
        .I5(\alu_sel_reg[3]_0 ),
        .O(pc_mux_in3[4]));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[17]_i_12 
       (.I0(\alu_register_q[31]_i_6_0 [11]),
        .I1(data1[17]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEAFFFFAEEA)) 
    \alu_register_q[17]_i_2 
       (.I0(\alu_register_q[17]_i_6_n_1 ),
        .I1(\alu_sel_reg[0]_0 ),
        .I2(a_mux_out[17]),
        .I3(b_mux_out[17]),
        .I4(\alu_register_q_reg[17]_4 ),
        .I5(mem_reg_0_0_i_125_n_1),
        .O(\pc_decode_register_q_reg[17] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \alu_register_q[17]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\alu_register_q_reg[17]_2 ),
        .I4(\alu_register_q_reg[17]_3 ),
        .O(mem_reg_0_0_i_129));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \alu_register_q[17]_i_6 
       (.I0(\alu_register_q[30]_i_19_n_1 ),
        .I1(b_mux_out[17]),
        .I2(\instruction_decode_register_q_reg[5] [0]),
        .I3(mem_reg_0_0_i_125_n_1),
        .I4(a_mux_out[17]),
        .I5(\alu_register_q[17]_i_12_n_1 ),
        .O(\alu_register_q[17]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \alu_register_q[18]_i_1 
       (.I0(\alu_register_q[18]_i_2_n_1 ),
        .I1(\alu_register_q_reg[18] ),
        .I2(\alu_register_q_reg[18]_0 ),
        .I3(\alu_register_q[18]_i_5_n_1 ),
        .I4(\alu_register_q_reg[18]_1 ),
        .I5(\alu_sel_reg[3]_0 ),
        .O(pc_mux_in3[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \alu_register_q[18]_i_2 
       (.I0(\alu_register_q[31]_i_6_0 [12]),
        .I1(\alu_sel_reg[0]_1 ),
        .I2(data1[18]),
        .I3(mem_reg_0_0_i_112_n_1),
        .I4(\alu_register_q[18]_i_6_n_1 ),
        .I5(\alu_register_q[18]_i_7_n_1 ),
        .O(\alu_register_q[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \alu_register_q[18]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\alu_register_q_reg[17]_2 ),
        .I4(\alu_register_q_reg[18]_2 ),
        .O(\alu_register_q[18]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000C000E000000)) 
    \alu_register_q[18]_i_6 
       (.I0(a_mux_out[18]),
        .I1(b_mux_out[18]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_register_q[18]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hEAFFFFC0EAC0C0C0)) 
    \alu_register_q[18]_i_7 
       (.I0(mem_reg_0_0_i_125_n_1),
        .I1(\instruction_decode_register_q_reg[17] ),
        .I2(\alu_register_q[16]_i_6_0 ),
        .I3(b_mux_out[18]),
        .I4(a_mux_out[18]),
        .I5(\alu_sel_reg[0]_0 ),
        .O(\alu_register_q[18]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \alu_register_q[19]_i_1 
       (.I0(\alu_register_q[19]_i_2_n_1 ),
        .I1(\alu_register_q_reg[19] ),
        .I2(\alu_register_q_reg[19]_0 ),
        .I3(\alu_register_q[19]_i_5_n_1 ),
        .I4(mem_reg_3_3_0),
        .I5(\alu_sel_reg[3]_0 ),
        .O(pc_mux_in3[6]));
  LUT6 #(
    .INIT(64'hEAFFFFC0EAC0C0C0)) 
    \alu_register_q[19]_i_10 
       (.I0(mem_reg_0_0_i_125_n_1),
        .I1(\instruction_decode_register_q_reg[17] ),
        .I2(\alu_register_q[16]_i_6_0 ),
        .I3(b_mux_out[19]),
        .I4(a_mux_out[19]),
        .I5(\alu_sel_reg[0]_0 ),
        .O(\alu_register_q[19]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \alu_register_q[19]_i_2 
       (.I0(\alu_register_q[31]_i_6_0 [13]),
        .I1(\alu_sel_reg[0]_1 ),
        .I2(data1[19]),
        .I3(mem_reg_0_0_i_112_n_1),
        .I4(\alu_register_q[19]_i_9_n_1 ),
        .I5(\alu_register_q[19]_i_10_n_1 ),
        .O(\alu_register_q[19]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \alu_register_q[19]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\alu_register_q_reg[17]_2 ),
        .I4(mem_reg_3_3),
        .O(\alu_register_q[19]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \alu_register_q[19]_i_6 
       (.I0(b_mux_out[2]),
        .I1(\alu_register_q_reg[17]_5 ),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_sel_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000C000E000000)) 
    \alu_register_q[19]_i_9 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_register_q[19]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \alu_register_q[1]_i_12 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(data1[1]),
        .O(\alu_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \alu_register_q[1]_i_2 
       (.I0(\alu_register_q[1]_i_7_n_1 ),
        .I1(mem_reg_0_0_i_97_0),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[1]),
        .I5(mem_reg_0_0_i_125_n_1),
        .O(\pc_decode_register_q_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFC0EAC0)) 
    \alu_register_q[1]_i_7 
       (.I0(mem_reg_0_0_i_303_n_1),
        .I1(\alu_register_q[30]_i_19_n_1 ),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[1]),
        .I4(\alu_sel_reg[0]_0 ),
        .I5(\alu_register_q[1]_i_12_n_1 ),
        .O(\alu_register_q[1]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \alu_register_q[20]_i_6 
       (.I0(\alu_register_q[20]_i_7_n_1 ),
        .I1(\alu_sel_reg[3]_0 ),
        .I2(\alu_register_q_reg[16]_1 ),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[20]),
        .I5(b_mux_out[20]),
        .O(\pc_decode_register_q_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[20]_i_7 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[20]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[20]),
        .I5(\alu_register_q[20]_i_9_n_1 ),
        .O(\alu_register_q[20]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[20]_i_9 
       (.I0(\alu_register_q[31]_i_6_0 [14]),
        .I1(data1[20]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[21]_i_11 
       (.I0(\alu_register_q[31]_i_6_0 [15]),
        .I1(data1[21]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \alu_register_q[21]_i_12 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(a_mux_out[21]),
        .I5(b_mux_out[21]),
        .O(\pc_decode_register_q_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[21]_i_6 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[21]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[21]),
        .I5(\alu_register_q[21]_i_11_n_1 ),
        .O(\pc_decode_register_q_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[22]_i_10 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[22]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[22]),
        .I5(\alu_register_q[22]_i_12_n_1 ),
        .O(\alu_register_q[22]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[22]_i_12 
       (.I0(\alu_register_q[31]_i_6_0 [16]),
        .I1(data1[22]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \alu_register_q[22]_i_7 
       (.I0(\alu_register_q[22]_i_10_n_1 ),
        .I1(\alu_register_q[25]_i_11_n_1 ),
        .I2(\alu_register_q_reg[18]_1 ),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[22]),
        .I5(b_mux_out[22]),
        .O(\pc_decode_register_q_reg[22] ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[23]_i_10 
       (.I0(\alu_register_q[31]_i_6_0 [17]),
        .I1(data1[23]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[23]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \alu_register_q[23]_i_6 
       (.I0(\alu_register_q[23]_i_7_n_1 ),
        .I1(\alu_register_q[25]_i_11_n_1 ),
        .I2(mem_reg_3_3_0),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[23]),
        .I5(b_mux_out[23]),
        .O(\pc_decode_register_q_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[23]_i_7 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[23]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[23]),
        .I5(\alu_register_q[23]_i_10_n_1 ),
        .O(\alu_register_q[23]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \alu_register_q[24]_i_1 
       (.I0(\alu_register_q[24]_i_2_n_1 ),
        .I1(\alu_register_q_reg[24] ),
        .I2(\alu_sel_reg[3]_1 ),
        .I3(\alu_register_q_reg[24]_0 ),
        .I4(\alu_register_q_reg[24]_1 ),
        .I5(\pc_decode_register_q_reg[24] ),
        .O(pc_mux_in3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[24]_i_11 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[24]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[24]),
        .I5(\alu_register_q[24]_i_14_n_1 ),
        .O(\alu_register_q[24]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[24]_i_14 
       (.I0(\alu_register_q[31]_i_6_0 [18]),
        .I1(data1[24]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[24]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[24]_2 ),
        .O(\alu_register_q[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \alu_register_q[24]_i_6 
       (.I0(\alu_register_q[24]_i_11_n_1 ),
        .I1(\alu_register_q[25]_i_11_n_1 ),
        .I2(\alu_register_q_reg[16]_1 ),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[24]),
        .I5(b_mux_out[24]),
        .O(\pc_decode_register_q_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \alu_register_q[25]_i_1 
       (.I0(\alu_register_q[25]_i_2_n_1 ),
        .I1(\alu_register_q_reg[25] ),
        .I2(\alu_sel_reg[3]_1 ),
        .I3(\alu_register_q_reg[25]_0 ),
        .I4(\alu_register_q[25]_i_5_n_1 ),
        .I5(\pc_decode_register_q_reg[25] ),
        .O(pc_mux_in3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[25]_i_10 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[25]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[25]),
        .I5(\alu_register_q[25]_i_13_n_1 ),
        .O(\alu_register_q[25]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \alu_register_q[25]_i_11 
       (.I0(b_mux_out[2]),
        .I1(\instruction_decode_register_q_reg[5] [1]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[5] ),
        .O(\alu_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[25]_i_13 
       (.I0(\alu_register_q[31]_i_6_0 [19]),
        .I1(data1[25]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[25]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[17]_1 ),
        .O(\alu_register_q[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \alu_register_q[25]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q_reg[25]_1 ),
        .O(\alu_register_q[25]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \alu_register_q[25]_i_6 
       (.I0(\alu_register_q[25]_i_10_n_1 ),
        .I1(\alu_register_q[25]_i_11_n_1 ),
        .I2(\alu_register_q_reg[25]_2 ),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[25]),
        .I5(b_mux_out[25]),
        .O(\pc_decode_register_q_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \alu_register_q[26]_i_10 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[26]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[26]),
        .I5(\alu_register_q[26]_i_12_n_1 ),
        .O(\pc_decode_register_q_reg[26] ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \alu_register_q[26]_i_12 
       (.I0(\alu_register_q[31]_i_6_0 [20]),
        .I1(data1[26]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[26]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[26]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[18]_1 ),
        .O(mem_reg_0_0_i_29));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \alu_register_q[27]_i_1 
       (.I0(\alu_register_q_reg[27] ),
        .I1(\alu_sel_reg[3]_2 ),
        .I2(\alu_register_q_reg[27]_0 ),
        .I3(\alu_sel_reg[3]_1 ),
        .I4(\alu_register_q[27]_i_3_n_1 ),
        .I5(\alu_register_q[27]_i_4_n_1 ),
        .O(pc_mux_in3[9]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \alu_register_q[27]_i_3 
       (.I0(\alu_register_q[27]_i_6_n_1 ),
        .I1(a_mux_out[27]),
        .I2(b_mux_out[27]),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(mem_reg_0_0_i_112_n_1),
        .I5(data1[27]),
        .O(\alu_register_q[27]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \alu_register_q[27]_i_4 
       (.I0(\alu_register_q_reg[27]_1 ),
        .I1(\alu_register_q_reg[27]_2 ),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [1]),
        .O(\alu_register_q[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    \alu_register_q[27]_i_6 
       (.I0(b_mux_out[27]),
        .I1(a_mux_out[27]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[27]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \alu_register_q[28]_i_1 
       (.I0(\alu_register_q[28]_i_2_n_1 ),
        .I1(\alu_register_q_reg[28] ),
        .I2(\alu_register_q_reg[28]_0 ),
        .I3(\alu_sel_reg[1]_0 ),
        .I4(\alu_register_q[28]_i_5_n_1 ),
        .I5(\alu_register_q[28]_i_6_n_1 ),
        .O(pc_mux_in3[10]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[28]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[16]_1 ),
        .O(\alu_register_q[28]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[28]_i_5 
       (.I0(\alu_sel_reg[0]_1 ),
        .I1(\alu_register_q[31]_i_6_0 [21]),
        .I2(mem_reg_0_0_i_112_n_1),
        .I3(data1[28]),
        .I4(\alu_register_q_reg[28]_1 ),
        .I5(\instruction_decode_register_q_reg[17] ),
        .O(\alu_register_q[28]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFEFCFCFCFECCCCCC)) 
    \alu_register_q[28]_i_6 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\alu_register_q[30]_i_18_n_1 ),
        .I2(b_mux_out[28]),
        .I3(a_mux_out[28]),
        .I4(mem_reg_0_0_i_125_n_1),
        .I5(\alu_register_q[30]_i_19_n_1 ),
        .O(\alu_register_q[28]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \alu_register_q[29]_i_1 
       (.I0(\alu_register_q[29]_i_2_n_1 ),
        .I1(\alu_register_q_reg[29] ),
        .I2(\alu_register_q_reg[29]_0 ),
        .I3(\alu_sel_reg[1]_0 ),
        .I4(\alu_register_q[29]_i_5_n_1 ),
        .I5(\alu_register_q[29]_i_6_n_1 ),
        .O(pc_mux_in3[11]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[29]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[25]_2 ),
        .O(\alu_register_q[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[29]_i_5 
       (.I0(\alu_sel_reg[0]_1 ),
        .I1(\alu_register_q[31]_i_6_0 [22]),
        .I2(mem_reg_0_0_i_112_n_1),
        .I3(data1[29]),
        .I4(\alu_register_q_reg[29]_1 ),
        .I5(\instruction_decode_register_q_reg[17] ),
        .O(\alu_register_q[29]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFEFCFCFCFECCCCCC)) 
    \alu_register_q[29]_i_6 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\alu_register_q[30]_i_18_n_1 ),
        .I2(b_mux_out[29]),
        .I3(a_mux_out[29]),
        .I4(mem_reg_0_0_i_125_n_1),
        .I5(\alu_register_q[30]_i_19_n_1 ),
        .O(\alu_register_q[29]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \alu_register_q[30]_i_1 
       (.I0(\alu_register_q[30]_i_2_n_1 ),
        .I1(\alu_register_q_reg[30] ),
        .I2(\alu_register_q_reg[30]_0 ),
        .I3(\alu_sel_reg[1]_0 ),
        .I4(\alu_register_q[30]_i_6_n_1 ),
        .I5(\alu_register_q[30]_i_7_n_1 ),
        .O(pc_mux_in3[12]));
  LUT4 #(
    .INIT(16'h028A)) 
    \alu_register_q[30]_i_11 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(b_sel),
        .I2(rs2_mux2_out),
        .I3(imm_gen_out),
        .O(\alu_register_q_reg[2] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \alu_register_q[30]_i_18 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(b_mux_out[2]),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[30]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h0440)) 
    \alu_register_q[30]_i_19 
       (.I0(\instruction_decode_register_q_reg[5] [2]),
        .I1(\instruction_decode_register_q_reg[5] [1]),
        .I2(\instruction_decode_register_q_reg[5] [0]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_register_q[30]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \alu_register_q[30]_i_2 
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_register_q_reg[17]_2 ),
        .I5(\alu_register_q_reg[30]_2 ),
        .O(\alu_register_q[30]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[30]_i_5 
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .O(\alu_sel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[30]_i_6 
       (.I0(\alu_sel_reg[0]_1 ),
        .I1(\alu_register_q[31]_i_6_0 [23]),
        .I2(mem_reg_0_0_i_112_n_1),
        .I3(data1[30]),
        .I4(\alu_register_q_reg[30]_1 ),
        .I5(\instruction_decode_register_q_reg[17] ),
        .O(\alu_register_q[30]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFCFCFCFECCCCCC)) 
    \alu_register_q[30]_i_7 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\alu_register_q[30]_i_18_n_1 ),
        .I2(b_mux_out[30]),
        .I3(a_mux_out[30]),
        .I4(mem_reg_0_0_i_125_n_1),
        .I5(\alu_register_q[30]_i_19_n_1 ),
        .O(\alu_register_q[30]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \alu_register_q[31]_i_1 
       (.I0(\alu_register_q_reg[27]_0 ),
        .I1(\alu_sel_reg[3]_2 ),
        .I2(\alu_register_q_reg[31] ),
        .I3(\alu_register_q[31]_i_5_n_1 ),
        .I4(\alu_register_q[31]_i_6_n_1 ),
        .O(pc_mux_in3[13]));
  LUT6 #(
    .INIT(64'h00F0002020002000)) 
    \alu_register_q[31]_i_11 
       (.I0(b_mux_out[31]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(a_mux_out[31]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[31]_i_11_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h000000000005000C)) 
    \alu_register_q[31]_i_14 
       (.I0(\alu_register_q[31]_i_6_1 ),
        .I1(\alu_register_q[31]_i_6_0 [24]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_register_q[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \alu_register_q[31]_i_3 
       (.I0(b_mux_out[2]),
        .I1(\instruction_decode_register_q_reg[5] [0]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_sel_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \alu_register_q[31]_i_5 
       (.I0(\alu_register_q[31]_i_11_n_1 ),
        .I1(\alu_register_q_reg[31]_0 ),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [3]),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \alu_register_q[31]_i_6 
       (.I0(mem_reg_0_0_i_112_n_1),
        .I1(data1[31]),
        .I2(b_mux_out[31]),
        .I3(a_mux_out[31]),
        .I4(mem_reg_0_0_i_125_n_1),
        .I5(\alu_register_q[31]_i_14_n_1 ),
        .O(\alu_register_q[31]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    \alu_register_q[4]_i_1 
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(pc_mux_in3[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_sel_reg[0] 
       (.CLR(GND_1),
        .D(\alu_sel_reg[0]_i_1_n_1 ),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(\instruction_decode_register_q_reg[5] [0]));
  LUT6 #(
    .INIT(64'h28A208A028A008A0)) 
    \alu_sel_reg[0]_i_1 
       (.I0(\alu_sel_reg[0]_i_2_n_1 ),
        .I1(\alu_sel_reg[0]_3 [6]),
        .I2(\alu_sel_reg[0]_3 [5]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [18]),
        .I5(\alu_sel_reg[0]_3 [3]),
        .O(\alu_sel_reg[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \alu_sel_reg[0]_i_2 
       (.I0(\alu_sel_reg[0]_3 [0]),
        .I1(\alu_sel_reg[0]_3 [1]),
        .I2(\alu_sel_reg[0]_3 [2]),
        .I3(\alu_sel_reg[0]_3 [4]),
        .O(\alu_sel_reg[0]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_sel_reg[1] 
       (.CLR(GND_1),
        .D(\alu_sel_reg[1]_i_1_n_1 ),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(\instruction_decode_register_q_reg[5] [1]));
  LUT6 #(
    .INIT(64'h2222222233300000)) 
    \alu_sel_reg[1]_i_1 
       (.I0(\alu_sel_reg[0]_3 [3]),
        .I1(\alu_sel_reg[1]_i_2_n_1 ),
        .I2(\alu_sel_reg[0]_3 [5]),
        .I3(\alu_sel_reg[0]_3 [6]),
        .I4(\alu_sel_reg[0]_3 [7]),
        .I5(\alu_sel_reg[0]_3 [0]),
        .O(\alu_sel_reg[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \alu_sel_reg[1]_i_2 
       (.I0(\alu_sel_reg[0]_3 [1]),
        .I1(\alu_sel_reg[0]_3 [2]),
        .I2(\alu_sel_reg[0]_3 [4]),
        .O(\alu_sel_reg[1]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_sel_reg[2] 
       (.CLR(GND_1),
        .D(\alu_sel_reg[2]_i_1_n_1 ),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(\instruction_decode_register_q_reg[5] [2]));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    \alu_sel_reg[2]_i_1 
       (.I0(\alu_sel_reg[3]_i_2_n_1 ),
        .I1(\alu_sel_reg[0]_3 [1]),
        .I2(\alu_sel_reg[0]_3 [0]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [5]),
        .I5(\alu_sel_reg[0]_3 [6]),
        .O(\alu_sel_reg[2]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_sel_reg[3] 
       (.CLR(GND_1),
        .D(\alu_sel_reg[3]_i_1_n_1 ),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(\instruction_decode_register_q_reg[5] [3]));
  LUT6 #(
    .INIT(64'h0202020200000300)) 
    \alu_sel_reg[3]_i_1 
       (.I0(\alu_sel_reg[0]_3 [3]),
        .I1(\alu_sel_reg[0]_3 [1]),
        .I2(\alu_sel_reg[3]_i_2_n_1 ),
        .I3(\alu_sel_reg[0]_3 [6]),
        .I4(\alu_sel_reg[0]_3 [7]),
        .I5(\alu_sel_reg[0]_3 [0]),
        .O(\alu_sel_reg[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \alu_sel_reg[3]_i_2 
       (.I0(\alu_sel_reg[0]_3 [4]),
        .I1(\alu_sel_reg[0]_3 [2]),
        .O(\alu_sel_reg[3]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    b_sel_reg
       (.CLR(GND_1),
        .D(b_sel_reg_i_1_n_1),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(b_sel));
  LUT5 #(
    .INIT(32'h1023B011)) 
    b_sel_reg_i_1
       (.I0(\alu_sel_reg[0]_3 [0]),
        .I1(\alu_sel_reg[0]_3 [1]),
        .I2(\alu_sel_reg[0]_3 [3]),
        .I3(\alu_sel_reg[0]_3 [4]),
        .I4(\alu_sel_reg[0]_3 [2]),
        .O(b_sel_reg_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bit_counter[2]_i_3__0 
       (.I0(\bit_counter[2]_i_5_n_1 ),
        .I1(\instruction_counter_reg[0]_0 ),
        .I2(\bit_counter[2]_i_7_n_1 ),
        .I3(\bit_counter[2]_i_8_n_1 ),
        .I4(\instruction_counter_reg[0]_1 ),
        .I5(\instruction_counter_reg[0]_2 ),
        .O(\bit_counter[2]_i_10 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bit_counter[2]_i_4 
       (.I0(mem_reg_3_3_7),
        .I1(\bit_counter[2]_i_3__0_0 [0]),
        .I2(pc_mux_in3[12]),
        .I3(pc_mux_in3[9]),
        .I4(\instruction_counter_reg[0] ),
        .I5(pc_mux_in3[1]),
        .O(\instruction_decode_register_q_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[2]_i_5 
       (.I0(pc_mux_in3[10]),
        .I1(pc_mux_in3[11]),
        .I2(\bit_counter[2]_i_3__0_0 [2]),
        .I3(pc_mux_in3[6]),
        .O(\bit_counter[2]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[2]_i_7 
       (.I0(pc_mux_in3[5]),
        .I1(pc_mux_in3[0]),
        .I2(\bit_counter[2]_i_3__0_0 [1]),
        .I3(\bit_counter[2]_i_3__0_0 [3]),
        .O(\bit_counter[2]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[2]_i_8 
       (.I0(\bit_counter[2]_i_3__0_0 [4]),
        .I1(pc_mux_in3[4]),
        .I2(pc_mux_in3[7]),
        .I3(pc_mux_in3[3]),
        .O(\bit_counter[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_16 
       (.I0(\alu_register_q[16]_i_6_n_1 ),
        .I1(\bit_counter[3]_i_26_n_1 ),
        .I2(\alu_register_q[16]_i_3_n_1 ),
        .I3(\alu_register_q_reg[16] ),
        .I4(\bit_counter[3]_i_8 ),
        .I5(\alu_register_q[24]_i_2_n_1 ),
        .O(\alu_register_q[24]_i_2_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \bit_counter[3]_i_25 
       (.I0(\alu_register_q_reg[17]_2 ),
        .I1(\instruction_decode_register_q_reg[5] [0]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [1]),
        .O(\alu_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \bit_counter[3]_i_26 
       (.I0(\alu_register_q[16]_i_5_n_1 ),
        .I1(\bit_counter[3]_i_16_0 ),
        .I2(\alu_register_q_reg[2] ),
        .I3(\bit_counter[3]_i_16_1 ),
        .I4(\bit_counter[3]_i_16_2 ),
        .I5(\alu_sel_reg[1]_0 ),
        .O(\bit_counter[3]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \bit_counter[3]_i_32 
       (.I0(\bit_counter[3]_i_50_n_1 ),
        .I1(\bit_counter[3]_i_19 ),
        .I2(\bit_counter[3]_i_52_n_1 ),
        .I3(\instruction_decode_register_q_reg[17] ),
        .I4(\bit_counter[3]_i_19_0 ),
        .I5(\bit_counter[3]_i_19_1 ),
        .O(\bit_counter[3]_i_54 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bit_counter[3]_i_50 
       (.I0(mem_reg_0_0_i_97),
        .I1(\alu_register_q_reg[7] ),
        .O(\bit_counter[3]_i_50_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    \bit_counter[3]_i_52 
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[11]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[11]),
        .I5(mem_reg_0_0_i_150_n_1),
        .O(\bit_counter[3]_i_52_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    br_taken_reg
       (.CLR(br_taken_reg_i_3_n_1),
        .D(mem_reg_0_0_i_34),
        .G(br_taken_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(wf_br_taken));
  LUT2 #(
    .INIT(4'hB)) 
    br_taken_reg_i_2
       (.I0(\alu_sel_reg[0]_3 [7]),
        .I1(\alu_sel_reg[0]_3 [6]),
        .O(br_taken_reg_i_2_n_1));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    br_taken_reg_i_3
       (.I0(\alu_sel_reg[0]_3 [2]),
        .I1(\alu_sel_reg[0]_3 [4]),
        .I2(\alu_sel_reg[0]_3 [1]),
        .I3(\alu_sel_reg[0]_3 [0]),
        .I4(\alu_sel_reg[0]_3 [3]),
        .O(br_taken_reg_i_3_n_1));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    br_un_reg
       (.CLR(GND_1),
        .D(br_un_reg_i_1_n_1),
        .G(br_un_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(branch_comp_br_un));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    br_un_reg_i_1
       (.I0(\alu_sel_reg[0]_3 [6]),
        .I1(\alu_sel_reg[0]_3 [7]),
        .I2(\alu_sel_reg[0]_3 [3]),
        .I3(br_un_reg_0),
        .I4(\alu_sel_reg[0]_3 [4]),
        .I5(\alu_sel_reg[0]_3 [2]),
        .O(br_un_reg_i_1_n_1));
  LUT6 #(
    .INIT(64'hDFFFDFFFFFFFDFFF)) 
    br_un_reg_i_2
       (.I0(\alu_sel_reg[0]_3 [2]),
        .I1(br_un_reg_0),
        .I2(\alu_sel_reg[0]_3 [4]),
        .I3(\alu_sel_reg[0]_3 [3]),
        .I4(\alu_sel_reg[0]_3 [5]),
        .I5(\alu_sel_reg[0]_3 [6]),
        .O(br_un_reg_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \cycle_counter[0]_i_1 
       (.I0(\bit_counter[2]_i_10 ),
        .I1(pc_mux_in3[1]),
        .I2(\bit_counter[2]_i_3__0_0 [0]),
        .I3(pc_mux_in3[12]),
        .I4(pc_mux_in3[9]),
        .I5(\instruction_counter_reg[0] ),
        .O(cycle_counter));
  LUT5 #(
    .INIT(32'h00010030)) 
    \dmem_we_reg[2]_rep__0_i_1 
       (.I0(\alu_sel_reg[0]_3 [5]),
        .I1(pc_mux_in3[0]),
        .I2(\bit_counter[2]_i_3__0_0 [0]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [6]),
        .O(\instruction_decode_register_q_reg[12]_1 ));
  LUT5 #(
    .INIT(32'h00010030)) 
    \dmem_we_reg[2]_rep__1_i_1 
       (.I0(\alu_sel_reg[0]_3 [5]),
        .I1(pc_mux_in3[0]),
        .I2(\bit_counter[2]_i_3__0_0 [0]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [6]),
        .O(\instruction_decode_register_q_reg[12]_2 ));
  LUT5 #(
    .INIT(32'h00010030)) 
    \dmem_we_reg[2]_rep__2_i_1 
       (.I0(\alu_sel_reg[0]_3 [5]),
        .I1(pc_mux_in3[0]),
        .I2(\bit_counter[2]_i_3__0_0 [0]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [6]),
        .O(\instruction_decode_register_q_reg[12]_3 ));
  LUT5 #(
    .INIT(32'h00010030)) 
    \dmem_we_reg[2]_rep_i_1 
       (.I0(\alu_sel_reg[0]_3 [5]),
        .I1(pc_mux_in3[0]),
        .I2(\bit_counter[2]_i_3__0_0 [0]),
        .I3(\alu_sel_reg[0]_3 [7]),
        .I4(\alu_sel_reg[0]_3 [6]),
        .O(\instruction_decode_register_q_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \dmem_we_reg[3]_rep_i_2 
       (.I0(\alu_sel_reg[0]_3 [5]),
        .I1(\alu_sel_reg[0]_3 [7]),
        .I2(\alu_sel_reg[0]_3 [6]),
        .I3(pc_mux_in3[0]),
        .O(\instruction_decode_register_q_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    douta_reg_0_i_1
       (.I0(pc_mux_in3[11]),
        .I1(pc_mux_in3[10]),
        .I2(douta_reg_0),
        .I3(pc_mux_in3[13]),
        .I4(pc_mux_in3[12]),
        .I5(\alu_sel_reg[0]_3 [3]),
        .O(bios_enb));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    douta_reg_0_i_4
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    douta_reg_1_i_3
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(mem_reg_0_0_i_77));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_0_0_i_1
       (.I0(mem_reg_3_3_7),
        .I1(pc_mux_in3[11]),
        .I2(mem_reg_3_3_8),
        .I3(mem_reg_0_0_i_18_n_1),
        .O(imem_ena));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_0_i_110
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_sel_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    mem_reg_0_0_i_112
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_112_n_1));
  LUT6 #(
    .INIT(64'h00000C000E000000)) 
    mem_reg_0_0_i_113
       (.I0(a_mux_out[14]),
        .I1(b_mux_out[14]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\instruction_decode_register_q_reg[5] [3]),
        .O(mem_reg_0_0_i_113_n_1));
  LUT6 #(
    .INIT(64'hEAFFFFC0EAC0C0C0)) 
    mem_reg_0_0_i_114
       (.I0(mem_reg_0_0_i_125_n_1),
        .I1(\alu_register_q[16]_i_6_0 ),
        .I2(\instruction_decode_register_q_reg[17]_0 ),
        .I3(b_mux_out[14]),
        .I4(a_mux_out[14]),
        .I5(\alu_sel_reg[0]_0 ),
        .O(mem_reg_0_0_i_114_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    mem_reg_0_0_i_120
       (.I0(\alu_register_q[30]_i_19_n_1 ),
        .I1(b_mux_out[13]),
        .I2(\instruction_decode_register_q_reg[5] [0]),
        .I3(mem_reg_0_0_i_125_n_1),
        .I4(a_mux_out[13]),
        .I5(mem_reg_0_0_i_249_n_1),
        .O(mem_reg_0_0_i_120_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_0_0_i_121
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_sel_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_0_i_125
       (.I0(\instruction_decode_register_q_reg[5] [2]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .O(mem_reg_0_0_i_125_n_1));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    mem_reg_0_0_i_13
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(ADDRARDADDR));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_132
       (.I0(\alu_sel_reg[3]_1 ),
        .I1(\alu_register_q_reg[5] ),
        .O(mem_reg_0_0_i_97_0));
  LUT4 #(
    .INIT(16'hBEAA)) 
    mem_reg_0_0_i_133
       (.I0(mem_reg_0_0_i_254_n_1),
        .I1(b_mux_out[12]),
        .I2(a_mux_out[12]),
        .I3(\alu_sel_reg[0]_0 ),
        .O(mem_reg_0_0_i_133_n_1));
  LUT4 #(
    .INIT(16'h0800)) 
    mem_reg_0_0_i_139
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(b_mux_out[2]),
        .O(mem_reg_0_0_i_75_0));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    mem_reg_0_0_i_13__0
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(mem_reg_0_0_i_77_0));
  LUT5 #(
    .INIT(32'h44400400)) 
    mem_reg_0_0_i_149
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\alu_sel_reg[1]_1 ),
        .I2(b_sel),
        .I3(rs2_mux2_out),
        .I4(imm_gen_out),
        .O(\alu_register_q_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_150
       (.I0(\alu_register_q[31]_i_6_0 [5]),
        .I1(data1[11]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_150_n_1));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_151
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_151_n_1));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    mem_reg_0_0_i_152
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q_reg[5] ),
        .O(mem_reg_0_0_i_97));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    mem_reg_0_0_i_158
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[10]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[10]),
        .I5(mem_reg_0_0_i_267_n_1),
        .O(mem_reg_0_0_i_158_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    mem_reg_0_0_i_165
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[9]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[9]),
        .I5(mem_reg_0_0_i_270_n_1),
        .O(mem_reg_0_0_i_165_n_1));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    mem_reg_0_0_i_177
       (.I0(mem_reg_0_0_i_283_n_1),
        .I1(a_mux_out[7]),
        .I2(b_mux_out[7]),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(mem_reg_0_0_i_112_n_1),
        .I5(data1[7]),
        .O(mem_reg_0_0_i_177_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_0_i_18
       (.I0(pc_mux_in3[13]),
        .I1(pc_mux_in3[12]),
        .O(mem_reg_0_0_i_18_n_1));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    mem_reg_0_0_i_185
       (.I0(mem_reg_0_0_i_291_n_1),
        .I1(a_mux_out[6]),
        .I2(b_mux_out[6]),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(mem_reg_0_0_i_112_n_1),
        .I5(data1[6]),
        .O(mem_reg_0_0_i_185_n_1));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    mem_reg_0_0_i_19
       (.I0(mem_reg_0_0_i_88_n_1),
        .I1(mem_reg_0_0_i_89_n_1),
        .I2(mem_reg_0_0_i_75),
        .I3(mem_reg_0_0),
        .I4(mem_reg_0_0_i_43),
        .I5(mem_reg_0_0_0),
        .O(mem_reg_0_0_i_19_n_1));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    mem_reg_0_0_i_191
       (.I0(mem_reg_0_0_i_295_n_1),
        .I1(a_mux_out[5]),
        .I2(b_mux_out[5]),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(mem_reg_0_0_i_112_n_1),
        .I5(data1[5]),
        .O(mem_reg_0_0_i_191_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC08080)) 
    mem_reg_0_0_i_197
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(mem_reg_0_0_i_125_n_1),
        .I2(a_mux_out[4]),
        .I3(\alu_register_q[30]_i_19_n_1 ),
        .I4(b_mux_out[4]),
        .I5(mem_reg_0_0_i_299_n_1),
        .O(mem_reg_0_0_i_197_n_1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    mem_reg_0_0_i_1__0
       (.I0(\alu_sel_reg[0]_3 [2]),
        .I1(\alu_sel_reg[0]_3 [1]),
        .I2(\alu_sel_reg[0]_3 [4]),
        .I3(\alu_sel_reg[0]_3 [0]),
        .I4(pc_mux_in3[10]),
        .I5(mem_reg_0_0_i_18_n_1),
        .O(\instruction_decode_register_q_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    mem_reg_0_0_i_2
       (.I0(mem_reg_0_0_i_19_n_1),
        .I1(mem_reg_0_0_i_20_n_1),
        .I2(mem_reg_0_0_i_21_n_1),
        .I3(mem_reg_3_3),
        .I4(mem_reg_3_3_0),
        .I5(mem_reg_0_0_i_108),
        .O(pc_mux_in3[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    mem_reg_0_0_i_20
       (.I0(mem_reg_0_0_i_93_n_1),
        .I1(\instruction_decode_register_q_reg[17] ),
        .I2(mem_reg_0_0_1),
        .I3(mem_reg_0_0_i_43_0),
        .I4(mem_reg_0_0_2),
        .O(mem_reg_0_0_i_20_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFC0EAC0)) 
    mem_reg_0_0_i_203
       (.I0(mem_reg_0_0_i_303_n_1),
        .I1(\alu_register_q[30]_i_19_n_1 ),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .I4(\alu_sel_reg[0]_0 ),
        .I5(mem_reg_0_0_i_304_n_1),
        .O(mem_reg_0_0_i_203_n_1));
  LUT5 #(
    .INIT(32'h00002000)) 
    mem_reg_0_0_i_21
       (.I0(b_mux_out[2]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\alu_register_q_reg[5] ),
        .O(mem_reg_0_0_i_21_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFC0EAC0)) 
    mem_reg_0_0_i_212
       (.I0(mem_reg_0_0_i_303_n_1),
        .I1(\alu_register_q[30]_i_19_n_1 ),
        .I2(b_mux_out[2]),
        .I3(a_mux_out[2]),
        .I4(\alu_sel_reg[0]_0 ),
        .I5(mem_reg_0_0_i_310_n_1),
        .O(mem_reg_0_0_i_212_n_1));
  LUT4 #(
    .INIT(16'hA820)) 
    mem_reg_0_0_i_218
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(b_sel),
        .I2(rs2_mux2_out),
        .I3(imm_gen_out),
        .O(\alu_register_q_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    mem_reg_0_0_i_24
       (.I0(b_mux_out[2]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\alu_register_q_reg[17]_5 ),
        .O(mem_reg_0_0_i_108));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_249
       (.I0(\alu_register_q[31]_i_6_0 [7]),
        .I1(data1[13]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_249_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    mem_reg_0_0_i_25
       (.I0(\alu_register_q[31]_i_6_0 [8]),
        .I1(\alu_sel_reg[0]_1 ),
        .I2(data1[14]),
        .I3(mem_reg_0_0_i_112_n_1),
        .I4(mem_reg_0_0_i_113_n_1),
        .I5(mem_reg_0_0_i_114_n_1),
        .O(mem_reg_0_0_i_114_0));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_254
       (.I0(\alu_register_q[31]_i_6_0 [6]),
        .I1(data1[12]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_254_n_1));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_267
       (.I0(\alu_register_q[31]_i_6_0 [4]),
        .I1(data1[10]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_267_n_1));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_270
       (.I0(\alu_register_q[31]_i_6_0 [3]),
        .I1(data1[9]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_270_n_1));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_283
       (.I0(b_mux_out[7]),
        .I1(a_mux_out[7]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_283_n_1));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_291
       (.I0(b_mux_out[6]),
        .I1(a_mux_out[6]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_291_n_1));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_295
       (.I0(b_mux_out[5]),
        .I1(a_mux_out[5]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_295_n_1));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    mem_reg_0_0_i_299
       (.I0(data1[4]),
        .I1(\alu_register_q[31]_i_6_0 [1]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_299_n_1));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    mem_reg_0_0_i_2__0
       (.I0(mem_reg_0_0_i_19_n_1),
        .I1(mem_reg_0_0_i_20_n_1),
        .I2(mem_reg_0_0_i_21_n_1),
        .I3(mem_reg_3_3),
        .I4(mem_reg_3_3_0),
        .I5(mem_reg_0_0_i_108),
        .O(addra[1]));
  LUT6 #(
    .INIT(64'hFFFFFEEAFFFFAEEA)) 
    mem_reg_0_0_i_30
       (.I0(mem_reg_0_0_i_120_n_1),
        .I1(\alu_sel_reg[0]_0 ),
        .I2(a_mux_out[13]),
        .I3(b_mux_out[13]),
        .I4(mem_reg_3_3_6),
        .I5(mem_reg_0_0_i_125_n_1),
        .O(\pc_decode_register_q_reg[13] ));
  LUT4 #(
    .INIT(16'h0200)) 
    mem_reg_0_0_i_303
       (.I0(\instruction_decode_register_q_reg[5] [1]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_303_n_1));
  LUT5 #(
    .INIT(32'h00020000)) 
    mem_reg_0_0_i_304
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(data1[3]),
        .O(mem_reg_0_0_i_304_n_1));
  LUT5 #(
    .INIT(32'h00020000)) 
    mem_reg_0_0_i_310
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [3]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(data1[2]),
        .O(mem_reg_0_0_i_310_n_1));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    mem_reg_0_0_i_314
       (.I0(mem_reg_0_0_i_326_n_1),
        .I1(\alu_sel_reg[0]_3 [12]),
        .I2(mem_reg_0_0_i_70__0[9]),
        .I3(mem_reg_0_0_i_327_n_1),
        .I4(mem_reg_0_0_i_71__0_n_1),
        .I5(\instruction_execute_register_q_reg[11] ),
        .O(rs1_mux2_sel[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    mem_reg_0_0_i_315
       (.I0(mem_reg_0_0_i_326_n_1),
        .I1(mem_reg_0_0_i_328_n_1),
        .I2(mem_reg_0_0_i_327_n_1),
        .I3(\instruction_execute_register_q_reg[11] ),
        .I4(mem_reg_0_0_i_329_n_1),
        .I5(mem_reg_0_0_i_71__0_n_1),
        .O(rs1_mux2_sel[0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_326
       (.I0(mem_reg_0_0_i_70__0[8]),
        .I1(\alu_sel_reg[0]_3 [11]),
        .O(mem_reg_0_0_i_326_n_1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_0_0_i_327
       (.I0(\alu_sel_reg[0]_3 [8]),
        .I1(mem_reg_0_0_i_70__0[5]),
        .I2(mem_reg_0_0_i_70__0[6]),
        .I3(\alu_sel_reg[0]_3 [9]),
        .I4(mem_reg_0_0_i_70__0[7]),
        .I5(\alu_sel_reg[0]_3 [10]),
        .O(mem_reg_0_0_i_327_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_328
       (.I0(mem_reg_0_0_i_70__0[9]),
        .I1(\alu_sel_reg[0]_3 [12]),
        .O(mem_reg_0_0_i_328_n_1));
  LUT4 #(
    .INIT(16'h0002)) 
    mem_reg_0_0_i_329
       (.I0(mem_reg_0_0_i_70__0[3]),
        .I1(mem_reg_0_0_i_70__0[0]),
        .I2(mem_reg_0_0_i_70__0[1]),
        .I3(mem_reg_0_0_i_70__0[2]),
        .O(mem_reg_0_0_i_329_n_1));
  LUT6 #(
    .INIT(64'hAAEEAAEEAAEAAAAA)) 
    mem_reg_0_0_i_36
       (.I0(mem_reg_0_0_i_133_n_1),
        .I1(\alu_sel_reg[1]_1 ),
        .I2(\instruction_decode_register_q_reg[5] [0]),
        .I3(b_mux_out[2]),
        .I4(mem_reg_3_3_1),
        .I5(mem_reg_3_3_2),
        .O(mem_reg_0_0_i_135));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_37
       (.I0(b_mux_out[12]),
        .I1(a_mux_out[12]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\pc_decode_register_q_reg[12] ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    mem_reg_0_0_i_40
       (.I0(imm_gen_out),
        .I1(rs2_mux2_out),
        .I2(b_sel),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_sel_reg[1]_1 ),
        .O(\instruction_decode_register_q_reg[17]_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    mem_reg_0_0_i_42
       (.I0(b_mux_out[2]),
        .I1(\instruction_decode_register_q_reg[5] [0]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [2]),
        .I4(\instruction_decode_register_q_reg[5] [3]),
        .O(\alu_sel_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    mem_reg_0_0_i_45
       (.I0(mem_reg_0_0_i_150_n_1),
        .I1(mem_reg_0_0_i_151_n_1),
        .I2(\instruction_decode_register_q_reg[17]_0 ),
        .I3(mem_reg_0_0_1),
        .I4(mem_reg_0_0_i_97),
        .I5(\alu_register_q_reg[7] ),
        .O(mem_reg_0_0_i_153));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_48__0
       (.I0(Q[4]),
        .I1(\rs1_register_q_reg[0] ),
        .O(\pc_register_q_reg[16] ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    mem_reg_0_0_i_50
       (.I0(mem_reg_0_0_i_158_n_1),
        .I1(mem_reg_0_0_i_97),
        .I2(mem_reg_3_3_3),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[10]),
        .I5(b_mux_out[10]),
        .O(\pc_decode_register_q_reg[10] ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    mem_reg_0_0_i_54
       (.I0(mem_reg_0_0_i_165_n_1),
        .I1(mem_reg_0_0_i_97),
        .I2(\alu_register_q_reg[5]_0 ),
        .I3(\alu_sel_reg[0]_0 ),
        .I4(a_mux_out[9]),
        .I5(b_mux_out[9]),
        .O(\pc_decode_register_q_reg[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_56
       (.I0(\alu_sel_reg[3]_1 ),
        .I1(b_mux_out[4]),
        .O(mem_reg_0_0_i_43));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_58
       (.I0(\alu_register_q[31]_i_6_0 [2]),
        .I1(data1[8]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\alu_sel_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000E00000A080)) 
    mem_reg_0_0_i_59
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(\instruction_decode_register_q_reg[28] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_60__0
       (.I0(Q[3]),
        .I1(\rs2_register_q[31]_i_5_0 ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    mem_reg_0_0_i_61
       (.I0(mem_reg_0_0_i_177_n_1),
        .I1(\alu_register_q_reg[5] ),
        .I2(\alu_sel_reg[3]_1 ),
        .I3(\alu_register_q_reg[7] ),
        .I4(\alu_sel_reg[3]_2 ),
        .I5(mem_reg_3_3_5),
        .O(mem_reg_0_0_i_144));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_61__0
       (.I0(Q[2]),
        .I1(\rs2_register_q_reg[0]_0 ),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_0_i_62
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .O(\alu_sel_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_62__0
       (.I0(Q[1]),
        .I1(\rs2_register_q_reg[0] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_63__0
       (.I0(Q[0]),
        .I1(mem_reg_0_0_i_41),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    mem_reg_0_0_i_65__0
       (.I0(mem_reg_0_0_i_71__0_n_1),
        .I1(\instruction_execute_register_q_reg[11] ),
        .I2(mem_reg_0_0_i_72__0_n_1),
        .I3(\instruction_decode_register_q_reg[20] ),
        .O(rs2_mux2_sel[1]));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    mem_reg_0_0_i_66
       (.I0(mem_reg_0_0_i_185_n_1),
        .I1(\alu_register_q_reg[5] ),
        .I2(\alu_sel_reg[3]_1 ),
        .I3(mem_reg_3_3_3),
        .I4(\alu_sel_reg[3]_2 ),
        .I5(mem_reg_3_3_4),
        .O(mem_reg_0_0_i_155));
  LUT6 #(
    .INIT(64'h0000000045440000)) 
    mem_reg_0_0_i_66__0
       (.I0(\instruction_execute_register_q_reg[11] ),
        .I1(\instruction_execute_register_q_reg[4] ),
        .I2(mem_reg_0_0_i_70__0[3]),
        .I3(mem_reg_0_0_i_70__0[4]),
        .I4(mem_reg_0_0_i_72__0_n_1),
        .I5(\instruction_decode_register_q_reg[20] ),
        .O(rs2_mux2_sel[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_0_i_67__0
       (.I0(mem_reg_0_0_i_70__0[2]),
        .I1(mem_reg_0_0_i_70__0[1]),
        .I2(mem_reg_0_0_i_70__0[0]),
        .O(\instruction_execute_register_q_reg[4] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    mem_reg_0_0_i_68__0
       (.I0(mem_reg_0_0_i_70__0[9]),
        .I1(mem_reg_0_0_i_70__0[7]),
        .I2(mem_reg_0_0_i_70__0[5]),
        .I3(mem_reg_0_0_i_70__0[6]),
        .I4(mem_reg_0_0_i_70__0[8]),
        .O(\instruction_execute_register_q_reg[11] ));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    mem_reg_0_0_i_70
       (.I0(mem_reg_0_0_i_191_n_1),
        .I1(\alu_register_q_reg[5] ),
        .I2(\alu_sel_reg[3]_1 ),
        .I3(\alu_register_q_reg[5]_0 ),
        .I4(\alu_sel_reg[3]_2 ),
        .I5(\alu_register_q_reg[5]_1 ),
        .O(mem_reg_0_0_i_162));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_0_0_i_71__0
       (.I0(mem_reg_0_0_i_70__0[0]),
        .I1(mem_reg_0_0_i_70__0[1]),
        .I2(mem_reg_0_0_i_70__0[2]),
        .I3(mem_reg_0_0_i_70__0[3]),
        .I4(mem_reg_0_0_i_70__0[4]),
        .O(mem_reg_0_0_i_71__0_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_0_0_i_72__0
       (.I0(\alu_sel_reg[0]_3 [15]),
        .I1(mem_reg_0_0_i_70__0[7]),
        .I2(\alu_sel_reg[0]_3 [14]),
        .I3(mem_reg_0_0_i_70__0[6]),
        .O(mem_reg_0_0_i_72__0_n_1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_0_0_i_73__0
       (.I0(\alu_sel_reg[0]_3 [13]),
        .I1(mem_reg_0_0_i_70__0[5]),
        .I2(mem_reg_0_0_i_70__0[9]),
        .I3(\alu_sel_reg[0]_3 [17]),
        .I4(mem_reg_0_0_i_70__0[8]),
        .I5(\alu_sel_reg[0]_3 [16]),
        .O(\instruction_decode_register_q_reg[20] ));
  LUT6 #(
    .INIT(64'hEEEEFEEEEEEEEEEE)) 
    mem_reg_0_0_i_74
       (.I0(mem_reg_0_0_i_197_n_1),
        .I1(mem_reg_2_2),
        .I2(b_mux_out[2]),
        .I3(\alu_sel_reg[1]_1 ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(mem_reg_2_2_0),
        .O(mem_reg_0_0_i_74_n_1));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    mem_reg_0_0_i_78
       (.I0(mem_reg_0_0_i_203_n_1),
        .I1(mem_reg_0_0_i_97_0),
        .I2(mem_reg_3_3_5),
        .I3(b_mux_out[3]),
        .I4(a_mux_out[3]),
        .I5(mem_reg_0_0_i_125_n_1),
        .O(\pc_decode_register_q_reg[3] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    mem_reg_0_0_i_83
       (.I0(mem_reg_0_0_i_212_n_1),
        .I1(mem_reg_0_0_i_97_0),
        .I2(mem_reg_3_3_4),
        .I3(b_mux_out[2]),
        .I4(a_mux_out[2]),
        .I5(mem_reg_0_0_i_125_n_1),
        .O(\pc_decode_register_q_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    mem_reg_0_0_i_88
       (.I0(\alu_register_q[31]_i_6_0 [9]),
        .I1(data1[15]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [3]),
        .I4(\instruction_decode_register_q_reg[5] [2]),
        .I5(\instruction_decode_register_q_reg[5] [0]),
        .O(mem_reg_0_0_i_88_n_1));
  LUT6 #(
    .INIT(64'h00000C000E000000)) 
    mem_reg_0_0_i_89
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\instruction_decode_register_q_reg[5] [3]),
        .O(mem_reg_0_0_i_89_n_1));
  LUT5 #(
    .INIT(32'h00001000)) 
    mem_reg_0_0_i_90
       (.I0(\instruction_decode_register_q_reg[5] [0]),
        .I1(\instruction_decode_register_q_reg[5] [3]),
        .I2(\instruction_decode_register_q_reg[5] [2]),
        .I3(\instruction_decode_register_q_reg[5] [1]),
        .I4(b_mux_out[2]),
        .O(mem_reg_0_0_i_75));
  LUT6 #(
    .INIT(64'hEAFFFFC0EAC0C0C0)) 
    mem_reg_0_0_i_93
       (.I0(mem_reg_0_0_i_125_n_1),
        .I1(\alu_register_q[16]_i_6_0 ),
        .I2(\instruction_decode_register_q_reg[17]_0 ),
        .I3(b_mux_out[15]),
        .I4(a_mux_out[15]),
        .I5(\alu_sel_reg[0]_0 ),
        .O(mem_reg_0_0_i_93_n_1));
  LUT5 #(
    .INIT(32'h53000000)) 
    mem_reg_0_0_i_94
       (.I0(imm_gen_out),
        .I1(rs2_mux2_out),
        .I2(b_sel),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(\alu_sel_reg[1]_1 ),
        .O(\instruction_decode_register_q_reg[17] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    mem_reg_0_0_i_96
       (.I0(\instruction_decode_register_q_reg[5] [3]),
        .I1(\instruction_decode_register_q_reg[5] [2]),
        .I2(\instruction_decode_register_q_reg[5] [1]),
        .I3(\instruction_decode_register_q_reg[5] [0]),
        .I4(b_mux_out[2]),
        .I5(b_mux_out[4]),
        .O(mem_reg_0_0_i_43_0));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    mem_reg_2_2_i_3
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(addra[0]));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    mem_reg_2_2_i_3__0
       (.I0(mem_reg_0_0_i_74_n_1),
        .I1(b_mux_out[2]),
        .I2(\alu_sel_reg[1]_1 ),
        .I3(\alu_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] [0]),
        .I5(\alu_register_q_reg[4]_0 ),
        .O(addr));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc_register_q[20]_i_4 
       (.I0(Q[7]),
        .I1(\rs1_register_q[31]_i_5_0 ),
        .O(\pc_register_q_reg[19] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc_register_q[20]_i_5 
       (.I0(Q[6]),
        .I1(\pc_register_q_reg[20]_i_2 ),
        .O(\pc_register_q_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[20]_i_6 
       (.I0(Q[5]),
        .I1(\rs1_register_q_reg[0]_0 ),
        .O(\pc_register_q_reg[19] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h66666666666F6666)) 
    \rs1_register_q[31]_i_10 
       (.I0(\rs1_register_q[31]_i_5_0 ),
        .I1(mem_reg_0_0_i_70__0[9]),
        .I2(mem_reg_0_0_i_70__0[1]),
        .I3(mem_reg_0_0_i_70__0[2]),
        .I4(mem_reg_0_0_i_70__0[3]),
        .I5(mem_reg_0_0_i_70__0[0]),
        .O(\rs1_register_q[31]_i_10_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFBEBEFF)) 
    \rs1_register_q[31]_i_11 
       (.I0(\rs2_register_q[31]_i_5_1 ),
        .I1(mem_reg_0_0_i_70__0[8]),
        .I2(\pc_register_q_reg[20]_i_2 ),
        .I3(mem_reg_0_0_i_70__0[5]),
        .I4(\rs1_register_q[31]_i_5_1 ),
        .O(\rs1_register_q[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000141400)) 
    \rs1_register_q[31]_i_5 
       (.I0(\rs1_register_q[31]_i_10_n_1 ),
        .I1(\rs1_register_q_reg[0]_0 ),
        .I2(mem_reg_0_0_i_70__0[7]),
        .I3(\rs1_register_q_reg[0] ),
        .I4(mem_reg_0_0_i_70__0[6]),
        .I5(\rs1_register_q[31]_i_11_n_1 ),
        .O(rs1_mux_sel));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0010)) 
    \rs2_register_q[31]_i_10 
       (.I0(mem_reg_0_0_i_70__0[1]),
        .I1(mem_reg_0_0_i_70__0[2]),
        .I2(mem_reg_0_0_i_70__0[3]),
        .I3(mem_reg_0_0_i_70__0[0]),
        .I4(\rs2_register_q[31]_i_5_0 ),
        .I5(mem_reg_0_0_i_70__0[9]),
        .O(\rs2_register_q[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFEBEBFF)) 
    \rs2_register_q[31]_i_11 
       (.I0(\rs2_register_q[31]_i_5_1 ),
        .I1(mem_reg_0_0_i_70__0[6]),
        .I2(mem_reg_0_0_i_41),
        .I3(mem_reg_0_0_i_70__0[5]),
        .I4(\rs2_register_q[31]_i_5_2 ),
        .O(\rs2_register_q[31]_i_11_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0000000014000014)) 
    \rs2_register_q[31]_i_5 
       (.I0(\rs2_register_q[31]_i_10_n_1 ),
        .I1(\rs2_register_q_reg[0] ),
        .I2(mem_reg_0_0_i_70__0[7]),
        .I3(\rs2_register_q_reg[0]_0 ),
        .I4(mem_reg_0_0_i_70__0[8]),
        .I5(\rs2_register_q[31]_i_11_n_1 ),
        .O(rs2_mux_sel));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    wf_jal_i_1
       (.I0(\alu_sel_reg[0]_3 [4]),
        .I1(\alu_sel_reg[0]_3 [0]),
        .I2(\alu_sel_reg[0]_3 [3]),
        .I3(\alu_sel_reg[0]_3 [1]),
        .I4(\alu_sel_reg[0]_3 [2]),
        .I5(wf_br_taken),
        .O(nop_mux_sel));
endmodule

module bios_mem
   (D,
    out,
    douta_reg_0_0,
    douta_reg_0_1,
    S,
    \pc_register_q_reg[15] ,
    \pc_register_q_reg[8] ,
    \pc_register_q_reg[31] ,
    \pc_register_q_reg[28] ,
    \pc_register_q_reg[24] ,
    \pc_register_q_reg[20] ,
    \instruction_decode_register_q_reg[2] ,
    bios_doutb,
    doutb,
    Q,
    nop_mux_sel,
    douta_reg_0_2,
    cpu_clk,
    RDEN,
    bios_enb,
    sel,
    addra,
    ADDRBWRADDR,
    douta_reg_1_0);
  output [2:0]D;
  output [29:0]out;
  output douta_reg_0_0;
  output douta_reg_0_1;
  output [3:0]S;
  output [2:0]\pc_register_q_reg[15] ;
  output [3:0]\pc_register_q_reg[8] ;
  output [2:0]\pc_register_q_reg[31] ;
  output [3:0]\pc_register_q_reg[28] ;
  output [3:0]\pc_register_q_reg[24] ;
  output [0:0]\pc_register_q_reg[20] ;
  output \instruction_decode_register_q_reg[2] ;
  output [31:0]bios_doutb;
  input [18:0]doutb;
  input [22:0]Q;
  input nop_mux_sel;
  input [3:0]douta_reg_0_2;
  input cpu_clk;
  input RDEN;
  input bios_enb;
  input [10:0]sel;
  input [6:0]addra;
  input [3:0]ADDRBWRADDR;
  input [3:0]douta_reg_1_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [22:0]Q;
  wire RDEN;
  wire [3:0]S;
  wire [6:0]addra;
  wire [1:0]bios_douta;
  wire [31:0]bios_doutb;
  wire bios_enb;
  wire cpu_clk;
  wire douta_reg_0_0;
  wire douta_reg_0_1;
  wire [3:0]douta_reg_0_2;
  wire [3:0]douta_reg_1_0;
  wire [18:0]doutb;
  wire \instruction_decode_register_q_reg[2] ;
  wire nop_mux_sel;
  wire [29:0]out;
  wire [2:0]\pc_register_q_reg[15] ;
  wire [0:0]\pc_register_q_reg[20] ;
  wire [3:0]\pc_register_q_reg[24] ;
  wire [3:0]\pc_register_q_reg[28] ;
  wire [2:0]\pc_register_q_reg[31] ;
  wire [3:0]\pc_register_q_reg[8] ;
  wire [10:0]sel;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'hF05C)) 
    bios_ena_i_10
       (.I0(out[29]),
        .I1(doutb[18]),
        .I2(Q[21]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[31] [1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_11
       (.I0(Q[20]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[31] [0]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_12
       (.I0(Q[19]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[28] [3]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_13
       (.I0(Q[18]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[28] [2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_14
       (.I0(Q[17]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[28] [1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_15
       (.I0(Q[16]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[28] [0]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    bios_ena_i_9
       (.I0(Q[22]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[31] [2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "cpu/bios_mem/douta_reg_0" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h10EF04B327832703006F26232C232E230413222324232623011300EF01130137),
    .INIT_01(256'h2403208385132783802307B3278327036AE32783270326238793278380230793),
    .INIT_02(256'h470303A3079310EF006F26232A232C232E230413242326230113806701132483),
    .INIT_03(256'h05131517262387932783802307B327832703006F10EF05139863278312630793),
    .INIT_04(256'h006F2783802307B3278327031E634703C78307B327832703006F2423006F10EF),
    .INIT_05(256'h2623879327838023470307B3278327039AE3C78307B327832703242387932783),
    .INIT_06(256'h2E230113806701132403208385132783802307B327038793278364E327832703),
    .INIT_07(256'h222307B32783971327832423F0EF851305930793006F26232423262304132C23),
    .INIT_08(256'h2403208300130013E6E3270397932783262387932783A0232783071300EF2503),
    .INIT_09(256'h059306131617079300EF0513151700EF0513151704132C232E23011380670113),
    .INIT_0A(256'h0793F0EF851305930613161707939263079300EF2503859315972623F0EF8513),
    .INIT_0B(256'hF0EF25032583202300EF85130793F0EF85130593061316170793222300EF8513),
    .INIT_0C(256'h00EF85130793F0EF851305930613161707939063079300EF250385931597F06F),
    .INIT_0D(256'h05930613161707939C63079300EF250385931597F06F80E72783242327832623),
    .INIT_0E(256'h00EF8513079300EF2503859306130793282327832A2300EF85130793F0EF8513),
    .INIT_0F(256'h00EF0513151700EF8513079300EF8513059306130713A783278300EF05131517),
    .INIT_10(256'h00EF85130793F0EF851305930613161707939063079300EF250385931597F06F),
    .INIT_11(256'hD783278300EF0513151700EF8513079300EF25038593061307932C2327832E23),
    .INIT_12(256'h85931597F06F00EF0513151700EF8513079300EF8513059306130713D7939793),
    .INIT_13(256'h20232783222300EF85130793F0EF851305930613161707939E63079300EF2503),
    .INIT_14(256'h06130713F793C783278300EF0513151700EF8513079300EF2503859306130793),
    .INIT_15(256'h9663079300EF250385931597F06F00EF0513151700EF8513079300EF85130593),
    .INIT_16(256'hF0EF85130593061316170793282300EF85130793F0EF85130593061316170793),
    .INIT_17(256'h9863079300EF250385931597F06FA0232703278324232783262300EF85130793),
    .INIT_18(256'h851305930613161707931F23079300EF85130793F0EF85130593061316170793),
    .INIT_19(256'h079300EF250385931597F06F9023570327832A2327832C2300EF85130793F0EF),
    .INIT_1A(256'h059306131617079305A3079300EF85130793F0EF851305930613161707939863),
    .INIT_1B(256'h250300EF05131517F06F80234703278320232783222300EF85130793F0EF8513),
    .INIT_1C(256'hC70307B327832703006F242307A32E23041326230113F06F00EF0513151700EF),
    .INIT_1D(256'hF71307B3F79397934783F71397934783E2630793C70307B327832703FE630793),
    .INIT_1E(256'h27832703EC630793270324238793278307A38793F79307B3C78387B327832683),
    .INIT_1F(256'h2703006F242317232E230413262301138067011324038513478394E3C78307B3),
    .INIT_20(256'h57835713971397935783EA630793C70307B327832703F6630793C70307B32783),
    .INIT_21(256'h278317238793D793979387B34703873327032683D793979307B3D79397939793),
    .INIT_22(256'h0113806701132403851357839CE3C78307B327832703EC630793270324238793),
    .INIT_23(256'hC70307B327832703F6630793C70307B327832703006F242326232E2304132623),
    .INIT_24(256'h879327832623879387B3470387332703268307B39793278397132783EA630793),
    .INIT_25(256'h26230113806701132403851327839CE3C78307B327832703EC63079327032423),
    .INIT_26(256'h0793C70307B327034783F4630793C70307B327034783006F072307A32E230413),
    .INIT_27(256'hC70307B32703478307A38793F79307B3C78387B326834783F71397934783E863),
    .INIT_28(256'h07B3C78387B326834783F71397934783E8630793C70307B327034783F4630793),
    .INIT_29(256'h4783E8630793C70307B327034783F4630793C70307B32703478307A38793F793),
    .INIT_2A(256'hEC630793470307238793478307A38793F79307B3C78387B326834783F7139793),
    .INIT_2B(256'h162317232E230413262301138067011324038513478392E3C78307B327034783),
    .INIT_2C(256'h979397935783EC630793C70307B327035783F8630793C70307B327035783006F),
    .INIT_2D(256'hF8630793C70307B32703578317238793D793979387B34703873326835703D793),
    .INIT_2E(256'h979387B34703873326835703D793979397935783EC630793C70307B327035783),
    .INIT_2F(256'h5783EC630793C70307B327035783F8630793C70307B32703578317238793D793),
    .INIT_30(256'h570316238793578317238793D793979387B34703873326835703D79397939793),
    .INIT_31(256'h2E230413262301138067011324038513578396E3C78307B327035783EC630793),
    .INIT_32(256'h2783E4630793C70307B327832703F0630793C70307B327832703006F24232623),
    .INIT_33(256'h27832703F0630793C70307B3278327032623879387B347038733270326839793),
    .INIT_34(256'h07B3278327032623879387B3470387332703268397932783E4630793C70307B3),
    .INIT_35(256'h87B3470387332703268397932783E4630793C70307B327832703F0630793C703),
    .INIT_36(256'h2403851327839EE3C78307B327832703EC630793270324238793278326238793),
    .INIT_37(256'h278326834703006F2423079326230FA32A232C23079304132623011380670113),
    .INIT_38(256'h77130713470307B327832703E0630793470303A3F793F79357B39793879387B3),
    .INIT_39(256'h87932783802377130713470307B327832703E06307934703F663079347038023),
    .INIT_3A(256'h0113240385132783802307B327832703ECE32703879327837A63278327032623),
    .INIT_3B(256'h87B3278326835703006F2423079326231F232A232C2307930413262301138067),
    .INIT_3C(256'h802377130713470307B327832703E0630793470303A3F793F79357B397938793),
    .INIT_3D(256'h262387932783802377130713470307B327832703E06307934703F66307934703),
    .INIT_3E(256'h80670113240385132783802307B327832703ECE32703879327837A6327832703),
    .INIT_3F(256'h27039793879307B327832703006F2423079326232A232C232E23041326230113),
    .INIT_40(256'h07934703802377130713470307B327832703E0630793470303A3F793F79357B3),
    .INIT_41(256'h27832703262387932783802377130713470307B327832703E06307934703F663),
    .INIT_42(256'h2623011380670113240385132783802307B327832703ECE32703879327837A63),
    .INIT_43(256'h2703006F07930663C78387B327832683C70307B32783270326232C232E230413),
    .INIT_44(256'h26230113806701132403851307930013F06F2623879327838A63C78307B32783),
    .INIT_45(256'h011324038513278392E3C78307B327832703262387932783006F26232E230413),
    .INIT_46(256'h0013A0234703879307B78AE3F793A78307B7001307A3079304132E2301138067),
    .INIT_47(256'hF0EF8513C78307B327032783006F26232E230413242326230113806701132403),
    .INIT_48(256'h2E23011380670113240320830013001396E3C78307B327032783262387932783),
    .INIT_49(256'h051305171A630793470307A3A783879307B78AE3F793A78307B7001304132C23),
    .INIT_4A(256'h07B7001304132E230113806701132403208385134783F0EF85134783006FF0EF),
    .INIT_4B(256'h002035310A0D08208067011324038513478307A3A783879307B78AE3F793A783),
    .INIT_4C(256'h6B6F64656E6765720D0A627368737773626C686C003A776C616A000069660D20),
    .INIT_4D(256'h00000000000000000000000000000000000000000000000000000A0D0D0A203A),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    douta_reg_0
       (.ADDRARDADDR({\<const1> ,sel,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,addra[6:2],ADDRBWRADDR[3],addra[1],ADDRBWRADDR[2:1],addra[0],ADDRBWRADDR[0],\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO({out[13:0],bios_douta}),
        .DOBDO(bios_doutb[15:0]),
        .ENARDEN(RDEN),
        .ENBWREN(bios_enb),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0001)) 
    douta_reg_0_i_6
       (.I0(douta_reg_0_2[0]),
        .I1(douta_reg_0_2[3]),
        .I2(douta_reg_0_2[1]),
        .I3(douta_reg_0_2[2]),
        .O(\instruction_decode_register_q_reg[2] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "cpu/bios_mem/douta_reg_1" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1FC000F7FEC4FDC40280FE04FCB4FCA40301029102810211FD012400FF011001),
    .INIT_01(256'h028102C10007FDC4000700F7FD84FDC4FCF7FD84FEC4FEF40017FEC400F40005),
    .INIT_02(256'hFE74FEF4000518800D40FE04FCC4FCB4FCA4030102810211FD01000003010241),
    .INIT_03(256'h1F850000FEF4FFF7FEC4000700F7FEC4FDC40A800B0002000007FEC404F70080),
    .INIT_04(256'h0680FDC4000700F7FEC4FDC400F7FE74000700F7FE84FD440400FE0407C00CC0),
    .INIT_05(256'hFEF40017FEC400E7FE7400F7FEC4FDC4FA07000700F7FE84FD44FEF40017FE84),
    .INIT_06(256'h0211FC0100000301028102C10007FDC4000700F7FDC4FFF7FD84F2F7FD84FEC4),
    .INIT_07(256'hFEF400F7FCC40027FEC4FEA4E29F00070080FD8404C0FE04FCB4FCA404010281),
    .INIT_08(256'h038103C100000000FAE7FC840027FEC4FEF40017FEC400E7FE44000526D0FE84),
    .INIT_09(256'h080008C60000F20476100945000076D009C500000E010C810C11F20100000401),
    .INIT_0A(256'h0005DD5F0007080005860000F204060700056210FEC407850000FEA4E09F0007),
    .INIT_0B(256'hEBDFFA44FA04FAA45D0000070005DADF0007080003060000F204FAA41AD00007),
    .INIT_0C(256'h135000070005D5DF00070800FE060000F204040700055A90FEC400850000F65F),
    .INIT_0D(256'h0800F8C60000F204080700055550FEC4FB850000F11F0007FA84FAF4FAC4FAA4),
    .INIT_0E(256'h6110000700054110FB4400070800F204FAF4FB44FAA40E1000070005D09F0007),
    .INIT_0F(256'h5D10F00500005DD0000700053DD0000700070800F2040007FB046050F5450000),
    .INIT_10(256'h035000070005C5DF00070800EE060000F2040A0700054A90FEC4F1450000E65F),
    .INIT_11(256'h0007FB845590EA8500005650000700053650FBC400070800F204FAF4FBC4FAA4),
    .INIT_12(256'hE6450000DB1F51D0E4C5000052900007000522D0000700070800F20401070107),
    .INIT_13(256'hFCF4FC44FCA4780000070005BA9F00070800E2C60000F204080700053F50FEC4),
    .INIT_14(256'h0800F2040FF70007FC044A50DF4500004B10000700052B10FC4400070800F204),
    .INIT_15(256'h060700053450FEC4DB850000D01F46D0D9C50000479000070005081000070007),
    .INIT_16(256'hAD1F00070800D5460000F204FCA46D0000070005AF9F00070800D7C60000F204),
    .INIT_17(256'h060700052C50FEC4D3C50000C81F00E7FD04FC84FCF4FCC4FCA46A8000070005),
    .INIT_18(256'h00070800CD060000F204FCF400054C8000070005A79F00070800CFC60000F204),
    .INIT_19(256'h00052410FEC4CBC50000BFDF00E7FDE4FD44FCF4FD84FCA4624000070005A4DF),
    .INIT_1A(256'h0800C4C60000F204FEF400052D40000700059F5F00070800C7860000F2040607),
    .INIT_1B(256'hFEC42D50C3C50000B79F00E7FEB4FE04FEF4FE44FEA45A00000700059C9F0007),
    .INIT_1C(256'h000700F7FE84FDC40800FE04FE04FCA403010281FD01B55F2C10C40500002CD0),
    .INIT_1D(256'h0FF700F70FF70017FEF40FF70037FEF404E70390000700F7FE84FDC404E702F0),
    .INIT_1E(256'hFE84FDC400E70020FE84FEF40017FE84FEF4FD070FF700F7000700F6FE84FDC4),
    .INIT_1F(256'hFDC40900FE04FE04FCA403010281FD010000030102C10007FEF4F607000700F7),
    .INIT_20(256'hFEE4010701070037FEE404E70390000700F7FE84FDC406E702F0000700F7FE84),
    .INIT_21(256'hFE84FEF4FD070107010700E7000700E6FE84FDC40107010700F7010701070017),
    .INIT_22(256'hFD010000030102C10007FEE4F407000700F7FE84FDC400E70040FE84FEF40017),
    .INIT_23(256'h000700F7FE84FDC404E702F0000700F7FE84FDC40700FE04FE04FCA403010281),
    .INIT_24(256'h0017FE84FEF4FD0700E7000700E6FE84FDC400F70017FEC40037FEC402E70390),
    .INIT_25(256'h0281FD010000030102C10007FEC4F607000700F7FE84FDC400E70080FE84FEF4),
    .INIT_26(256'h0390000700F7FDC4FEE404E702F0000700F7FDC4FEE41240FE04FE04FCA40301),
    .INIT_27(256'h000700F7FDC4FEE4FEF4FD070FF700F7000700F6FDC4FEE40FF70047FEF402E7),
    .INIT_28(256'h00F7000700F6FDC4FEE40FF70047FEF402E70660000700F7FDC4FEE404E70600),
    .INIT_29(256'hFEF402E70460000700F7FDC4FEE404E70400000700F7FDC4FEE4FEF4FA970FF7),
    .INIT_2A(256'h00E70010FEE4FEF40017FEE4FEF4FC970FF700F7000700F6FDC4FEE40FF70047),
    .INIT_2B(256'hFE04FE04FCA403010281FD010000030102C10007FEF4EC07000700F7FDC4FEE4),
    .INIT_2C(256'h01070047FEE402E70390000700F7FDC4FEC404E702F0000700F7FDC4FEC413C0),
    .INIT_2D(256'h04E70600000700F7FDC4FEC4FEF4FD070107010700E7000700E6FDC4FEC40107),
    .INIT_2E(256'h010700E7000700E6FDC4FEC4010701070047FEE402E70660000700F7FDC4FEC4),
    .INIT_2F(256'hFEE402E70460000700F7FDC4FEC404E70400000700F7FDC4FEC4FEF4FA970107),
    .INIT_30(256'hFEC4FEF40017FEC4FEF4FC970107010700E7000700E6FDC4FEC4010701070047),
    .INIT_31(256'hFCA403010281FD010000030102C10007FEE4EA07000700F7FDC4FEC400E70030),
    .INIT_32(256'hFEC402E70390000700F7FE84FDC404E702F0000700F7FE84FDC410C0FE04FE04),
    .INIT_33(256'hFE84FDC404E70600000700F7FE84FDC4FEF4FD0700E7000700E6FE84FDC40047),
    .INIT_34(256'h00F7FE84FDC4FEF4FA9700E7000700E6FE84FDC40047FEC402E70660000700F7),
    .INIT_35(256'h00E7000700E6FE84FDC40047FEC402E70460000700F7FE84FDC404E704000007),
    .INIT_36(256'h02C10007FEC4EC07000700F7FE84FDC400E70070FE84FEF40017FE84FEF4FC97),
    .INIT_37(256'hFEC4FE84FDF40940FEF40020FE04FCF4FCC4FCB4000503010281FD0100000301),
    .INIT_38(256'h0FF70307FE7400F7FEC4FD8402E70090FE74FEF400F70FF740F70027FFF740F6),
    .INIT_39(256'h0017FEC400E70FF70577FE7400F7FEC4FD8402E700F0FE7402E70090FE7400E7),
    .INIT_3A(256'h030102C10007FD84000700F7FEC4FD84F4E7FD440017FEC400F7FE84FEC4FEF4),
    .INIT_3B(256'h40F6FEC4FE84FDE40940FEF40040FE04FCF4FCC4FCB4000503010281FD010000),
    .INIT_3C(256'h00E70FF70307FE7400F7FEC4FD8402E70090FE74FEF400F70FF740F70027FFF7),
    .INIT_3D(256'hFEF40017FEC400E70FF70577FE7400F7FEC4FD8402E700F0FE7402E70090FE74),
    .INIT_3E(256'h0000030102C10007FD84000700F7FEC4FD84F4E7FD440017FEC400F7FE84FEC4),
    .INIT_3F(256'hFDC40027FFF740F7FEC4FE840940FEF40080FE04FCC4FCB4FCA403010281FD01),
    .INIT_40(256'h0090FE7400E70FF70307FE7400F7FEC4FD8402E70090FE74FEF400F70FF700F7),
    .INIT_41(256'hFE84FEC4FEF40017FEC400E70FF70577FE7400F7FEC4FD8402E700F0FE7402E7),
    .INIT_42(256'h0281FD010000030102C10007FD84000700F7FEC4FD84F4E7FD440017FEC400F7),
    .INIT_43(256'hFDC40300001000F7000700F6FEC4FD84000700F7FEC4FDC4FE04FCB4FCA40301),
    .INIT_44(256'h0281FD010000030102C1000700000000FB5FFEF40017FEC40007000700F7FEC4),
    .INIT_45(256'h030102C10007FEC4FE07000700F7FEC4FDC4FEF40017FEC40100FE04FCA40301),
    .INIT_46(256'h000000E7FEF400878000FE070017000780000000FEF4000502010081FE010000),
    .INIT_47(256'hF89F0007000700F7FDC4FEC40280FE04FCA4030102810211FD010000020101C1),
    .INIT_48(256'h0011FE0100000301028102C100000000FC07000700F7FDC4FEC4FEF40017FEC4),
    .INIT_49(256'h0D05000000F700D0FEF4FEF4000700478000FE07002700078000000002010081),
    .INIT_4A(256'h8000000002010081FE0100000201018101C10007FEF4EF5F0007FEF40100F4DF),
    .INIT_4B(256'h00003E31000000000000020101C10007FEF4FEF4000700478000FE0700270007),
    .INIT_4C(256'h6E6574207A696F636E550000000000000075007500000000006C0000656C0000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    douta_reg_1
       (.ADDRARDADDR({\<const1> ,sel,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,addra[6:2],douta_reg_1_0[3],addra[1],douta_reg_1_0[2:1],addra[0],douta_reg_1_0[0],\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(out[29:14]),
        .DOBDO(bios_doutb[31:16]),
        .ENARDEN(RDEN),
        .ENBWREN(bios_enb),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'hFFAC)) 
    \instruction_decode_register_q[0]_i_1 
       (.I0(bios_douta[0]),
        .I1(doutb[0]),
        .I2(Q[21]),
        .I3(nop_mux_sel),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFAC)) 
    \instruction_decode_register_q[1]_i_1 
       (.I0(bios_douta[1]),
        .I1(doutb[1]),
        .I2(Q[21]),
        .I3(nop_mux_sel),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFAC)) 
    \instruction_decode_register_q[4]_i_1 
       (.I0(out[2]),
        .I1(doutb[4]),
        .I2(Q[21]),
        .I3(nop_mux_sel),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_49__0
       (.I0(Q[10]),
        .I1(out[13]),
        .I2(doutb[10]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_50__0
       (.I0(Q[9]),
        .I1(out[12]),
        .I2(doutb[9]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_51__0
       (.I0(Q[8]),
        .I1(out[11]),
        .I2(doutb[8]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[15] [0]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_52__0
       (.I0(Q[7]),
        .I1(out[10]),
        .I2(doutb[7]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_53__0
       (.I0(Q[6]),
        .I1(out[18]),
        .I2(doutb[11]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_54__0
       (.I0(Q[5]),
        .I1(out[28]),
        .I2(doutb[17]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_55__0
       (.I0(Q[4]),
        .I1(out[27]),
        .I2(doutb[16]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_56__0
       (.I0(Q[3]),
        .I1(out[26]),
        .I2(doutb[15]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[8] [3]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_57__0
       (.I0(Q[2]),
        .I1(out[25]),
        .I2(doutb[14]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[8] [2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_58__0
       (.I0(Q[1]),
        .I1(out[24]),
        .I2(doutb[13]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[8] [1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    mem_reg_0_0_i_59__0
       (.I0(Q[0]),
        .I1(out[23]),
        .I2(doutb[12]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[8] [0]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    \pc_register_q[20]_i_3 
       (.I0(Q[11]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[20] ));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    \pc_register_q[24]_i_3 
       (.I0(Q[15]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[24] [3]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    \pc_register_q[24]_i_4 
       (.I0(Q[14]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[24] [2]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    \pc_register_q[24]_i_5 
       (.I0(Q[13]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[24] [1]));
  LUT5 #(
    .INIT(32'hAAAA665A)) 
    \pc_register_q[24]_i_6 
       (.I0(Q[12]),
        .I1(out[29]),
        .I2(doutb[18]),
        .I3(Q[21]),
        .I4(nop_mux_sel),
        .O(\pc_register_q_reg[24] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5F5F33FF)) 
    wf_jal_i_2
       (.I0(out[1]),
        .I1(doutb[3]),
        .I2(out[0]),
        .I3(doutb[2]),
        .I4(Q[21]),
        .I5(nop_mux_sel),
        .O(douta_reg_0_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5F5F33FF)) 
    wf_jal_i_3
       (.I0(out[3]),
        .I1(doutb[5]),
        .I2(out[4]),
        .I3(doutb[6]),
        .I4(Q[21]),
        .I5(nop_mux_sel),
        .O(douta_reg_0_1));
endmodule

module button_parser
   (buttons_pressed,
    cpu_reset,
    BUTTONS_IBUF,
    cpu_clk,
    cpu_clk_locked);
  output buttons_pressed;
  output cpu_reset;
  input [0:0]BUTTONS_IBUF;
  input cpu_clk;
  input cpu_clk_locked;

  wire [0:0]BUTTONS_IBUF;
  wire [0:0]async_signal_tmp2;
  wire buttons_pressed;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [0:0]debounced_signals;
  wire [0:0]rising_comd;
  wire [0:0]signal_in_d;

  debouncer button_debouncer
       (.async_signal_tmp2(async_signal_tmp2),
        .cpu_clk(cpu_clk),
        .debounced_signals(debounced_signals),
        .rising_comd(rising_comd),
        .signal_in_d(signal_in_d));
  edge_detector button_edge_detector
       (.buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .debounced_signals(debounced_signals),
        .rising_comd(rising_comd),
        .signal_in_d(signal_in_d));
  synchronizer__parameterized0 button_synchronizer
       (.BUTTONS_IBUF(BUTTONS_IBUF),
        .async_signal_tmp2(async_signal_tmp2),
        .cpu_clk(cpu_clk));
endmodule

module clocks
   (cpu_clk,
    cpu_clk_locked,
    clk_125mhz);
  output cpu_clk;
  output cpu_clk_locked;
  input clk_125mhz;

  wire \<const0> ;
  wire \<const1> ;
  wire clk_125mhz;
  wire cpu_clk;
  wire cpu_clk_int;
  wire cpu_clk_locked;
  wire cpu_clk_pll_fb_in;
  wire cpu_clk_pll_fb_out;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpu_clk_buf
       (.I(cpu_clk_int),
        .O(cpu_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpu_clk_f_buf
       (.I(cpu_clk_pll_fb_out),
        .O(cpu_clk_pll_fb_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(34),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(8.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(17),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(5),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_cpu_inst
       (.CLKFBIN(cpu_clk_pll_fb_in),
        .CLKFBOUT(cpu_clk_pll_fb_out),
        .CLKIN1(clk_125mhz),
        .CLKIN2(\<const0> ),
        .CLKINSEL(\<const1> ),
        .CLKOUT0(cpu_clk_int),
        .DADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DCLK(\<const0> ),
        .DEN(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DWE(\<const0> ),
        .LOCKED(cpu_clk_locked),
        .PWRDWN(\<const0> ),
        .RST(\<const0> ));
endmodule

module cpu
   (serial_out,
    n_0_2087_BUFG_inst_n_1,
    buttons_pressed,
    cpu_clk_locked,
    cpu_reset,
    cpu_clk,
    serial_in,
    E);
  output serial_out;
  output n_0_2087_BUFG_inst_n_1;
  input buttons_pressed;
  input cpu_clk_locked;
  input cpu_reset;
  input cpu_clk;
  input serial_in;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire VCC_2;
  wire [31:0]a_mux_out;
  wire [1:0]a_mux_sel;
  wire [31:0]addr_mux_out;
  wire [1:0]addr_mux_sel;
  wire [31:0]\alu/data0 ;
  wire [31:0]\alu/data1 ;
  wire \alu/data8 ;
  wire \alu/data9 ;
  wire [31:0]alu_register_q;
  wire [31:0]b_mux_out;
  wire b_mux_sel;
  wire [31:2]bios_douta;
  wire [31:0]bios_doutb;
  wire bios_ena__0;
  wire bios_enb;
  wire bios_mem_n_1;
  wire bios_mem_n_2;
  wire bios_mem_n_3;
  wire bios_mem_n_34;
  wire bios_mem_n_35;
  wire bios_mem_n_36;
  wire bios_mem_n_37;
  wire bios_mem_n_38;
  wire bios_mem_n_39;
  wire bios_mem_n_40;
  wire bios_mem_n_41;
  wire bios_mem_n_42;
  wire bios_mem_n_43;
  wire bios_mem_n_44;
  wire bios_mem_n_45;
  wire bios_mem_n_46;
  wire bios_mem_n_47;
  wire bios_mem_n_48;
  wire bios_mem_n_49;
  wire bios_mem_n_50;
  wire bios_mem_n_51;
  wire bios_mem_n_52;
  wire bios_mem_n_53;
  wire bios_mem_n_54;
  wire bios_mem_n_55;
  wire bios_mem_n_56;
  wire bios_mem_n_57;
  wire bios_mem_n_58;
  wire bios_mem_n_59;
  wire branch_comp_br_un;
  wire buttons_pressed;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire cycle_counter;
  wire \cycle_counter[0]_i_4_n_1 ;
  wire [31:0]cycle_counter_reg;
  wire \cycle_counter_reg[0]_i_2_n_1 ;
  wire \cycle_counter_reg[0]_i_2_n_5 ;
  wire \cycle_counter_reg[0]_i_2_n_6 ;
  wire \cycle_counter_reg[0]_i_2_n_7 ;
  wire \cycle_counter_reg[0]_i_2_n_8 ;
  wire \cycle_counter_reg[12]_i_1_n_1 ;
  wire \cycle_counter_reg[12]_i_1_n_5 ;
  wire \cycle_counter_reg[12]_i_1_n_6 ;
  wire \cycle_counter_reg[12]_i_1_n_7 ;
  wire \cycle_counter_reg[12]_i_1_n_8 ;
  wire \cycle_counter_reg[16]_i_1_n_1 ;
  wire \cycle_counter_reg[16]_i_1_n_5 ;
  wire \cycle_counter_reg[16]_i_1_n_6 ;
  wire \cycle_counter_reg[16]_i_1_n_7 ;
  wire \cycle_counter_reg[16]_i_1_n_8 ;
  wire \cycle_counter_reg[20]_i_1_n_1 ;
  wire \cycle_counter_reg[20]_i_1_n_5 ;
  wire \cycle_counter_reg[20]_i_1_n_6 ;
  wire \cycle_counter_reg[20]_i_1_n_7 ;
  wire \cycle_counter_reg[20]_i_1_n_8 ;
  wire \cycle_counter_reg[24]_i_1_n_1 ;
  wire \cycle_counter_reg[24]_i_1_n_5 ;
  wire \cycle_counter_reg[24]_i_1_n_6 ;
  wire \cycle_counter_reg[24]_i_1_n_7 ;
  wire \cycle_counter_reg[24]_i_1_n_8 ;
  wire \cycle_counter_reg[28]_i_1_n_5 ;
  wire \cycle_counter_reg[28]_i_1_n_6 ;
  wire \cycle_counter_reg[28]_i_1_n_7 ;
  wire \cycle_counter_reg[28]_i_1_n_8 ;
  wire \cycle_counter_reg[4]_i_1_n_1 ;
  wire \cycle_counter_reg[4]_i_1_n_5 ;
  wire \cycle_counter_reg[4]_i_1_n_6 ;
  wire \cycle_counter_reg[4]_i_1_n_7 ;
  wire \cycle_counter_reg[4]_i_1_n_8 ;
  wire \cycle_counter_reg[8]_i_1_n_1 ;
  wire \cycle_counter_reg[8]_i_1_n_5 ;
  wire \cycle_counter_reg[8]_i_1_n_6 ;
  wire \cycle_counter_reg[8]_i_1_n_7 ;
  wire \cycle_counter_reg[8]_i_1_n_8 ;
  wire [31:0]dmem_din;
  wire [31:0]dmem_dout;
  wire dmem_n_1;
  wire dmem_n_10;
  wire dmem_n_11;
  wire dmem_n_12;
  wire dmem_n_13;
  wire dmem_n_14;
  wire dmem_n_15;
  wire dmem_n_16;
  wire dmem_n_17;
  wire dmem_n_18;
  wire dmem_n_19;
  wire dmem_n_2;
  wire dmem_n_20;
  wire dmem_n_21;
  wire dmem_n_22;
  wire dmem_n_23;
  wire dmem_n_24;
  wire dmem_n_25;
  wire dmem_n_26;
  wire dmem_n_27;
  wire dmem_n_28;
  wire dmem_n_29;
  wire dmem_n_3;
  wire dmem_n_30;
  wire dmem_n_31;
  wire dmem_n_32;
  wire dmem_n_33;
  wire dmem_n_34;
  wire dmem_n_35;
  wire dmem_n_36;
  wire dmem_n_37;
  wire dmem_n_38;
  wire dmem_n_39;
  wire dmem_n_4;
  wire dmem_n_40;
  wire dmem_n_41;
  wire dmem_n_42;
  wire dmem_n_43;
  wire dmem_n_44;
  wire dmem_n_45;
  wire dmem_n_46;
  wire dmem_n_47;
  wire dmem_n_48;
  wire dmem_n_52;
  wire dmem_n_8;
  wire dmem_n_9;
  wire \dmem_we_reg[0]_rep__0_n_1 ;
  wire \dmem_we_reg[0]_rep__1_n_1 ;
  wire \dmem_we_reg[0]_rep__2_n_1 ;
  wire \dmem_we_reg[0]_rep_n_1 ;
  wire \dmem_we_reg[1]_rep__0_n_1 ;
  wire \dmem_we_reg[1]_rep__1_n_1 ;
  wire \dmem_we_reg[1]_rep__2_n_1 ;
  wire \dmem_we_reg[1]_rep_n_1 ;
  wire \dmem_we_reg[2]_rep__0_n_1 ;
  wire \dmem_we_reg[2]_rep__1_n_1 ;
  wire \dmem_we_reg[2]_rep__2_n_1 ;
  wire \dmem_we_reg[2]_rep_n_1 ;
  wire \dmem_we_reg[3]_rep__0_n_1 ;
  wire \dmem_we_reg[3]_rep__1_n_1 ;
  wire \dmem_we_reg[3]_rep__2_n_1 ;
  wire \dmem_we_reg[3]_rep_n_1 ;
  wire [31:0]imem_dina;
  wire [31:0]imem_doutb;
  wire imem_ena;
  wire imem_n_1;
  wire imem_n_2;
  wire imem_n_3;
  wire imem_n_4;
  wire imem_n_5;
  wire imem_wea__0;
  wire [13:0]imm_gen_out;
  wire instruction_counter;
  wire \instruction_counter[0]_i_10_n_1 ;
  wire \instruction_counter[0]_i_3_n_1 ;
  wire \instruction_counter[0]_i_4_n_1 ;
  wire \instruction_counter[0]_i_5_n_1 ;
  wire \instruction_counter[0]_i_6_n_1 ;
  wire \instruction_counter[0]_i_7_n_1 ;
  wire \instruction_counter[0]_i_8_n_1 ;
  wire \instruction_counter[0]_i_9_n_1 ;
  wire [31:0]instruction_counter_reg;
  wire \instruction_counter_reg[0]_i_2_n_1 ;
  wire \instruction_counter_reg[0]_i_2_n_5 ;
  wire \instruction_counter_reg[0]_i_2_n_6 ;
  wire \instruction_counter_reg[0]_i_2_n_7 ;
  wire \instruction_counter_reg[0]_i_2_n_8 ;
  wire \instruction_counter_reg[12]_i_1_n_1 ;
  wire \instruction_counter_reg[12]_i_1_n_5 ;
  wire \instruction_counter_reg[12]_i_1_n_6 ;
  wire \instruction_counter_reg[12]_i_1_n_7 ;
  wire \instruction_counter_reg[12]_i_1_n_8 ;
  wire \instruction_counter_reg[16]_i_1_n_1 ;
  wire \instruction_counter_reg[16]_i_1_n_5 ;
  wire \instruction_counter_reg[16]_i_1_n_6 ;
  wire \instruction_counter_reg[16]_i_1_n_7 ;
  wire \instruction_counter_reg[16]_i_1_n_8 ;
  wire \instruction_counter_reg[20]_i_1_n_1 ;
  wire \instruction_counter_reg[20]_i_1_n_5 ;
  wire \instruction_counter_reg[20]_i_1_n_6 ;
  wire \instruction_counter_reg[20]_i_1_n_7 ;
  wire \instruction_counter_reg[20]_i_1_n_8 ;
  wire \instruction_counter_reg[24]_i_1_n_1 ;
  wire \instruction_counter_reg[24]_i_1_n_5 ;
  wire \instruction_counter_reg[24]_i_1_n_6 ;
  wire \instruction_counter_reg[24]_i_1_n_7 ;
  wire \instruction_counter_reg[24]_i_1_n_8 ;
  wire \instruction_counter_reg[28]_i_1_n_5 ;
  wire \instruction_counter_reg[28]_i_1_n_6 ;
  wire \instruction_counter_reg[28]_i_1_n_7 ;
  wire \instruction_counter_reg[28]_i_1_n_8 ;
  wire \instruction_counter_reg[4]_i_1_n_1 ;
  wire \instruction_counter_reg[4]_i_1_n_5 ;
  wire \instruction_counter_reg[4]_i_1_n_6 ;
  wire \instruction_counter_reg[4]_i_1_n_7 ;
  wire \instruction_counter_reg[4]_i_1_n_8 ;
  wire \instruction_counter_reg[8]_i_1_n_1 ;
  wire \instruction_counter_reg[8]_i_1_n_5 ;
  wire \instruction_counter_reg[8]_i_1_n_6 ;
  wire \instruction_counter_reg[8]_i_1_n_7 ;
  wire \instruction_counter_reg[8]_i_1_n_8 ;
  wire \instruction_decode_register_q_reg_n_1_[0] ;
  wire \instruction_decode_register_q_reg_n_1_[10] ;
  wire \instruction_decode_register_q_reg_n_1_[11] ;
  wire \instruction_decode_register_q_reg_n_1_[12] ;
  wire \instruction_decode_register_q_reg_n_1_[13] ;
  wire \instruction_decode_register_q_reg_n_1_[14] ;
  wire \instruction_decode_register_q_reg_n_1_[15] ;
  wire \instruction_decode_register_q_reg_n_1_[16] ;
  wire \instruction_decode_register_q_reg_n_1_[17] ;
  wire \instruction_decode_register_q_reg_n_1_[18] ;
  wire \instruction_decode_register_q_reg_n_1_[19] ;
  wire \instruction_decode_register_q_reg_n_1_[1] ;
  wire \instruction_decode_register_q_reg_n_1_[20] ;
  wire \instruction_decode_register_q_reg_n_1_[21] ;
  wire \instruction_decode_register_q_reg_n_1_[22] ;
  wire \instruction_decode_register_q_reg_n_1_[23] ;
  wire \instruction_decode_register_q_reg_n_1_[24] ;
  wire \instruction_decode_register_q_reg_n_1_[25] ;
  wire \instruction_decode_register_q_reg_n_1_[26] ;
  wire \instruction_decode_register_q_reg_n_1_[27] ;
  wire \instruction_decode_register_q_reg_n_1_[28] ;
  wire \instruction_decode_register_q_reg_n_1_[29] ;
  wire \instruction_decode_register_q_reg_n_1_[30] ;
  wire \instruction_decode_register_q_reg_n_1_[31] ;
  wire \instruction_decode_register_q_reg_n_1_[7] ;
  wire \instruction_decode_register_q_reg_n_1_[8] ;
  wire \instruction_decode_register_q_reg_n_1_[9] ;
  wire \instruction_execute_register_q_reg_n_1_[12] ;
  wire \instruction_execute_register_q_reg_n_1_[13] ;
  wire \instruction_execute_register_q_reg_n_1_[14] ;
  wire \instruction_execute_register_q_reg_n_1_[2] ;
  wire \instruction_execute_register_q_reg_n_1_[3] ;
  wire \instruction_execute_register_q_reg_n_1_[4] ;
  wire \instruction_execute_register_q_reg_n_1_[5] ;
  wire \instruction_execute_register_q_reg_n_1_[6] ;
  wire ldx_n_118;
  wire ldx_n_119;
  wire ldx_n_120;
  wire ldx_n_121;
  wire ldx_n_122;
  wire ldx_n_123;
  wire ldx_n_124;
  wire ldx_n_125;
  wire ldx_n_126;
  wire ldx_n_127;
  wire ldx_n_128;
  wire ldx_n_129;
  wire ldx_n_130;
  wire ldx_n_131;
  wire ldx_n_132;
  wire ldx_n_133;
  wire ldx_n_134;
  wire ldx_n_135;
  wire ldx_n_136;
  wire ldx_n_137;
  wire ldx_n_138;
  wire ldx_n_139;
  wire ldx_n_140;
  wire ldx_n_141;
  wire ldx_n_142;
  wire ldx_n_143;
  wire ldx_n_144;
  wire ldx_n_145;
  wire ldx_n_146;
  wire ldx_n_147;
  wire ldx_n_148;
  wire ldx_n_149;
  wire ldx_n_150;
  wire ldx_n_151;
  wire ldx_n_152;
  wire ldx_n_153;
  wire ldx_n_154;
  wire ldx_n_155;
  wire ldx_n_156;
  wire ldx_n_157;
  wire ldx_n_158;
  wire ldx_n_159;
  wire ldx_n_160;
  wire ldx_n_161;
  wire ldx_n_162;
  wire ldx_n_163;
  wire ldx_n_164;
  wire ldx_n_165;
  wire ldx_n_166;
  wire ldx_n_167;
  wire ldx_n_168;
  wire ldx_n_169;
  wire ldx_n_170;
  wire ldx_n_171;
  wire ldx_n_172;
  wire ldx_n_173;
  wire ldx_n_174;
  wire ldx_n_175;
  wire ldx_n_176;
  wire ldx_n_177;
  wire ldx_n_178;
  wire ldx_n_179;
  wire ldx_n_180;
  wire ldx_n_181;
  wire ldx_n_182;
  wire ldx_n_183;
  wire ldx_n_184;
  wire ldx_n_185;
  wire ldx_n_186;
  wire ldx_n_187;
  wire ldx_n_188;
  wire ldx_n_189;
  wire ldx_n_190;
  wire ldx_n_191;
  wire ldx_n_192;
  wire ldx_n_193;
  wire ldx_n_194;
  wire ldx_n_195;
  wire ldx_n_196;
  wire ldx_n_197;
  wire ldx_n_198;
  wire ldx_n_199;
  wire ldx_n_200;
  wire ldx_n_201;
  wire ldx_n_202;
  wire ldx_n_203;
  wire ldx_n_204;
  wire ldx_n_205;
  wire ldx_n_206;
  wire ldx_n_207;
  wire ldx_n_208;
  wire ldx_n_209;
  wire ldx_n_210;
  wire ldx_n_211;
  wire ldx_n_212;
  wire ldx_n_213;
  wire ldx_n_214;
  wire ldx_n_215;
  wire ldx_n_216;
  wire ldx_n_217;
  wire ldx_n_218;
  wire ldx_n_219;
  wire ldx_n_220;
  wire ldx_n_224;
  wire ldx_n_225;
  wire ldx_n_226;
  wire ldx_n_227;
  wire ldx_n_228;
  wire ldx_n_229;
  wire ldx_n_230;
  wire ldx_n_231;
  wire ldx_n_232;
  wire ldx_n_233;
  wire ldx_n_236;
  wire ldx_n_237;
  wire ldx_n_238;
  wire ldx_n_239;
  wire ldx_n_240;
  wire ldx_n_51;
  wire ldx_n_52;
  wire ldx_n_53;
  wire ldx_n_54;
  wire ldx_n_55;
  wire ldx_n_56;
  wire ldx_n_57;
  wire ldx_n_58;
  wire n_0_2087_BUFG_inst_n_1;
  wire nop_mux_n_25;
  wire nop_mux_n_26;
  wire nop_mux_n_27;
  wire nop_mux_n_28;
  wire nop_mux_n_29;
  wire nop_mux_n_30;
  wire nop_mux_n_31;
  wire nop_mux_n_32;
  wire nop_mux_n_33;
  wire nop_mux_n_34;
  wire nop_mux_n_35;
  wire nop_mux_n_36;
  wire nop_mux_n_37;
  wire nop_mux_n_38;
  wire nop_mux_n_39;
  wire nop_mux_n_40;
  wire nop_mux_n_41;
  wire nop_mux_n_42;
  wire nop_mux_n_43;
  wire nop_mux_n_44;
  wire nop_mux_n_45;
  wire nop_mux_n_46;
  wire [31:2]nop_mux_out;
  wire nop_mux_sel;
  wire on_chip_uart_n_10;
  wire on_chip_uart_n_11;
  wire on_chip_uart_n_12;
  wire on_chip_uart_n_13;
  wire on_chip_uart_n_14;
  wire on_chip_uart_n_15;
  wire on_chip_uart_n_6;
  wire on_chip_uart_n_7;
  wire on_chip_uart_n_8;
  wire on_chip_uart_n_9;
  wire [4:0]p_0_in;
  wire p_2_in;
  wire \pc_decode_register_q_reg_n_1_[0] ;
  wire \pc_decode_register_q_reg_n_1_[10] ;
  wire \pc_decode_register_q_reg_n_1_[11] ;
  wire \pc_decode_register_q_reg_n_1_[12] ;
  wire \pc_decode_register_q_reg_n_1_[13] ;
  wire \pc_decode_register_q_reg_n_1_[14] ;
  wire \pc_decode_register_q_reg_n_1_[15] ;
  wire \pc_decode_register_q_reg_n_1_[16] ;
  wire \pc_decode_register_q_reg_n_1_[17] ;
  wire \pc_decode_register_q_reg_n_1_[18] ;
  wire \pc_decode_register_q_reg_n_1_[19] ;
  wire \pc_decode_register_q_reg_n_1_[1] ;
  wire \pc_decode_register_q_reg_n_1_[20] ;
  wire \pc_decode_register_q_reg_n_1_[21] ;
  wire \pc_decode_register_q_reg_n_1_[22] ;
  wire \pc_decode_register_q_reg_n_1_[23] ;
  wire \pc_decode_register_q_reg_n_1_[24] ;
  wire \pc_decode_register_q_reg_n_1_[25] ;
  wire \pc_decode_register_q_reg_n_1_[26] ;
  wire \pc_decode_register_q_reg_n_1_[27] ;
  wire \pc_decode_register_q_reg_n_1_[28] ;
  wire \pc_decode_register_q_reg_n_1_[29] ;
  wire \pc_decode_register_q_reg_n_1_[2] ;
  wire \pc_decode_register_q_reg_n_1_[31] ;
  wire \pc_decode_register_q_reg_n_1_[3] ;
  wire \pc_decode_register_q_reg_n_1_[4] ;
  wire \pc_decode_register_q_reg_n_1_[5] ;
  wire \pc_decode_register_q_reg_n_1_[6] ;
  wire \pc_decode_register_q_reg_n_1_[7] ;
  wire \pc_decode_register_q_reg_n_1_[8] ;
  wire \pc_decode_register_q_reg_n_1_[9] ;
  wire [31:0]pc_execute_register_q;
  wire [31:1]pc_mux_in1;
  wire [31:3]pc_mux_in2;
  wire [31:0]pc_mux_in3;
  wire [31:0]pc_mux_out;
  wire [1:0]pc_mux_sel;
  wire [31:3]pc_plus_four2_out;
  wire [31:0]pc_register_q;
  wire rf_n_1;
  wire rf_n_10;
  wire rf_n_100;
  wire rf_n_101;
  wire rf_n_102;
  wire rf_n_103;
  wire rf_n_104;
  wire rf_n_105;
  wire rf_n_106;
  wire rf_n_107;
  wire rf_n_108;
  wire rf_n_109;
  wire rf_n_11;
  wire rf_n_110;
  wire rf_n_111;
  wire rf_n_112;
  wire rf_n_113;
  wire rf_n_114;
  wire rf_n_115;
  wire rf_n_116;
  wire rf_n_117;
  wire rf_n_118;
  wire rf_n_119;
  wire rf_n_12;
  wire rf_n_120;
  wire rf_n_121;
  wire rf_n_122;
  wire rf_n_123;
  wire rf_n_124;
  wire rf_n_125;
  wire rf_n_126;
  wire rf_n_127;
  wire rf_n_128;
  wire rf_n_13;
  wire rf_n_14;
  wire rf_n_15;
  wire rf_n_16;
  wire rf_n_17;
  wire rf_n_18;
  wire rf_n_19;
  wire rf_n_2;
  wire rf_n_20;
  wire rf_n_21;
  wire rf_n_22;
  wire rf_n_23;
  wire rf_n_24;
  wire rf_n_25;
  wire rf_n_26;
  wire rf_n_27;
  wire rf_n_28;
  wire rf_n_29;
  wire rf_n_3;
  wire rf_n_30;
  wire rf_n_31;
  wire rf_n_32;
  wire rf_n_33;
  wire rf_n_34;
  wire rf_n_35;
  wire rf_n_36;
  wire rf_n_37;
  wire rf_n_38;
  wire rf_n_39;
  wire rf_n_4;
  wire rf_n_40;
  wire rf_n_41;
  wire rf_n_42;
  wire rf_n_43;
  wire rf_n_44;
  wire rf_n_45;
  wire rf_n_46;
  wire rf_n_47;
  wire rf_n_48;
  wire rf_n_49;
  wire rf_n_5;
  wire rf_n_50;
  wire rf_n_51;
  wire rf_n_52;
  wire rf_n_53;
  wire rf_n_54;
  wire rf_n_55;
  wire rf_n_56;
  wire rf_n_57;
  wire rf_n_58;
  wire rf_n_59;
  wire rf_n_6;
  wire rf_n_60;
  wire rf_n_61;
  wire rf_n_62;
  wire rf_n_63;
  wire rf_n_64;
  wire rf_n_65;
  wire rf_n_66;
  wire rf_n_67;
  wire rf_n_68;
  wire rf_n_69;
  wire rf_n_7;
  wire rf_n_70;
  wire rf_n_71;
  wire rf_n_72;
  wire rf_n_73;
  wire rf_n_74;
  wire rf_n_75;
  wire rf_n_76;
  wire rf_n_77;
  wire rf_n_78;
  wire rf_n_79;
  wire rf_n_8;
  wire rf_n_80;
  wire rf_n_81;
  wire rf_n_82;
  wire rf_n_83;
  wire rf_n_84;
  wire rf_n_85;
  wire rf_n_86;
  wire rf_n_87;
  wire rf_n_88;
  wire rf_n_89;
  wire rf_n_9;
  wire rf_n_90;
  wire rf_n_91;
  wire rf_n_92;
  wire rf_n_93;
  wire rf_n_94;
  wire rf_n_95;
  wire rf_n_96;
  wire rf_n_97;
  wire rf_n_98;
  wire rf_n_99;
  wire [31:0]rs1_mux2_in2;
  wire [31:0]rs1_mux2_out;
  wire [1:0]rs1_mux2_sel;
  wire [31:0]rs1_mux_out;
  wire rs1_mux_sel;
  wire [31:0]rs1_register_q;
  wire [31:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;
  wire [0:0]rs2_mux3_sel;
  wire [31:0]rs2_mux_out;
  wire rs2_mux_sel;
  wire [31:0]rs2_register_q;
  wire \rs2_register_q[31]_i_20_n_1 ;
  wire serial_in;
  wire serial_out;
  wire [4:0]wa;
  wire [31:0]wd;
  wire wf_br_taken;
  wire wf_jal__0;
  wire wf_jalr;
  wire [2:0]wf_ldx_sel;
  wire [3:0]x_alu_sel;
  wire x_cu_n_10;
  wire x_cu_n_101;
  wire x_cu_n_102;
  wire x_cu_n_103;
  wire x_cu_n_104;
  wire x_cu_n_105;
  wire x_cu_n_106;
  wire x_cu_n_11;
  wire x_cu_n_12;
  wire x_cu_n_28;
  wire x_cu_n_29;
  wire x_cu_n_30;
  wire x_cu_n_31;
  wire x_cu_n_32;
  wire x_cu_n_33;
  wire x_cu_n_38;
  wire x_cu_n_39;
  wire x_cu_n_4;
  wire x_cu_n_40;
  wire x_cu_n_41;
  wire x_cu_n_42;
  wire x_cu_n_43;
  wire x_cu_n_44;
  wire x_cu_n_45;
  wire x_cu_n_46;
  wire x_cu_n_47;
  wire x_cu_n_48;
  wire x_cu_n_49;
  wire x_cu_n_5;
  wire x_cu_n_50;
  wire x_cu_n_51;
  wire x_cu_n_52;
  wire x_cu_n_53;
  wire x_cu_n_54;
  wire x_cu_n_55;
  wire x_cu_n_56;
  wire x_cu_n_57;
  wire x_cu_n_58;
  wire x_cu_n_59;
  wire x_cu_n_6;
  wire x_cu_n_60;
  wire x_cu_n_61;
  wire x_cu_n_62;
  wire x_cu_n_63;
  wire x_cu_n_64;
  wire x_cu_n_65;
  wire x_cu_n_66;
  wire x_cu_n_67;
  wire x_cu_n_68;
  wire x_cu_n_69;
  wire x_cu_n_7;
  wire x_cu_n_70;
  wire x_cu_n_71;
  wire x_cu_n_72;
  wire x_cu_n_73;
  wire x_cu_n_74;
  wire x_cu_n_75;
  wire x_cu_n_76;
  wire x_cu_n_77;
  wire x_cu_n_78;
  wire x_cu_n_79;
  wire x_cu_n_8;
  wire x_cu_n_80;
  wire x_cu_n_81;
  wire x_cu_n_82;
  wire x_cu_n_83;
  wire x_cu_n_84;
  wire x_cu_n_85;
  wire x_cu_n_86;
  wire x_cu_n_9;
  wire x_cu_n_92;
  wire x_cu_n_93;
  wire x_cu_n_94;
  wire x_cu_n_98;
  wire x_cu_n_99;
  wire [3:0]\NLW_cycle_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  FOUR_INPUT_MUX a_mux
       (.Q({\pc_decode_register_q_reg_n_1_[31] ,p_2_in,\pc_decode_register_q_reg_n_1_[29] ,\pc_decode_register_q_reg_n_1_[28] ,\pc_decode_register_q_reg_n_1_[27] ,\pc_decode_register_q_reg_n_1_[26] ,\pc_decode_register_q_reg_n_1_[25] ,\pc_decode_register_q_reg_n_1_[24] ,\pc_decode_register_q_reg_n_1_[23] ,\pc_decode_register_q_reg_n_1_[22] ,\pc_decode_register_q_reg_n_1_[21] ,\pc_decode_register_q_reg_n_1_[20] ,\pc_decode_register_q_reg_n_1_[19] ,\pc_decode_register_q_reg_n_1_[18] ,\pc_decode_register_q_reg_n_1_[17] ,\pc_decode_register_q_reg_n_1_[16] ,\pc_decode_register_q_reg_n_1_[15] ,\pc_decode_register_q_reg_n_1_[14] ,\pc_decode_register_q_reg_n_1_[13] ,\pc_decode_register_q_reg_n_1_[12] ,\pc_decode_register_q_reg_n_1_[11] ,\pc_decode_register_q_reg_n_1_[10] ,\pc_decode_register_q_reg_n_1_[9] ,\pc_decode_register_q_reg_n_1_[8] ,\pc_decode_register_q_reg_n_1_[7] ,\pc_decode_register_q_reg_n_1_[6] ,\pc_decode_register_q_reg_n_1_[5] ,\pc_decode_register_q_reg_n_1_[4] ,\pc_decode_register_q_reg_n_1_[3] ,\pc_decode_register_q_reg_n_1_[2] ,\pc_decode_register_q_reg_n_1_[1] ,\pc_decode_register_q_reg_n_1_[0] }),
        .a_mux_out(a_mux_out),
        .a_mux_sel(a_mux_sel),
        .ldx_out(rs1_mux2_in2),
        .rs1_mux2_out(rs1_mux2_out));
  FOUR_INPUT_MUX_0 addr
       (.Q({alu_register_q[31:28],alu_register_q[3:0]}),
        .addr_mux_out(addr_mux_out),
        .addr_mux_sel(addr_mux_sel),
        .bios_doutb(bios_doutb),
        .cycle_counter_reg(cycle_counter_reg[31:8]),
        .dout(dmem_dout),
        .instruction_counter_reg(instruction_counter_reg[31:8]),
        .\ldx_out_reg[0]_i_6_0 (on_chip_uart_n_7),
        .\ldx_out_reg[1]_i_6_0 (on_chip_uart_n_8),
        .\ldx_out_reg[2]_i_3 (on_chip_uart_n_9),
        .\ldx_out_reg[3]_i_3 (on_chip_uart_n_10),
        .\ldx_out_reg[4]_i_3 (on_chip_uart_n_11),
        .\ldx_out_reg[5]_i_3 (on_chip_uart_n_12),
        .\ldx_out_reg[6]_i_3 (on_chip_uart_n_13),
        .\ldx_out_reg[7]_i_3 (on_chip_uart_n_14),
        .\ldx_out_reg[7]_i_4_0 (ldx_n_230),
        .\ldx_out_reg[7]_i_4_1 (ldx_n_233));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[0]),
        .Q(alu_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_195),
        .Q(alu_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_194),
        .Q(alu_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_193),
        .Q(alu_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_192),
        .Q(alu_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_191),
        .Q(alu_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_80),
        .Q(alu_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[16]),
        .Q(alu_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[17]),
        .Q(alu_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[18]),
        .Q(alu_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[19]),
        .Q(alu_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[1]),
        .Q(alu_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[20]),
        .Q(alu_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[21]),
        .Q(alu_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[22]),
        .Q(alu_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[23]),
        .Q(alu_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[24]),
        .Q(alu_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[25]),
        .Q(alu_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[26]),
        .Q(alu_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[27]),
        .Q(alu_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[28]),
        .Q(alu_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[29]),
        .Q(alu_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[2]),
        .Q(alu_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[30]),
        .Q(alu_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[31]),
        .Q(alu_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[3]),
        .Q(alu_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[4]),
        .Q(alu_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[5]),
        .Q(alu_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[6]),
        .Q(alu_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[7]),
        .Q(alu_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_197),
        .Q(alu_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(ldx_n_196),
        .Q(alu_register_q[9]),
        .R(\<const0> ));
  TWO_INPUT_MUX b_mux
       (.Q({\instruction_decode_register_q_reg_n_1_[31] ,\instruction_decode_register_q_reg_n_1_[30] ,\instruction_decode_register_q_reg_n_1_[29] ,\instruction_decode_register_q_reg_n_1_[28] ,\instruction_decode_register_q_reg_n_1_[27] ,\instruction_decode_register_q_reg_n_1_[26] ,\instruction_decode_register_q_reg_n_1_[25] ,\instruction_decode_register_q_reg_n_1_[24] ,\instruction_decode_register_q_reg_n_1_[23] ,\instruction_decode_register_q_reg_n_1_[22] ,\instruction_decode_register_q_reg_n_1_[21] ,\instruction_decode_register_q_reg_n_1_[20] }),
        .\alu_register_q[0]_i_27 (dmem_n_16),
        .\alu_register_q[0]_i_56 (dmem_n_14),
        .\alu_register_q[0]_i_56_0 (dmem_n_8),
        .\alu_register_q[0]_i_56_1 (dmem_n_12),
        .\alu_register_q[0]_i_56_2 (dmem_n_13),
        .\alu_register_q[0]_i_57 (on_chip_uart_n_6),
        .\alu_register_q[0]_i_57_0 (dmem_n_11),
        .\alu_register_q[0]_i_72 (dmem_n_9),
        .\alu_register_q[0]_i_72_0 (dmem_n_10),
        .\alu_register_q[0]_i_74 (dmem_n_1),
        .\alu_register_q[30]_i_26 (dmem_n_3),
        .\alu_register_q[30]_i_26_0 (dmem_n_15),
        .\alu_register_q[30]_i_26_1 (dmem_n_2),
        .b_mux_out(b_mux_out),
        .b_sel(b_mux_sel),
        .imm_gen_out({imm_gen_out[13:11],imm_gen_out[4:0]}),
        .rs2_mux2_out(rs2_mux2_out));
  LUT4 #(
    .INIT(16'h0010)) 
    bios_ena
       (.I0(pc_mux_out[31]),
        .I1(pc_mux_out[28]),
        .I2(pc_mux_out[30]),
        .I3(pc_mux_out[29]),
        .O(bios_ena__0));
  bios_mem bios_mem
       (.ADDRBWRADDR({ldx_n_209,ldx_n_210,x_cu_n_83,ldx_n_211}),
        .D({bios_mem_n_1,bios_mem_n_2,bios_mem_n_3}),
        .Q({pc_register_q[31:20],pc_register_q[15:5]}),
        .RDEN(bios_ena__0),
        .S({bios_mem_n_36,bios_mem_n_37,bios_mem_n_38,bios_mem_n_39}),
        .addra({ldx_n_193,ldx_n_194,ldx_n_195,ldx_n_196,ldx_n_197,pc_mux_in3[6],pc_mux_in3[3]}),
        .bios_doutb(bios_doutb),
        .bios_enb(bios_enb),
        .cpu_clk(cpu_clk),
        .douta_reg_0_0(bios_mem_n_34),
        .douta_reg_0_1(bios_mem_n_35),
        .douta_reg_0_2({p_0_in[4],p_0_in[2:0]}),
        .douta_reg_1_0({ldx_n_206,ldx_n_207,x_cu_n_82,ldx_n_208}),
        .doutb({imem_doutb[31:25],imem_doutb[20],imem_doutb[15:12],imem_doutb[6:0]}),
        .\instruction_decode_register_q_reg[2] (bios_mem_n_59),
        .nop_mux_sel(nop_mux_sel),
        .out(bios_douta),
        .\pc_register_q_reg[15] ({bios_mem_n_40,bios_mem_n_41,bios_mem_n_42}),
        .\pc_register_q_reg[20] (bios_mem_n_58),
        .\pc_register_q_reg[24] ({bios_mem_n_54,bios_mem_n_55,bios_mem_n_56,bios_mem_n_57}),
        .\pc_register_q_reg[28] ({bios_mem_n_50,bios_mem_n_51,bios_mem_n_52,bios_mem_n_53}),
        .\pc_register_q_reg[31] ({bios_mem_n_47,bios_mem_n_48,bios_mem_n_49}),
        .\pc_register_q_reg[8] ({bios_mem_n_43,bios_mem_n_44,bios_mem_n_45,bios_mem_n_46}),
        .sel(pc_mux_out[12:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cycle_counter[0]_i_4 
       (.I0(cycle_counter_reg[0]),
        .O(\cycle_counter[0]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_8 ),
        .Q(cycle_counter_reg[0]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\cycle_counter_reg[0]_i_2_n_1 ,\NLW_cycle_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\cycle_counter_reg[0]_i_2_n_5 ,\cycle_counter_reg[0]_i_2_n_6 ,\cycle_counter_reg[0]_i_2_n_7 ,\cycle_counter_reg[0]_i_2_n_8 }),
        .S({cycle_counter_reg[3:1],\cycle_counter[0]_i_4_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_6 ),
        .Q(cycle_counter_reg[10]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_5 ),
        .Q(cycle_counter_reg[11]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_8 ),
        .Q(cycle_counter_reg[12]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[12]_i_1 
       (.CI(\cycle_counter_reg[8]_i_1_n_1 ),
        .CO({\cycle_counter_reg[12]_i_1_n_1 ,\NLW_cycle_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[12]_i_1_n_5 ,\cycle_counter_reg[12]_i_1_n_6 ,\cycle_counter_reg[12]_i_1_n_7 ,\cycle_counter_reg[12]_i_1_n_8 }),
        .S(cycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_7 ),
        .Q(cycle_counter_reg[13]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_6 ),
        .Q(cycle_counter_reg[14]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_5 ),
        .Q(cycle_counter_reg[15]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_8 ),
        .Q(cycle_counter_reg[16]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[16]_i_1 
       (.CI(\cycle_counter_reg[12]_i_1_n_1 ),
        .CO({\cycle_counter_reg[16]_i_1_n_1 ,\NLW_cycle_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[16]_i_1_n_5 ,\cycle_counter_reg[16]_i_1_n_6 ,\cycle_counter_reg[16]_i_1_n_7 ,\cycle_counter_reg[16]_i_1_n_8 }),
        .S(cycle_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_7 ),
        .Q(cycle_counter_reg[17]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_6 ),
        .Q(cycle_counter_reg[18]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_5 ),
        .Q(cycle_counter_reg[19]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_7 ),
        .Q(cycle_counter_reg[1]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_8 ),
        .Q(cycle_counter_reg[20]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[20]_i_1 
       (.CI(\cycle_counter_reg[16]_i_1_n_1 ),
        .CO({\cycle_counter_reg[20]_i_1_n_1 ,\NLW_cycle_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[20]_i_1_n_5 ,\cycle_counter_reg[20]_i_1_n_6 ,\cycle_counter_reg[20]_i_1_n_7 ,\cycle_counter_reg[20]_i_1_n_8 }),
        .S(cycle_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_7 ),
        .Q(cycle_counter_reg[21]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_6 ),
        .Q(cycle_counter_reg[22]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_5 ),
        .Q(cycle_counter_reg[23]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_8 ),
        .Q(cycle_counter_reg[24]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[24]_i_1 
       (.CI(\cycle_counter_reg[20]_i_1_n_1 ),
        .CO({\cycle_counter_reg[24]_i_1_n_1 ,\NLW_cycle_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[24]_i_1_n_5 ,\cycle_counter_reg[24]_i_1_n_6 ,\cycle_counter_reg[24]_i_1_n_7 ,\cycle_counter_reg[24]_i_1_n_8 }),
        .S(cycle_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_7 ),
        .Q(cycle_counter_reg[25]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_6 ),
        .Q(cycle_counter_reg[26]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_5 ),
        .Q(cycle_counter_reg[27]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_8 ),
        .Q(cycle_counter_reg[28]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[28]_i_1 
       (.CI(\cycle_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[28]_i_1_n_5 ,\cycle_counter_reg[28]_i_1_n_6 ,\cycle_counter_reg[28]_i_1_n_7 ,\cycle_counter_reg[28]_i_1_n_8 }),
        .S(cycle_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_7 ),
        .Q(cycle_counter_reg[29]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_6 ),
        .Q(cycle_counter_reg[2]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_6 ),
        .Q(cycle_counter_reg[30]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_5 ),
        .Q(cycle_counter_reg[31]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_5 ),
        .Q(cycle_counter_reg[3]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_8 ),
        .Q(cycle_counter_reg[4]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[4]_i_1 
       (.CI(\cycle_counter_reg[0]_i_2_n_1 ),
        .CO({\cycle_counter_reg[4]_i_1_n_1 ,\NLW_cycle_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[4]_i_1_n_5 ,\cycle_counter_reg[4]_i_1_n_6 ,\cycle_counter_reg[4]_i_1_n_7 ,\cycle_counter_reg[4]_i_1_n_8 }),
        .S(cycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_7 ),
        .Q(cycle_counter_reg[5]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_6 ),
        .Q(cycle_counter_reg[6]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_5 ),
        .Q(cycle_counter_reg[7]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_8 ),
        .Q(cycle_counter_reg[8]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cycle_counter_reg[8]_i_1 
       (.CI(\cycle_counter_reg[4]_i_1_n_1 ),
        .CO({\cycle_counter_reg[8]_i_1_n_1 ,\NLW_cycle_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[8]_i_1_n_5 ,\cycle_counter_reg[8]_i_1_n_6 ,\cycle_counter_reg[8]_i_1_n_7 ,\cycle_counter_reg[8]_i_1_n_8 }),
        .S(cycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_7 ),
        .Q(cycle_counter_reg[9]),
        .R(cycle_counter));
  dmem dmem
       (.ADDRARDADDR({pc_mux_in3[15:8],ldx_n_201,ldx_n_202,ldx_n_203,x_cu_n_85,pc_mux_in3[3],ldx_n_204}),
        .D({dmem_n_17,dmem_n_18,dmem_n_19,dmem_n_20,dmem_n_21,dmem_n_22,dmem_n_23,dmem_n_24,dmem_n_25,dmem_n_26,dmem_n_27,dmem_n_28,dmem_n_29,dmem_n_30,dmem_n_31,dmem_n_32,dmem_n_33,dmem_n_34,dmem_n_35,dmem_n_36,dmem_n_37,dmem_n_38,dmem_n_39,dmem_n_40,dmem_n_41,dmem_n_42,dmem_n_43,dmem_n_44,dmem_n_45,dmem_n_46,dmem_n_47,dmem_n_48}),
        .Q({\instruction_decode_register_q_reg_n_1_[31] ,\instruction_decode_register_q_reg_n_1_[22] ,\instruction_decode_register_q_reg_n_1_[21] ,\instruction_decode_register_q_reg_n_1_[20] ,\instruction_decode_register_q_reg_n_1_[19] ,\instruction_decode_register_q_reg_n_1_[18] ,\instruction_decode_register_q_reg_n_1_[17] ,\instruction_decode_register_q_reg_n_1_[15] ,\instruction_decode_register_q_reg_n_1_[14] ,\instruction_decode_register_q_reg_n_1_[13] ,\instruction_decode_register_q_reg_n_1_[12] ,\instruction_decode_register_q_reg_n_1_[7] ,p_0_in}),
        .WEA({\dmem_we_reg[0]_rep__2_n_1 ,\dmem_we_reg[0]_rep__1_n_1 }),
        .a_mux_sel(a_mux_sel),
        .addr({ldx_n_215,ldx_n_216,x_cu_n_86,ldx_n_217}),
        .addr_mux_out(addr_mux_out),
        .cpu_clk(cpu_clk),
        .dout(dmem_dout),
        .imm_gen_out(imm_gen_out[13:11]),
        .\instruction_decode_register_q_reg[12] (dmem_n_1),
        .\instruction_decode_register_q_reg[2] (dmem_n_16),
        .\instruction_decode_register_q_reg[31] (dmem_n_8),
        .\instruction_decode_register_q_reg[31]_0 (dmem_n_15),
        .\instruction_decode_register_q_reg[3] (dmem_n_4),
        .\instruction_decode_register_q_reg[3]_0 (dmem_n_52),
        .\instruction_decode_register_q_reg[5] (dmem_n_2),
        .\instruction_decode_register_q_reg[5]_0 (dmem_n_3),
        .\instruction_decode_register_q_reg[5]_1 (dmem_n_9),
        .\instruction_decode_register_q_reg[5]_2 (dmem_n_10),
        .\instruction_decode_register_q_reg[5]_3 (dmem_n_11),
        .\instruction_decode_register_q_reg[5]_4 (dmem_n_12),
        .\instruction_decode_register_q_reg[5]_5 (dmem_n_13),
        .\instruction_decode_register_q_reg[5]_6 (dmem_n_14),
        .\ldx_out_reg[15] (ldx_n_218),
        .\ldx_out_reg[15]_i_1_0 (ldx_n_240),
        .\ldx_out_reg[16]_i_1_0 (ldx_n_219),
        .\ldx_out_reg[7]_i_1_0 (alu_register_q[1:0]),
        .\ldx_out_reg[8]_i_1_0 (ldx_n_220),
        .mem_reg_0_0_i_44(x_cu_n_93),
        .mem_reg_0_0_i_44_0(x_cu_n_92),
        .mem_reg_0_0_i_64__0_0({wa[2:1],\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] }),
        .mem_reg_0_0_i_64__0_1(x_cu_n_94),
        .mem_reg_0_2_0(ldx_n_205),
        .mem_reg_1_2_0({\dmem_we_reg[1]_rep__2_n_1 ,\dmem_we_reg[1]_rep__1_n_1 }),
        .mem_reg_2_2_0({\dmem_we_reg[2]_rep__2_n_1 ,\dmem_we_reg[2]_rep__1_n_1 }),
        .mem_reg_3_2_0({\dmem_we_reg[3]_rep__2_n_1 ,\dmem_we_reg[3]_rep__1_n_1 }),
        .mem_reg_3_3_0(x_cu_n_102),
        .p_1_in(dmem_din),
        .rs1_mux2_sel(rs1_mux2_sel[1]),
        .rs2_mux3_sel(rs2_mux3_sel),
        .wf_ldx_sel(wf_ldx_sel));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[0]_rep 
       (.CLR(imem_wea__0),
        .D(ldx_n_55),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[0]_rep_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[0]_rep__0 
       (.CLR(imem_wea__0),
        .D(ldx_n_56),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[0]_rep__0_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[0]_rep__1 
       (.CLR(imem_wea__0),
        .D(ldx_n_57),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[0]_rep__1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[0]_rep__2 
       (.CLR(imem_wea__0),
        .D(ldx_n_58),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[0]_rep__2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[1]_rep 
       (.CLR(imem_wea__0),
        .D(ldx_n_51),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[1]_rep_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[1]_rep__0 
       (.CLR(imem_wea__0),
        .D(ldx_n_52),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[1]_rep__0_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[1]_rep__1 
       (.CLR(imem_wea__0),
        .D(ldx_n_53),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[1]_rep__1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[1]_rep__2 
       (.CLR(imem_wea__0),
        .D(ldx_n_54),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[1]_rep__2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[2]_rep 
       (.CLR(imem_wea__0),
        .D(x_cu_n_103),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[2]_rep_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[2]_rep__0 
       (.CLR(imem_wea__0),
        .D(x_cu_n_104),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[2]_rep__0_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[2]_rep__1 
       (.CLR(imem_wea__0),
        .D(x_cu_n_105),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[2]_rep__1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[2]_rep__2 
       (.CLR(imem_wea__0),
        .D(x_cu_n_106),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[2]_rep__2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[3]_rep 
       (.CLR(imem_wea__0),
        .D(ldx_n_236),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[3]_rep_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[3]_rep__0 
       (.CLR(imem_wea__0),
        .D(ldx_n_237),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[3]_rep__0_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[3]_rep__1 
       (.CLR(imem_wea__0),
        .D(ldx_n_238),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[3]_rep__1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \dmem_we_reg[3]_rep__2 
       (.CLR(imem_wea__0),
        .D(ldx_n_239),
        .G(x_cu_n_12),
        .GE(VCC_2),
        .Q(\dmem_we_reg[3]_rep__2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \dmem_we_reg[3]_rep_i_3 
       (.I0(p_0_in[0]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .O(imem_wea__0));
  imem imem
       (.ADDRARDADDR({ldx_n_212,ldx_n_213,x_cu_n_84,ldx_n_214}),
        .ADDRBWRADDR(pc_mux_out[15:2]),
        .D({imem_n_1,imem_n_2,imem_n_3,imem_n_4,imem_n_5}),
        .Q(pc_register_q[30]),
        .WEA({\dmem_we_reg[0]_rep__0_n_1 ,\dmem_we_reg[0]_rep_n_1 }),
        .addra({x_cu_n_80,ldx_n_191,ldx_n_192,ldx_n_193,ldx_n_194,ldx_n_195,ldx_n_196,ldx_n_197,ldx_n_198,pc_mux_in3[6],ldx_n_199,x_cu_n_81,pc_mux_in3[3],ldx_n_200}),
        .cpu_clk(cpu_clk),
        .doutb({imem_doutb[31:12],imem_doutb[6:0]}),
        .imem_dina(imem_dina),
        .imem_ena(imem_ena),
        .mem_reg_0_0_i_34(p_0_in),
        .mem_reg_1_2_0({\dmem_we_reg[1]_rep__0_n_1 ,\dmem_we_reg[1]_rep_n_1 }),
        .mem_reg_2_2_0({\dmem_we_reg[2]_rep__0_n_1 ,\dmem_we_reg[2]_rep_n_1 }),
        .mem_reg_3_2_0({\dmem_we_reg[3]_rep__0_n_1 ,\dmem_we_reg[3]_rep_n_1 }),
        .nop_mux_sel(nop_mux_sel),
        .out(bios_douta[11:7]),
        .wf_jalr(wf_jalr));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \instruction_counter[0]_i_1 
       (.I0(\instruction_counter[0]_i_3_n_1 ),
        .I1(\instruction_decode_register_q_reg_n_1_[13] ),
        .I2(\instruction_decode_register_q_reg_n_1_[14] ),
        .I3(\instruction_decode_register_q_reg_n_1_[12] ),
        .I4(\instruction_counter[0]_i_4_n_1 ),
        .I5(\instruction_counter[0]_i_5_n_1 ),
        .O(instruction_counter));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \instruction_counter[0]_i_10 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(\instruction_decode_register_q_reg_n_1_[28] ),
        .I3(\instruction_decode_register_q_reg_n_1_[26] ),
        .O(\instruction_counter[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \instruction_counter[0]_i_3 
       (.I0(\instruction_decode_register_q_reg_n_1_[10] ),
        .I1(\instruction_decode_register_q_reg_n_1_[22] ),
        .I2(\instruction_decode_register_q_reg_n_1_[16] ),
        .I3(\instruction_counter[0]_i_7_n_1 ),
        .O(\instruction_counter[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \instruction_counter[0]_i_4 
       (.I0(\instruction_counter[0]_i_8_n_1 ),
        .I1(\instruction_decode_register_q_reg_n_1_[8] ),
        .I2(\instruction_decode_register_q_reg_n_1_[17] ),
        .I3(\instruction_decode_register_q_reg_n_1_[7] ),
        .I4(\instruction_decode_register_q_reg_n_1_[9] ),
        .I5(\instruction_counter[0]_i_9_n_1 ),
        .O(\instruction_counter[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \instruction_counter[0]_i_5 
       (.I0(p_0_in[0]),
        .I1(p_0_in[4]),
        .I2(\instruction_decode_register_q_reg_n_1_[18] ),
        .I3(\instruction_decode_register_q_reg_n_1_[1] ),
        .I4(\instruction_decode_register_q_reg_n_1_[29] ),
        .I5(\instruction_decode_register_q_reg_n_1_[23] ),
        .O(\instruction_counter[0]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_counter[0]_i_6 
       (.I0(instruction_counter_reg[0]),
        .O(\instruction_counter[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \instruction_counter[0]_i_7 
       (.I0(\instruction_decode_register_q_reg_n_1_[24] ),
        .I1(\instruction_decode_register_q_reg_n_1_[31] ),
        .I2(\instruction_decode_register_q_reg_n_1_[0] ),
        .I3(\instruction_decode_register_q_reg_n_1_[15] ),
        .O(\instruction_counter[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \instruction_counter[0]_i_8 
       (.I0(\instruction_decode_register_q_reg_n_1_[25] ),
        .I1(\instruction_decode_register_q_reg_n_1_[27] ),
        .I2(\instruction_decode_register_q_reg_n_1_[21] ),
        .I3(\instruction_decode_register_q_reg_n_1_[19] ),
        .O(\instruction_counter[0]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \instruction_counter[0]_i_9 
       (.I0(\instruction_decode_register_q_reg_n_1_[11] ),
        .I1(\instruction_decode_register_q_reg_n_1_[20] ),
        .I2(p_0_in[1]),
        .I3(\instruction_decode_register_q_reg_n_1_[30] ),
        .I4(\instruction_counter[0]_i_10_n_1 ),
        .O(\instruction_counter[0]_i_9_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[0] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_8 ),
        .Q(instruction_counter_reg[0]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\instruction_counter_reg[0]_i_2_n_1 ,\NLW_instruction_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\instruction_counter_reg[0]_i_2_n_5 ,\instruction_counter_reg[0]_i_2_n_6 ,\instruction_counter_reg[0]_i_2_n_7 ,\instruction_counter_reg[0]_i_2_n_8 }),
        .S({instruction_counter_reg[3:1],\instruction_counter[0]_i_6_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[10] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_6 ),
        .Q(instruction_counter_reg[10]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[11] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_5 ),
        .Q(instruction_counter_reg[11]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[12] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_8 ),
        .Q(instruction_counter_reg[12]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[12]_i_1 
       (.CI(\instruction_counter_reg[8]_i_1_n_1 ),
        .CO({\instruction_counter_reg[12]_i_1_n_1 ,\NLW_instruction_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[12]_i_1_n_5 ,\instruction_counter_reg[12]_i_1_n_6 ,\instruction_counter_reg[12]_i_1_n_7 ,\instruction_counter_reg[12]_i_1_n_8 }),
        .S(instruction_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[13] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_7 ),
        .Q(instruction_counter_reg[13]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[14] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_6 ),
        .Q(instruction_counter_reg[14]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[15] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_5 ),
        .Q(instruction_counter_reg[15]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[16] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_8 ),
        .Q(instruction_counter_reg[16]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[16]_i_1 
       (.CI(\instruction_counter_reg[12]_i_1_n_1 ),
        .CO({\instruction_counter_reg[16]_i_1_n_1 ,\NLW_instruction_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[16]_i_1_n_5 ,\instruction_counter_reg[16]_i_1_n_6 ,\instruction_counter_reg[16]_i_1_n_7 ,\instruction_counter_reg[16]_i_1_n_8 }),
        .S(instruction_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[17] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_7 ),
        .Q(instruction_counter_reg[17]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[18] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_6 ),
        .Q(instruction_counter_reg[18]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[19] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_5 ),
        .Q(instruction_counter_reg[19]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[1] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_7 ),
        .Q(instruction_counter_reg[1]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[20] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_8 ),
        .Q(instruction_counter_reg[20]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[20]_i_1 
       (.CI(\instruction_counter_reg[16]_i_1_n_1 ),
        .CO({\instruction_counter_reg[20]_i_1_n_1 ,\NLW_instruction_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[20]_i_1_n_5 ,\instruction_counter_reg[20]_i_1_n_6 ,\instruction_counter_reg[20]_i_1_n_7 ,\instruction_counter_reg[20]_i_1_n_8 }),
        .S(instruction_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[21] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_7 ),
        .Q(instruction_counter_reg[21]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[22] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_6 ),
        .Q(instruction_counter_reg[22]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[23] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_5 ),
        .Q(instruction_counter_reg[23]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[24] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_8 ),
        .Q(instruction_counter_reg[24]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[24]_i_1 
       (.CI(\instruction_counter_reg[20]_i_1_n_1 ),
        .CO({\instruction_counter_reg[24]_i_1_n_1 ,\NLW_instruction_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[24]_i_1_n_5 ,\instruction_counter_reg[24]_i_1_n_6 ,\instruction_counter_reg[24]_i_1_n_7 ,\instruction_counter_reg[24]_i_1_n_8 }),
        .S(instruction_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[25] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_7 ),
        .Q(instruction_counter_reg[25]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[26] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_6 ),
        .Q(instruction_counter_reg[26]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[27] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_5 ),
        .Q(instruction_counter_reg[27]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[28] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_8 ),
        .Q(instruction_counter_reg[28]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[28]_i_1 
       (.CI(\instruction_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[28]_i_1_n_5 ,\instruction_counter_reg[28]_i_1_n_6 ,\instruction_counter_reg[28]_i_1_n_7 ,\instruction_counter_reg[28]_i_1_n_8 }),
        .S(instruction_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[29] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_7 ),
        .Q(instruction_counter_reg[29]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[2] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_6 ),
        .Q(instruction_counter_reg[2]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[30] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_6 ),
        .Q(instruction_counter_reg[30]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[31] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_5 ),
        .Q(instruction_counter_reg[31]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[3] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_5 ),
        .Q(instruction_counter_reg[3]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[4] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_8 ),
        .Q(instruction_counter_reg[4]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[4]_i_1 
       (.CI(\instruction_counter_reg[0]_i_2_n_1 ),
        .CO({\instruction_counter_reg[4]_i_1_n_1 ,\NLW_instruction_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[4]_i_1_n_5 ,\instruction_counter_reg[4]_i_1_n_6 ,\instruction_counter_reg[4]_i_1_n_7 ,\instruction_counter_reg[4]_i_1_n_8 }),
        .S(instruction_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[5] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_7 ),
        .Q(instruction_counter_reg[5]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[6] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_6 ),
        .Q(instruction_counter_reg[6]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[7] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_5 ),
        .Q(instruction_counter_reg[7]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[8] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_8 ),
        .Q(instruction_counter_reg[8]),
        .R(cycle_counter));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \instruction_counter_reg[8]_i_1 
       (.CI(\instruction_counter_reg[4]_i_1_n_1 ),
        .CO({\instruction_counter_reg[8]_i_1_n_1 ,\NLW_instruction_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[8]_i_1_n_5 ,\instruction_counter_reg[8]_i_1_n_6 ,\instruction_counter_reg[8]_i_1_n_7 ,\instruction_counter_reg[8]_i_1_n_8 }),
        .S(instruction_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[9] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_7 ),
        .Q(instruction_counter_reg[9]),
        .R(cycle_counter));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(bios_mem_n_3),
        .Q(\instruction_decode_register_q_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_2),
        .Q(\instruction_decode_register_q_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_1),
        .Q(\instruction_decode_register_q_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[12]),
        .Q(\instruction_decode_register_q_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[13]),
        .Q(\instruction_decode_register_q_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[14]),
        .Q(\instruction_decode_register_q_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[15]),
        .Q(\instruction_decode_register_q_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[16]),
        .Q(\instruction_decode_register_q_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[17]),
        .Q(\instruction_decode_register_q_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[18]),
        .Q(\instruction_decode_register_q_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[19]),
        .Q(\instruction_decode_register_q_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(bios_mem_n_2),
        .Q(\instruction_decode_register_q_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[20]),
        .Q(\instruction_decode_register_q_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[21]),
        .Q(\instruction_decode_register_q_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[22]),
        .Q(\instruction_decode_register_q_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[23]),
        .Q(\instruction_decode_register_q_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[24]),
        .Q(\instruction_decode_register_q_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[25]),
        .Q(\instruction_decode_register_q_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[26]),
        .Q(\instruction_decode_register_q_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[27]),
        .Q(\instruction_decode_register_q_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[28]),
        .Q(\instruction_decode_register_q_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[29]),
        .Q(\instruction_decode_register_q_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[2]),
        .Q(p_0_in[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[30]),
        .Q(\instruction_decode_register_q_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[31]),
        .Q(\instruction_decode_register_q_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[3]),
        .Q(p_0_in[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(bios_mem_n_1),
        .Q(p_0_in[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[5]),
        .Q(p_0_in[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(nop_mux_out[6]),
        .Q(p_0_in[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_5),
        .Q(\instruction_decode_register_q_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_4),
        .Q(\instruction_decode_register_q_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_3),
        .Q(\instruction_decode_register_q_reg_n_1_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[10] ),
        .Q(wa[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[11] ),
        .Q(wa[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[12] ),
        .Q(\instruction_execute_register_q_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[13] ),
        .Q(\instruction_execute_register_q_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[14] ),
        .Q(\instruction_execute_register_q_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[0]),
        .Q(\instruction_execute_register_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[1]),
        .Q(\instruction_execute_register_q_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[2]),
        .Q(\instruction_execute_register_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[3]),
        .Q(\instruction_execute_register_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[4]),
        .Q(\instruction_execute_register_q_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[7] ),
        .Q(wa[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[8] ),
        .Q(wa[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\instruction_decode_register_q_reg_n_1_[9] ),
        .Q(wa[2]),
        .R(\<const0> ));
  ADDER jal_adder
       (.Q(pc_register_q[30:1]),
        .S({x_cu_n_8,x_cu_n_9,x_cu_n_10,x_cu_n_11}),
        .mem_reg_3_3({bios_mem_n_43,bios_mem_n_44,bios_mem_n_45,bios_mem_n_46}),
        .mem_reg_3_3_0({bios_mem_n_36,bios_mem_n_37,bios_mem_n_38,bios_mem_n_39}),
        .out(pc_mux_in1),
        .\pc_register_q_reg[16] ({x_cu_n_4,bios_mem_n_40,bios_mem_n_41,bios_mem_n_42}),
        .\pc_register_q_reg[20] ({bios_mem_n_58,x_cu_n_5,x_cu_n_6,x_cu_n_7}),
        .\pc_register_q_reg[24] ({bios_mem_n_54,bios_mem_n_55,bios_mem_n_56,bios_mem_n_57}),
        .\pc_register_q_reg[28] ({bios_mem_n_50,bios_mem_n_51,bios_mem_n_52,bios_mem_n_53}),
        .\pc_register_q_reg[31] ({bios_mem_n_47,bios_mem_n_48,bios_mem_n_49}));
  LDX ldx
       (.ADDRARDADDR({ldx_n_201,ldx_n_202,ldx_n_203,ldx_n_204}),
        .ADDRBWRADDR({ldx_n_209,ldx_n_210,ldx_n_211}),
        .CO(\alu/data8 ),
        .D({dmem_n_17,dmem_n_18,dmem_n_19,dmem_n_20,dmem_n_21,dmem_n_22,dmem_n_23,dmem_n_24,dmem_n_25,dmem_n_26,dmem_n_27,dmem_n_28,dmem_n_29,dmem_n_30,dmem_n_31,dmem_n_32,dmem_n_33,dmem_n_34,dmem_n_35,dmem_n_36,dmem_n_37,dmem_n_38,dmem_n_39,dmem_n_40,dmem_n_41,dmem_n_42,dmem_n_43,dmem_n_44,dmem_n_45,dmem_n_46,dmem_n_47,dmem_n_48}),
        .E(E),
        .Q({\instruction_decode_register_q_reg_n_1_[14] ,\instruction_decode_register_q_reg_n_1_[13] ,\instruction_decode_register_q_reg_n_1_[12] }),
        .a_mux_out(a_mux_out),
        .addr({ldx_n_215,ldx_n_216,ldx_n_217}),
        .addr_mux_sel(addr_mux_sel),
        .addra({ldx_n_191,ldx_n_192,ldx_n_193,ldx_n_194,ldx_n_195,ldx_n_196,ldx_n_197,ldx_n_198,ldx_n_199,ldx_n_200}),
        .\alu_register_q[0]_i_39_0 (\alu/data9 ),
        .\alu_register_q[18]_i_10_0 (ldx_n_173),
        .\alu_register_q[21]_i_1_0 (ldx_n_228),
        .\alu_register_q[22]_i_1_0 (ldx_n_229),
        .\alu_register_q[24]_i_10_0 (ldx_n_150),
        .\alu_register_q[24]_i_3_0 (ldx_n_149),
        .\alu_register_q[24]_i_9_0 (ldx_n_167),
        .\alu_register_q[27]_i_5_0 (ldx_n_142),
        .\alu_register_q[2]_i_1_0 (ldx_n_227),
        .\alu_register_q[31]_i_10_0 (ldx_n_181),
        .\alu_register_q[5]_i_1_0 (ldx_n_226),
        .\alu_register_q_reg[0] (ldx_n_218),
        .\alu_register_q_reg[0]_0 (ldx_n_240),
        .\alu_register_q_reg[0]_1 (x_cu_n_67),
        .\alu_register_q_reg[17] (x_cu_n_72),
        .\alu_register_q_reg[1] (ldx_n_219),
        .\alu_register_q_reg[1]_0 (ldx_n_232),
        .\alu_register_q_reg[1]_1 (rs1_mux2_in2),
        .\alu_register_q_reg[1]_2 (x_cu_n_57),
        .\alu_register_q_reg[1]_3 (x_cu_n_42),
        .\alu_register_q_reg[1]_4 (x_cu_n_70),
        .\alu_register_q_reg[1]_5 (x_cu_n_53),
        .\alu_register_q_reg[20] (x_cu_n_50),
        .\alu_register_q_reg[20]_0 (x_cu_n_52),
        .\alu_register_q_reg[21] (ldx_n_231),
        .\alu_register_q_reg[21]_0 (x_cu_n_77),
        .\alu_register_q_reg[21]_1 (x_cu_n_48),
        .\alu_register_q_reg[21]_2 (x_cu_n_39),
        .\alu_register_q_reg[21]_3 (x_cu_n_76),
        .\alu_register_q_reg[22] (x_cu_n_44),
        .\alu_register_q_reg[23] (x_cu_n_49),
        .\alu_register_q_reg[26] (x_cu_n_46),
        .\alu_register_q_reg[26]_0 (x_cu_n_78),
        .\alu_register_q_reg[29] (x_cu_n_41),
        .\alu_register_q_reg[2] (x_cu_n_61),
        .\alu_register_q_reg[3] (ldx_n_135),
        .\alu_register_q_reg[3]_0 (ldx_n_166),
        .\alu_register_q_reg[4] (ldx_n_233),
        .\alu_register_q_reg[5] (x_cu_n_54),
        .\alu_register_q_reg[7] (ldx_n_230),
        .\alu_register_q_reg[7]_0 (x_cu_n_63),
        .b_mux_out(b_mux_out),
        .b_sel(b_mux_sel),
        .\bit_counter[3]_i_16 (x_cu_n_43),
        .\bit_counter[3]_i_17_0 (x_cu_n_29),
        .\bit_counter[3]_i_17_1 (x_cu_n_28),
        .\bit_counter[3]_i_5_0 (x_cu_n_101),
        .\bit_counter[3]_i_7_0 (x_cu_n_32),
        .\bit_counter[3]_i_7_1 (x_cu_n_71),
        .\bit_counter[3]_i_8_0 (x_cu_n_30),
        .\bit_counter[3]_i_9_0 (x_cu_n_47),
        .\bit_counter_reg[3] (on_chip_uart_n_15),
        .branch_comp_br_un(branch_comp_br_un),
        .data1(\alu/data1 ),
        .imem_dina(imem_dina),
        .imm_gen_out({imm_gen_out[4:3],imm_gen_out[1:0]}),
        .\instruction_counter_reg[0] ({pc_mux_in3[31:27],pc_mux_in3[25],pc_mux_in3[19:18],pc_mux_in3[15],pc_mux_in3[4],pc_mux_in3[0]}),
        .\instruction_decode_register_q_reg[14] (ldx_n_51),
        .\instruction_decode_register_q_reg[14]_0 (ldx_n_52),
        .\instruction_decode_register_q_reg[14]_1 (ldx_n_53),
        .\instruction_decode_register_q_reg[14]_10 (ldx_n_238),
        .\instruction_decode_register_q_reg[14]_11 (ldx_n_239),
        .\instruction_decode_register_q_reg[14]_2 (ldx_n_54),
        .\instruction_decode_register_q_reg[14]_3 (ldx_n_55),
        .\instruction_decode_register_q_reg[14]_4 (ldx_n_56),
        .\instruction_decode_register_q_reg[14]_5 (ldx_n_57),
        .\instruction_decode_register_q_reg[14]_6 (ldx_n_58),
        .\instruction_decode_register_q_reg[14]_7 (ldx_n_224),
        .\instruction_decode_register_q_reg[14]_8 (ldx_n_236),
        .\instruction_decode_register_q_reg[14]_9 (ldx_n_237),
        .\instruction_decode_register_q_reg[29] (ldx_n_125),
        .\instruction_decode_register_q_reg[5] (ldx_n_225),
        .\instruction_execute_register_q_reg[14] (ldx_n_220),
        .\ldx_out_reg[2]_i_6 (alu_register_q),
        .mem_reg_0_0(x_alu_sel),
        .mem_reg_0_0_0(x_cu_n_64),
        .mem_reg_0_0_1(x_cu_n_45),
        .mem_reg_0_0_2(x_cu_n_73),
        .mem_reg_0_0_3(x_cu_n_58),
        .mem_reg_0_0_4(x_cu_n_56),
        .mem_reg_0_0_i_117_0(ldx_n_174),
        .mem_reg_0_0_i_128_0(ldx_n_131),
        .mem_reg_0_0_i_131_0(ldx_n_136),
        .mem_reg_0_0_i_131_1(ldx_n_164),
        .mem_reg_0_0_i_134_0(ldx_n_145),
        .mem_reg_0_0_i_145_0(ldx_n_133),
        .mem_reg_0_0_i_169_0(ldx_n_139),
        .mem_reg_0_0_i_201_0(ldx_n_143),
        .mem_reg_0_0_i_201_1(ldx_n_162),
        .mem_reg_0_0_i_202_0(ldx_n_160),
        .mem_reg_0_0_i_205_0(ldx_n_156),
        .mem_reg_0_0_i_218(ldx_n_158),
        .mem_reg_0_0_i_257_0(ldx_n_144),
        .mem_reg_0_0_i_257_1(ldx_n_148),
        .mem_reg_0_0_i_41_0(ldx_n_180),
        .mem_reg_0_0_i_42(ldx_n_120),
        .mem_reg_0_0_i_42_0(ldx_n_170),
        .mem_reg_0_0_i_43(ldx_n_124),
        .mem_reg_0_0_i_43_0(ldx_n_130),
        .mem_reg_0_0_i_43_1(ldx_n_141),
        .mem_reg_0_0_i_43_2(ldx_n_183),
        .mem_reg_0_0_i_51_0(ldx_n_126),
        .mem_reg_0_0_i_65_0({ldx_n_206,ldx_n_207,ldx_n_208}),
        .mem_reg_0_0_i_65_1({ldx_n_212,ldx_n_213,ldx_n_214}),
        .mem_reg_0_0_i_74(x_cu_n_33),
        .mem_reg_0_0_i_75(ldx_n_159),
        .mem_reg_0_0_i_75_0(ldx_n_186),
        .mem_reg_0_0_i_82_0(ldx_n_205),
        .mem_reg_3_3(x_cu_n_59),
        .mem_reg_3_3_0(x_cu_n_62),
        .mem_reg_3_3_1(x_cu_n_66),
        .mem_reg_3_3_10(x_cu_n_51),
        .mem_reg_3_3_11(x_cu_n_75),
        .mem_reg_3_3_12(x_cu_n_60),
        .mem_reg_3_3_13(x_cu_n_69),
        .mem_reg_3_3_2(x_cu_n_31),
        .mem_reg_3_3_3(x_cu_n_55),
        .mem_reg_3_3_4(x_cu_n_68),
        .mem_reg_3_3_5(x_cu_n_38),
        .mem_reg_3_3_6(x_cu_n_65),
        .mem_reg_3_3_7(x_cu_n_40),
        .mem_reg_3_3_8(x_cu_n_79),
        .mem_reg_3_3_9(x_cu_n_74),
        .n_0_2087_BUFG_inst_i_1({\instruction_execute_register_q_reg_n_1_[14] ,\instruction_execute_register_q_reg_n_1_[13] ,\instruction_execute_register_q_reg_n_1_[12] ,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .p_1_in(dmem_din),
        .\pc_decode_register_q_reg[0] (ldx_n_121),
        .\pc_decode_register_q_reg[0]_0 (ldx_n_138),
        .\pc_decode_register_q_reg[0]_1 (ldx_n_168),
        .\pc_decode_register_q_reg[16] (ldx_n_137),
        .\pc_decode_register_q_reg[19] (ldx_n_127),
        .\pc_decode_register_q_reg[1] (ldx_n_179),
        .\pc_decode_register_q_reg[20] (ldx_n_153),
        .\pc_decode_register_q_reg[21] (ldx_n_155),
        .\pc_decode_register_q_reg[25] (ldx_n_163),
        .\pc_decode_register_q_reg[26] (ldx_n_146),
        .\pc_decode_register_q_reg[27] (ldx_n_122),
        .\pc_decode_register_q_reg[27]_0 (ldx_n_189),
        .\pc_decode_register_q_reg[28] (ldx_n_118),
        .\pc_decode_register_q_reg[29] (ldx_n_119),
        .\pc_decode_register_q_reg[2] (ldx_n_176),
        .\pc_decode_register_q_reg[30] ({\alu/data0 [31:28],\alu/data0 [26:8],\alu/data0 [4],\alu/data0 [0]}),
        .\pc_decode_register_q_reg[30]_0 (ldx_n_152),
        .\pc_decode_register_q_reg[30]_1 (ldx_n_171),
        .\pc_decode_register_q_reg[30]_2 (ldx_n_177),
        .\pc_decode_register_q_reg[31] (ldx_n_123),
        .\pc_decode_register_q_reg[31]_0 (ldx_n_128),
        .\pc_decode_register_q_reg[31]_1 (ldx_n_132),
        .\pc_decode_register_q_reg[31]_10 (ldx_n_178),
        .\pc_decode_register_q_reg[31]_11 (ldx_n_184),
        .\pc_decode_register_q_reg[31]_12 (ldx_n_185),
        .\pc_decode_register_q_reg[31]_13 (ldx_n_187),
        .\pc_decode_register_q_reg[31]_14 (ldx_n_188),
        .\pc_decode_register_q_reg[31]_15 (ldx_n_190),
        .\pc_decode_register_q_reg[31]_2 (ldx_n_134),
        .\pc_decode_register_q_reg[31]_3 (ldx_n_140),
        .\pc_decode_register_q_reg[31]_4 (ldx_n_151),
        .\pc_decode_register_q_reg[31]_5 (ldx_n_154),
        .\pc_decode_register_q_reg[31]_6 (ldx_n_157),
        .\pc_decode_register_q_reg[31]_7 (ldx_n_161),
        .\pc_decode_register_q_reg[31]_8 (ldx_n_169),
        .\pc_decode_register_q_reg[31]_9 (ldx_n_172),
        .\pc_decode_register_q_reg[3] (ldx_n_129),
        .\pc_decode_register_q_reg[3]_0 (ldx_n_147),
        .\pc_decode_register_q_reg[4] (ldx_n_165),
        .\pc_decode_register_q_reg[4]_0 (ldx_n_175),
        .\pc_decode_register_q_reg[5] (ldx_n_182),
        .pc_mux_in3({pc_mux_in3[26],pc_mux_in3[23:20],pc_mux_in3[14:5],pc_mux_in3[3:1]}),
        .rs1_mux2_out(rs1_mux2_out),
        .rs2_mux2_out(rs2_mux2_out),
        .wf_ldx_sel(wf_ldx_sel));
  LUT5 #(
    .INIT(32'h0F0707F1)) 
    n_0_2087_BUFG_inst_i_1
       (.I0(alu_register_q[0]),
        .I1(alu_register_q[1]),
        .I2(wf_ldx_sel[2]),
        .I3(wf_ldx_sel[1]),
        .I4(wf_ldx_sel[0]),
        .O(n_0_2087_BUFG_inst_n_1));
  TWO_INPUT_MUX_1 nop_mux
       (.D({nop_mux_out[31:12],nop_mux_out[6:5],nop_mux_out[3:2]}),
        .Q(pc_register_q[30]),
        .doutb({imem_doutb[31:12],imem_doutb[6:5],imem_doutb[3:2]}),
        .nop_mux_sel(nop_mux_sel),
        .out({bios_douta[31:12],bios_douta[6:5],bios_douta[3:2]}),
        .\pc_register_q_reg[30] (nop_mux_n_25),
        .\pc_register_q_reg[30]_0 (nop_mux_n_26),
        .\pc_register_q_reg[30]_1 (nop_mux_n_27),
        .\pc_register_q_reg[30]_10 (nop_mux_n_36),
        .\pc_register_q_reg[30]_11 (nop_mux_n_37),
        .\pc_register_q_reg[30]_12 (nop_mux_n_38),
        .\pc_register_q_reg[30]_13 (nop_mux_n_39),
        .\pc_register_q_reg[30]_14 (nop_mux_n_40),
        .\pc_register_q_reg[30]_15 (nop_mux_n_41),
        .\pc_register_q_reg[30]_16 (nop_mux_n_42),
        .\pc_register_q_reg[30]_17 (nop_mux_n_43),
        .\pc_register_q_reg[30]_18 (nop_mux_n_44),
        .\pc_register_q_reg[30]_19 (nop_mux_n_45),
        .\pc_register_q_reg[30]_2 (nop_mux_n_28),
        .\pc_register_q_reg[30]_20 (nop_mux_n_46),
        .\pc_register_q_reg[30]_3 (nop_mux_n_29),
        .\pc_register_q_reg[30]_4 (nop_mux_n_30),
        .\pc_register_q_reg[30]_5 (nop_mux_n_31),
        .\pc_register_q_reg[30]_6 (nop_mux_n_32),
        .\pc_register_q_reg[30]_7 (nop_mux_n_33),
        .\pc_register_q_reg[30]_8 (nop_mux_n_34),
        .\pc_register_q_reg[30]_9 (nop_mux_n_35));
  uart on_chip_uart
       (.Q({\instruction_decode_register_q_reg_n_1_[24] ,\instruction_decode_register_q_reg_n_1_[23] ,\instruction_decode_register_q_reg_n_1_[22] ,\instruction_decode_register_q_reg_n_1_[21] ,\instruction_decode_register_q_reg_n_1_[20] ,\instruction_decode_register_q_reg_n_1_[19] ,\instruction_decode_register_q_reg_n_1_[18] ,\instruction_decode_register_q_reg_n_1_[17] ,\instruction_decode_register_q_reg_n_1_[16] ,\instruction_decode_register_q_reg_n_1_[15] ,\instruction_decode_register_q_reg_n_1_[11] ,\instruction_decode_register_q_reg_n_1_[10] ,\instruction_decode_register_q_reg_n_1_[9] ,\instruction_decode_register_q_reg_n_1_[8] ,\instruction_decode_register_q_reg_n_1_[7] ,p_0_in}),
        .\bit_counter[3]_i_6 ({alu_register_q[23],alu_register_q[7],alu_register_q[4],alu_register_q[2]}),
        .\bit_counter[3]_i_6_0 ({\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .\bit_counter_reg[0] (ldx_n_231),
        .\bit_counter_reg[0]_0 (ldx_n_232),
        .\bit_counter_reg[3] (ldx_n_225),
        .buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .cycle_counter_reg(cycle_counter_reg[7:0]),
        .imem_dina(imem_dina[7:0]),
        .imm_gen_out(imm_gen_out[4:0]),
        .instruction_counter_reg(instruction_counter_reg[7:0]),
        .instruction_counter_reg_0_sp_1(on_chip_uart_n_7),
        .instruction_counter_reg_1_sp_1(on_chip_uart_n_8),
        .\instruction_decode_register_q_reg[5] (on_chip_uart_n_6),
        .\instruction_decode_register_q_reg[5]_0 (on_chip_uart_n_15),
        .\ldx_out_reg[2]_i_6 (ldx_n_233),
        .mem_reg_0_0_i_101(dmem_n_4),
        .mem_reg_0_0_i_101_0(dmem_n_2),
        .mem_reg_0_0_i_102(dmem_n_3),
        .\rx_shift_reg[3] (on_chip_uart_n_9),
        .\rx_shift_reg[4] (on_chip_uart_n_10),
        .\rx_shift_reg[5] (on_chip_uart_n_11),
        .\rx_shift_reg[6] (on_chip_uart_n_12),
        .\rx_shift_reg[7] (on_chip_uart_n_13),
        .\rx_shift_reg[8] (on_chip_uart_n_14),
        .serial_in(serial_in),
        .serial_out(serial_out),
        .tx_running_reg(x_cu_n_98),
        .tx_running_reg_0(x_cu_n_99));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[0]),
        .Q(\pc_decode_register_q_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[10]),
        .Q(\pc_decode_register_q_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[11]),
        .Q(\pc_decode_register_q_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[12]),
        .Q(\pc_decode_register_q_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[13]),
        .Q(\pc_decode_register_q_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[14]),
        .Q(\pc_decode_register_q_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[15]),
        .Q(\pc_decode_register_q_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[16]),
        .Q(\pc_decode_register_q_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[17]),
        .Q(\pc_decode_register_q_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[18]),
        .Q(\pc_decode_register_q_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[19]),
        .Q(\pc_decode_register_q_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[1]),
        .Q(\pc_decode_register_q_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[20]),
        .Q(\pc_decode_register_q_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[21]),
        .Q(\pc_decode_register_q_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[22]),
        .Q(\pc_decode_register_q_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[23]),
        .Q(\pc_decode_register_q_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[24]),
        .Q(\pc_decode_register_q_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[25]),
        .Q(\pc_decode_register_q_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[26]),
        .Q(\pc_decode_register_q_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[27]),
        .Q(\pc_decode_register_q_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[28]),
        .Q(\pc_decode_register_q_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[29]),
        .Q(\pc_decode_register_q_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[2]),
        .Q(\pc_decode_register_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[30]),
        .Q(p_2_in),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[31]),
        .Q(\pc_decode_register_q_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[3]),
        .Q(\pc_decode_register_q_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[4]),
        .Q(\pc_decode_register_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[5]),
        .Q(\pc_decode_register_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[6]),
        .Q(\pc_decode_register_q_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[7]),
        .Q(\pc_decode_register_q_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[8]),
        .Q(\pc_decode_register_q_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[9]),
        .Q(\pc_decode_register_q_reg_n_1_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[0] ),
        .Q(pc_execute_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[10] ),
        .Q(pc_execute_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[11] ),
        .Q(pc_execute_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[12] ),
        .Q(pc_execute_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[13] ),
        .Q(pc_execute_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[14] ),
        .Q(pc_execute_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[15] ),
        .Q(pc_execute_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[16] ),
        .Q(pc_execute_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[17] ),
        .Q(pc_execute_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[18] ),
        .Q(pc_execute_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[19] ),
        .Q(pc_execute_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[1] ),
        .Q(pc_execute_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[20] ),
        .Q(pc_execute_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[21] ),
        .Q(pc_execute_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[22] ),
        .Q(pc_execute_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[23] ),
        .Q(pc_execute_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[24] ),
        .Q(pc_execute_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[25] ),
        .Q(pc_execute_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[26] ),
        .Q(pc_execute_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[27] ),
        .Q(pc_execute_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[28] ),
        .Q(pc_execute_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[29] ),
        .Q(pc_execute_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[2] ),
        .Q(pc_execute_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_2_in),
        .Q(pc_execute_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[31] ),
        .Q(pc_execute_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[3] ),
        .Q(pc_execute_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[4] ),
        .Q(pc_execute_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[5] ),
        .Q(pc_execute_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[6] ),
        .Q(pc_execute_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[7] ),
        .Q(pc_execute_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[8] ),
        .Q(pc_execute_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[9] ),
        .Q(pc_execute_register_q[9]),
        .R(\<const0> ));
  EIGHT_INPUT_MUX pc_mux
       (.D(pc_mux_out),
        .Q(pc_register_q[2:0]),
        .addra({x_cu_n_80,ldx_n_191,ldx_n_192,ldx_n_193,ldx_n_194,ldx_n_195,ldx_n_196,ldx_n_197}),
        .out(pc_mux_in1),
        .pc_mux_in3({pc_mux_in3[31:16],pc_mux_in3[7:0]}),
        .pc_mux_sel(pc_mux_sel),
        .\pc_register_q_reg[31] (pc_mux_in2));
  ADDER_2 pc_plus_four
       (.Q(pc_register_q[31:2]),
        .out(pc_mux_in2));
  ADDER_3 pc_plus_four2
       (.Q(pc_execute_register_q[31:2]),
        .out(pc_plus_four2_out));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[0]),
        .Q(pc_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[10]),
        .Q(pc_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[11]),
        .Q(pc_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[12]),
        .Q(pc_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[13]),
        .Q(pc_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[14]),
        .Q(pc_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[15]),
        .Q(pc_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[16]),
        .Q(pc_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[17]),
        .Q(pc_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[18]),
        .Q(pc_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[19]),
        .Q(pc_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[1]),
        .Q(pc_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[20]),
        .Q(pc_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[21]),
        .Q(pc_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[22]),
        .Q(pc_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[23]),
        .Q(pc_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[24]),
        .Q(pc_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[25]),
        .Q(pc_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[26]),
        .Q(pc_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[27]),
        .Q(pc_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[28]),
        .Q(pc_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[29]),
        .Q(pc_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[2]),
        .Q(pc_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[30]),
        .Q(pc_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[31]),
        .Q(pc_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[3]),
        .Q(pc_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[4]),
        .Q(pc_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[5]),
        .Q(pc_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[6]),
        .Q(pc_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[7]),
        .Q(pc_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[8]),
        .Q(pc_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[9]),
        .Q(pc_register_q[9]),
        .R(\<const0> ));
  reg_file rf
       (.D(wd),
        .Q({wa,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .cpu_clk(cpu_clk),
        .\pc_register_q_reg[30] (rf_n_1),
        .\pc_register_q_reg[30]_0 (rf_n_2),
        .\pc_register_q_reg[30]_1 (rf_n_3),
        .\pc_register_q_reg[30]_10 (rf_n_12),
        .\pc_register_q_reg[30]_100 (rf_n_102),
        .\pc_register_q_reg[30]_101 (rf_n_103),
        .\pc_register_q_reg[30]_102 (rf_n_104),
        .\pc_register_q_reg[30]_103 (rf_n_105),
        .\pc_register_q_reg[30]_104 (rf_n_106),
        .\pc_register_q_reg[30]_105 (rf_n_107),
        .\pc_register_q_reg[30]_106 (rf_n_108),
        .\pc_register_q_reg[30]_107 (rf_n_109),
        .\pc_register_q_reg[30]_108 (rf_n_110),
        .\pc_register_q_reg[30]_109 (rf_n_111),
        .\pc_register_q_reg[30]_11 (rf_n_13),
        .\pc_register_q_reg[30]_110 (rf_n_112),
        .\pc_register_q_reg[30]_111 (rf_n_113),
        .\pc_register_q_reg[30]_112 (rf_n_114),
        .\pc_register_q_reg[30]_113 (rf_n_115),
        .\pc_register_q_reg[30]_114 (rf_n_116),
        .\pc_register_q_reg[30]_115 (rf_n_117),
        .\pc_register_q_reg[30]_116 (rf_n_118),
        .\pc_register_q_reg[30]_117 (rf_n_119),
        .\pc_register_q_reg[30]_118 (rf_n_120),
        .\pc_register_q_reg[30]_119 (rf_n_121),
        .\pc_register_q_reg[30]_12 (rf_n_14),
        .\pc_register_q_reg[30]_120 (rf_n_122),
        .\pc_register_q_reg[30]_121 (rf_n_123),
        .\pc_register_q_reg[30]_122 (rf_n_124),
        .\pc_register_q_reg[30]_123 (rf_n_125),
        .\pc_register_q_reg[30]_124 (rf_n_126),
        .\pc_register_q_reg[30]_125 (rf_n_127),
        .\pc_register_q_reg[30]_126 (rf_n_128),
        .\pc_register_q_reg[30]_13 (rf_n_15),
        .\pc_register_q_reg[30]_14 (rf_n_16),
        .\pc_register_q_reg[30]_15 (rf_n_17),
        .\pc_register_q_reg[30]_16 (rf_n_18),
        .\pc_register_q_reg[30]_17 (rf_n_19),
        .\pc_register_q_reg[30]_18 (rf_n_20),
        .\pc_register_q_reg[30]_19 (rf_n_21),
        .\pc_register_q_reg[30]_2 (rf_n_4),
        .\pc_register_q_reg[30]_20 (rf_n_22),
        .\pc_register_q_reg[30]_21 (rf_n_23),
        .\pc_register_q_reg[30]_22 (rf_n_24),
        .\pc_register_q_reg[30]_23 (rf_n_25),
        .\pc_register_q_reg[30]_24 (rf_n_26),
        .\pc_register_q_reg[30]_25 (rf_n_27),
        .\pc_register_q_reg[30]_26 (rf_n_28),
        .\pc_register_q_reg[30]_27 (rf_n_29),
        .\pc_register_q_reg[30]_28 (rf_n_30),
        .\pc_register_q_reg[30]_29 (rf_n_31),
        .\pc_register_q_reg[30]_3 (rf_n_5),
        .\pc_register_q_reg[30]_30 (rf_n_32),
        .\pc_register_q_reg[30]_31 (rf_n_33),
        .\pc_register_q_reg[30]_32 (rf_n_34),
        .\pc_register_q_reg[30]_33 (rf_n_35),
        .\pc_register_q_reg[30]_34 (rf_n_36),
        .\pc_register_q_reg[30]_35 (rf_n_37),
        .\pc_register_q_reg[30]_36 (rf_n_38),
        .\pc_register_q_reg[30]_37 (rf_n_39),
        .\pc_register_q_reg[30]_38 (rf_n_40),
        .\pc_register_q_reg[30]_39 (rf_n_41),
        .\pc_register_q_reg[30]_4 (rf_n_6),
        .\pc_register_q_reg[30]_40 (rf_n_42),
        .\pc_register_q_reg[30]_41 (rf_n_43),
        .\pc_register_q_reg[30]_42 (rf_n_44),
        .\pc_register_q_reg[30]_43 (rf_n_45),
        .\pc_register_q_reg[30]_44 (rf_n_46),
        .\pc_register_q_reg[30]_45 (rf_n_47),
        .\pc_register_q_reg[30]_46 (rf_n_48),
        .\pc_register_q_reg[30]_47 (rf_n_49),
        .\pc_register_q_reg[30]_48 (rf_n_50),
        .\pc_register_q_reg[30]_49 (rf_n_51),
        .\pc_register_q_reg[30]_5 (rf_n_7),
        .\pc_register_q_reg[30]_50 (rf_n_52),
        .\pc_register_q_reg[30]_51 (rf_n_53),
        .\pc_register_q_reg[30]_52 (rf_n_54),
        .\pc_register_q_reg[30]_53 (rf_n_55),
        .\pc_register_q_reg[30]_54 (rf_n_56),
        .\pc_register_q_reg[30]_55 (rf_n_57),
        .\pc_register_q_reg[30]_56 (rf_n_58),
        .\pc_register_q_reg[30]_57 (rf_n_59),
        .\pc_register_q_reg[30]_58 (rf_n_60),
        .\pc_register_q_reg[30]_59 (rf_n_61),
        .\pc_register_q_reg[30]_6 (rf_n_8),
        .\pc_register_q_reg[30]_60 (rf_n_62),
        .\pc_register_q_reg[30]_61 (rf_n_63),
        .\pc_register_q_reg[30]_62 (rf_n_64),
        .\pc_register_q_reg[30]_63 (rf_n_65),
        .\pc_register_q_reg[30]_64 (rf_n_66),
        .\pc_register_q_reg[30]_65 (rf_n_67),
        .\pc_register_q_reg[30]_66 (rf_n_68),
        .\pc_register_q_reg[30]_67 (rf_n_69),
        .\pc_register_q_reg[30]_68 (rf_n_70),
        .\pc_register_q_reg[30]_69 (rf_n_71),
        .\pc_register_q_reg[30]_7 (rf_n_9),
        .\pc_register_q_reg[30]_70 (rf_n_72),
        .\pc_register_q_reg[30]_71 (rf_n_73),
        .\pc_register_q_reg[30]_72 (rf_n_74),
        .\pc_register_q_reg[30]_73 (rf_n_75),
        .\pc_register_q_reg[30]_74 (rf_n_76),
        .\pc_register_q_reg[30]_75 (rf_n_77),
        .\pc_register_q_reg[30]_76 (rf_n_78),
        .\pc_register_q_reg[30]_77 (rf_n_79),
        .\pc_register_q_reg[30]_78 (rf_n_80),
        .\pc_register_q_reg[30]_79 (rf_n_81),
        .\pc_register_q_reg[30]_8 (rf_n_10),
        .\pc_register_q_reg[30]_80 (rf_n_82),
        .\pc_register_q_reg[30]_81 (rf_n_83),
        .\pc_register_q_reg[30]_82 (rf_n_84),
        .\pc_register_q_reg[30]_83 (rf_n_85),
        .\pc_register_q_reg[30]_84 (rf_n_86),
        .\pc_register_q_reg[30]_85 (rf_n_87),
        .\pc_register_q_reg[30]_86 (rf_n_88),
        .\pc_register_q_reg[30]_87 (rf_n_89),
        .\pc_register_q_reg[30]_88 (rf_n_90),
        .\pc_register_q_reg[30]_89 (rf_n_91),
        .\pc_register_q_reg[30]_9 (rf_n_11),
        .\pc_register_q_reg[30]_90 (rf_n_92),
        .\pc_register_q_reg[30]_91 (rf_n_93),
        .\pc_register_q_reg[30]_92 (rf_n_94),
        .\pc_register_q_reg[30]_93 (rf_n_95),
        .\pc_register_q_reg[30]_94 (rf_n_96),
        .\pc_register_q_reg[30]_95 (rf_n_97),
        .\pc_register_q_reg[30]_96 (rf_n_98),
        .\pc_register_q_reg[30]_97 (rf_n_99),
        .\pc_register_q_reg[30]_98 (rf_n_100),
        .\pc_register_q_reg[30]_99 (rf_n_101),
        .\rs1_register_q_reg[0] (nop_mux_n_26),
        .\rs1_register_q_reg[10]_i_7_0 (nop_mux_n_44),
        .\rs1_register_q_reg[10]_i_7_1 (nop_mux_n_41),
        .\rs1_register_q_reg[21]_i_5_0 (nop_mux_n_45),
        .\rs1_register_q_reg[21]_i_5_1 (nop_mux_n_42),
        .\rs1_register_q_reg[31]_i_4_0 (nop_mux_n_27),
        .\rs1_register_q_reg[31]_i_8_0 (nop_mux_n_46),
        .\rs1_register_q_reg[31]_i_8_1 (nop_mux_n_43),
        .\rs1_register_q_reg[31]_i_8_2 (nop_mux_n_28),
        .\rs1_register_q_reg[31]_i_8_3 (nop_mux_n_29),
        .\rs2_register_q_reg[0] (nop_mux_n_31),
        .\rs2_register_q_reg[10]_i_7_0 (nop_mux_n_38),
        .\rs2_register_q_reg[10]_i_7_1 (nop_mux_n_35),
        .\rs2_register_q_reg[21]_i_5_0 (nop_mux_n_39),
        .\rs2_register_q_reg[21]_i_5_1 (nop_mux_n_36),
        .\rs2_register_q_reg[31]_i_4_0 (nop_mux_n_32),
        .\rs2_register_q_reg[31]_i_8_0 (nop_mux_n_40),
        .\rs2_register_q_reg[31]_i_8_1 (nop_mux_n_37),
        .\rs2_register_q_reg[31]_i_8_2 (nop_mux_n_33),
        .\rs2_register_q_reg[31]_i_8_3 (nop_mux_n_34));
  TWO_INPUT_MUX_4 rs1_mux
       (.D(rs1_mux_out),
        .rs1_mux_sel(rs1_mux_sel),
        .\rs1_register_q_reg[0] (rf_n_1),
        .\rs1_register_q_reg[0]_0 (nop_mux_n_25),
        .\rs1_register_q_reg[0]_1 (rf_n_2),
        .\rs1_register_q_reg[10] (rf_n_21),
        .\rs1_register_q_reg[10]_0 (rf_n_22),
        .\rs1_register_q_reg[11] (rf_n_23),
        .\rs1_register_q_reg[11]_0 (rf_n_24),
        .\rs1_register_q_reg[12] (rf_n_25),
        .\rs1_register_q_reg[12]_0 (rf_n_26),
        .\rs1_register_q_reg[13] (rf_n_27),
        .\rs1_register_q_reg[13]_0 (rf_n_28),
        .\rs1_register_q_reg[14] (rf_n_29),
        .\rs1_register_q_reg[14]_0 (rf_n_30),
        .\rs1_register_q_reg[15] (rf_n_31),
        .\rs1_register_q_reg[15]_0 (rf_n_32),
        .\rs1_register_q_reg[16] (rf_n_33),
        .\rs1_register_q_reg[16]_0 (rf_n_34),
        .\rs1_register_q_reg[17] (rf_n_35),
        .\rs1_register_q_reg[17]_0 (rf_n_36),
        .\rs1_register_q_reg[18] (rf_n_37),
        .\rs1_register_q_reg[18]_0 (rf_n_38),
        .\rs1_register_q_reg[19] (rf_n_39),
        .\rs1_register_q_reg[19]_0 (rf_n_40),
        .\rs1_register_q_reg[1] (rf_n_3),
        .\rs1_register_q_reg[1]_0 (rf_n_4),
        .\rs1_register_q_reg[20] (rf_n_41),
        .\rs1_register_q_reg[20]_0 (rf_n_42),
        .\rs1_register_q_reg[21] (rf_n_43),
        .\rs1_register_q_reg[21]_0 (rf_n_44),
        .\rs1_register_q_reg[22] (rf_n_45),
        .\rs1_register_q_reg[22]_0 (rf_n_46),
        .\rs1_register_q_reg[23] (rf_n_47),
        .\rs1_register_q_reg[23]_0 (rf_n_48),
        .\rs1_register_q_reg[24] (rf_n_49),
        .\rs1_register_q_reg[24]_0 (rf_n_50),
        .\rs1_register_q_reg[25] (rf_n_51),
        .\rs1_register_q_reg[25]_0 (rf_n_52),
        .\rs1_register_q_reg[26] (rf_n_53),
        .\rs1_register_q_reg[26]_0 (rf_n_54),
        .\rs1_register_q_reg[27] (rf_n_55),
        .\rs1_register_q_reg[27]_0 (rf_n_56),
        .\rs1_register_q_reg[28] (rf_n_57),
        .\rs1_register_q_reg[28]_0 (rf_n_58),
        .\rs1_register_q_reg[29] (rf_n_59),
        .\rs1_register_q_reg[29]_0 (rf_n_60),
        .\rs1_register_q_reg[2] (rf_n_5),
        .\rs1_register_q_reg[2]_0 (rf_n_6),
        .\rs1_register_q_reg[30] (rf_n_61),
        .\rs1_register_q_reg[30]_0 (rf_n_62),
        .\rs1_register_q_reg[31] (wd),
        .\rs1_register_q_reg[31]_0 (rf_n_63),
        .\rs1_register_q_reg[31]_1 (rf_n_64),
        .\rs1_register_q_reg[3] (rf_n_7),
        .\rs1_register_q_reg[3]_0 (rf_n_8),
        .\rs1_register_q_reg[4] (rf_n_9),
        .\rs1_register_q_reg[4]_0 (rf_n_10),
        .\rs1_register_q_reg[5] (rf_n_11),
        .\rs1_register_q_reg[5]_0 (rf_n_12),
        .\rs1_register_q_reg[6] (rf_n_13),
        .\rs1_register_q_reg[6]_0 (rf_n_14),
        .\rs1_register_q_reg[7] (rf_n_15),
        .\rs1_register_q_reg[7]_0 (rf_n_16),
        .\rs1_register_q_reg[8] (rf_n_17),
        .\rs1_register_q_reg[8]_0 (rf_n_18),
        .\rs1_register_q_reg[9] (rf_n_19),
        .\rs1_register_q_reg[9]_0 (rf_n_20));
  FOUR_INPUT_MUX_5 rs1_mux2
       (.Q(alu_register_q),
        .mem_reg_0_0_i_142(rs1_mux2_in2),
        .mem_reg_0_0_i_142_0(rs1_register_q),
        .rs1_mux2_out(rs1_mux2_out),
        .rs1_mux2_sel(rs1_mux2_sel));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[0]),
        .Q(rs1_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[10]),
        .Q(rs1_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[11]),
        .Q(rs1_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[12]),
        .Q(rs1_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[13]),
        .Q(rs1_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[14]),
        .Q(rs1_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[15]),
        .Q(rs1_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[16]),
        .Q(rs1_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[17]),
        .Q(rs1_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[18]),
        .Q(rs1_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[19]),
        .Q(rs1_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[1]),
        .Q(rs1_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[20]),
        .Q(rs1_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[21]),
        .Q(rs1_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[22]),
        .Q(rs1_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[23]),
        .Q(rs1_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[24]),
        .Q(rs1_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[25]),
        .Q(rs1_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[26]),
        .Q(rs1_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[27]),
        .Q(rs1_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[28]),
        .Q(rs1_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[29]),
        .Q(rs1_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[2]),
        .Q(rs1_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[30]),
        .Q(rs1_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[31]),
        .Q(rs1_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[3]),
        .Q(rs1_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[4]),
        .Q(rs1_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[5]),
        .Q(rs1_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[6]),
        .Q(rs1_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[7]),
        .Q(rs1_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[8]),
        .Q(rs1_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_mux_out[9]),
        .Q(rs1_register_q[9]),
        .R(\<const0> ));
  TWO_INPUT_MUX_6 rs2_mux
       (.D(rs2_mux_out),
        .rs2_mux_sel(rs2_mux_sel),
        .\rs2_register_q_reg[0] (rf_n_65),
        .\rs2_register_q_reg[0]_0 (nop_mux_n_30),
        .\rs2_register_q_reg[0]_1 (rf_n_66),
        .\rs2_register_q_reg[10] (rf_n_85),
        .\rs2_register_q_reg[10]_0 (rf_n_86),
        .\rs2_register_q_reg[11] (rf_n_87),
        .\rs2_register_q_reg[11]_0 (rf_n_88),
        .\rs2_register_q_reg[12] (rf_n_89),
        .\rs2_register_q_reg[12]_0 (rf_n_90),
        .\rs2_register_q_reg[13] (rf_n_91),
        .\rs2_register_q_reg[13]_0 (rf_n_92),
        .\rs2_register_q_reg[14] (rf_n_93),
        .\rs2_register_q_reg[14]_0 (rf_n_94),
        .\rs2_register_q_reg[15] (rf_n_95),
        .\rs2_register_q_reg[15]_0 (rf_n_96),
        .\rs2_register_q_reg[16] (rf_n_97),
        .\rs2_register_q_reg[16]_0 (rf_n_98),
        .\rs2_register_q_reg[17] (rf_n_99),
        .\rs2_register_q_reg[17]_0 (rf_n_100),
        .\rs2_register_q_reg[18] (rf_n_101),
        .\rs2_register_q_reg[18]_0 (rf_n_102),
        .\rs2_register_q_reg[19] (rf_n_103),
        .\rs2_register_q_reg[19]_0 (rf_n_104),
        .\rs2_register_q_reg[1] (rf_n_67),
        .\rs2_register_q_reg[1]_0 (rf_n_68),
        .\rs2_register_q_reg[20] (rf_n_105),
        .\rs2_register_q_reg[20]_0 (rf_n_106),
        .\rs2_register_q_reg[21] (rf_n_107),
        .\rs2_register_q_reg[21]_0 (rf_n_108),
        .\rs2_register_q_reg[22] (rf_n_109),
        .\rs2_register_q_reg[22]_0 (rf_n_110),
        .\rs2_register_q_reg[23] (rf_n_111),
        .\rs2_register_q_reg[23]_0 (rf_n_112),
        .\rs2_register_q_reg[24] (rf_n_113),
        .\rs2_register_q_reg[24]_0 (rf_n_114),
        .\rs2_register_q_reg[25] (rf_n_115),
        .\rs2_register_q_reg[25]_0 (rf_n_116),
        .\rs2_register_q_reg[26] (rf_n_117),
        .\rs2_register_q_reg[26]_0 (rf_n_118),
        .\rs2_register_q_reg[27] (rf_n_119),
        .\rs2_register_q_reg[27]_0 (rf_n_120),
        .\rs2_register_q_reg[28] (rf_n_121),
        .\rs2_register_q_reg[28]_0 (rf_n_122),
        .\rs2_register_q_reg[29] (rf_n_123),
        .\rs2_register_q_reg[29]_0 (rf_n_124),
        .\rs2_register_q_reg[2] (rf_n_69),
        .\rs2_register_q_reg[2]_0 (rf_n_70),
        .\rs2_register_q_reg[30] (rf_n_125),
        .\rs2_register_q_reg[30]_0 (rf_n_126),
        .\rs2_register_q_reg[31] (wd),
        .\rs2_register_q_reg[31]_0 (rf_n_127),
        .\rs2_register_q_reg[31]_1 (rf_n_128),
        .\rs2_register_q_reg[3] (rf_n_71),
        .\rs2_register_q_reg[3]_0 (rf_n_72),
        .\rs2_register_q_reg[4] (rf_n_73),
        .\rs2_register_q_reg[4]_0 (rf_n_74),
        .\rs2_register_q_reg[5] (rf_n_75),
        .\rs2_register_q_reg[5]_0 (rf_n_76),
        .\rs2_register_q_reg[6] (rf_n_77),
        .\rs2_register_q_reg[6]_0 (rf_n_78),
        .\rs2_register_q_reg[7] (rf_n_79),
        .\rs2_register_q_reg[7]_0 (rf_n_80),
        .\rs2_register_q_reg[8] (rf_n_81),
        .\rs2_register_q_reg[8]_0 (rf_n_82),
        .\rs2_register_q_reg[9] (rf_n_83),
        .\rs2_register_q_reg[9]_0 (rf_n_84));
  FOUR_INPUT_MUX_7 rs2_mux2
       (.Q(alu_register_q),
        .mem_reg_3_3(rs1_mux2_in2),
        .mem_reg_3_3_0(rs2_register_q),
        .rs2_mux2_out(rs2_mux2_out),
        .rs2_mux2_sel(rs2_mux2_sel));
  FOUR_INPUT_MUX_8 rs2_mux3
       (.Q(alu_register_q),
        .imem_dina(imem_dina),
        .mem_reg_3_3(rs1_mux2_in2),
        .mem_reg_3_3_0(dmem_n_52),
        .mem_reg_3_3_1(p_0_in[4:2]),
        .rs2_mux2_out(rs2_mux2_out),
        .rs2_mux2_sel(rs2_mux2_sel[1]),
        .rs2_mux3_sel(rs2_mux3_sel));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rs2_register_q[31]_i_20 
       (.I0(wa[0]),
        .I1(wa[1]),
        .I2(wa[3]),
        .I3(wa[4]),
        .I4(wa[2]),
        .O(\rs2_register_q[31]_i_20_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[0]),
        .Q(rs2_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[10]),
        .Q(rs2_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[11]),
        .Q(rs2_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[12]),
        .Q(rs2_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[13]),
        .Q(rs2_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[14]),
        .Q(rs2_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[15]),
        .Q(rs2_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[16]),
        .Q(rs2_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[17]),
        .Q(rs2_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[18]),
        .Q(rs2_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[19]),
        .Q(rs2_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[1]),
        .Q(rs2_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[20]),
        .Q(rs2_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[21]),
        .Q(rs2_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[22]),
        .Q(rs2_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[23]),
        .Q(rs2_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[24]),
        .Q(rs2_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[25]),
        .Q(rs2_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[26]),
        .Q(rs2_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[27]),
        .Q(rs2_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[28]),
        .Q(rs2_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[29]),
        .Q(rs2_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[2]),
        .Q(rs2_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[30]),
        .Q(rs2_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[31]),
        .Q(rs2_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[3]),
        .Q(rs2_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[4]),
        .Q(rs2_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[5]),
        .Q(rs2_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[6]),
        .Q(rs2_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[7]),
        .Q(rs2_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[8]),
        .Q(rs2_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_mux_out[9]),
        .Q(rs2_register_q[9]),
        .R(\<const0> ));
  FOUR_INPUT_MUX_9 wb_mux
       (.Q(alu_register_q),
        .\alu_register_q_reg[31] (wd),
        .\mem_reg[30][0] ({\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .\mem_reg[30][2] (pc_execute_register_q[2:0]),
        .\mem_reg[30][31] (rs1_mux2_in2),
        .out(pc_plus_four2_out));
  WF_CU wf_cu
       (.buttons_pressed(buttons_pressed),
        .cpu_clk_locked(cpu_clk_locked),
        .pc_mux_sel(pc_mux_sel),
        .wf_br_taken(wf_br_taken),
        .wf_jal__0(wf_jal__0),
        .wf_jalr(wf_jalr));
  LUT6 #(
    .INIT(64'h0000000000000145)) 
    wf_jal
       (.I0(nop_mux_sel),
        .I1(pc_register_q[30]),
        .I2(imem_doutb[4]),
        .I3(bios_douta[4]),
        .I4(bios_mem_n_34),
        .I5(bios_mem_n_35),
        .O(wf_jal__0));
  X_CU x_cu
       (.ADDRARDADDR(x_cu_n_84),
        .ADDRBWRADDR(x_cu_n_83),
        .CO(\alu/data8 ),
        .Q({pc_register_q[19:16],pc_register_q[4:1]}),
        .S({x_cu_n_8,x_cu_n_9,x_cu_n_10,x_cu_n_11}),
        .a_mux_out(a_mux_out),
        .addr(x_cu_n_86),
        .addra({x_cu_n_80,x_cu_n_81}),
        .\alu_register_q[0]_i_2_0 (\alu/data9 ),
        .\alu_register_q[16]_i_6_0 (ldx_n_140),
        .\alu_register_q[24]_i_2_0 (x_cu_n_101),
        .\alu_register_q[31]_i_6_0 ({\alu/data0 [31:28],\alu/data0 [26:8],\alu/data0 [4],\alu/data0 [0]}),
        .\alu_register_q[31]_i_6_1 (ldx_n_190),
        .\alu_register_q_reg[0] (ldx_n_159),
        .\alu_register_q_reg[0]_0 (ldx_n_168),
        .\alu_register_q_reg[0]_1 (ldx_n_147),
        .\alu_register_q_reg[16] (ldx_n_162),
        .\alu_register_q_reg[16]_0 (ldx_n_136),
        .\alu_register_q_reg[16]_1 (ldx_n_152),
        .\alu_register_q_reg[16]_2 (ldx_n_148),
        .\alu_register_q_reg[17] (ldx_n_120),
        .\alu_register_q_reg[17]_0 (ldx_n_130),
        .\alu_register_q_reg[17]_1 (ldx_n_122),
        .\alu_register_q_reg[17]_2 (ldx_n_186),
        .\alu_register_q_reg[17]_3 (ldx_n_127),
        .\alu_register_q_reg[17]_4 (ldx_n_187),
        .\alu_register_q_reg[17]_5 (ldx_n_166),
        .\alu_register_q_reg[18] (ldx_n_170),
        .\alu_register_q_reg[18]_0 (ldx_n_173),
        .\alu_register_q_reg[18]_1 (ldx_n_118),
        .\alu_register_q_reg[18]_2 (ldx_n_153),
        .\alu_register_q_reg[19] (ldx_n_178),
        .\alu_register_q_reg[19]_0 (ldx_n_141),
        .\alu_register_q_reg[24] (ldx_n_151),
        .\alu_register_q_reg[24]_0 (ldx_n_167),
        .\alu_register_q_reg[24]_1 (ldx_n_150),
        .\alu_register_q_reg[24]_2 (ldx_n_146),
        .\alu_register_q_reg[25] (ldx_n_123),
        .\alu_register_q_reg[25]_0 (ldx_n_126),
        .\alu_register_q_reg[25]_1 (ldx_n_124),
        .\alu_register_q_reg[25]_2 (ldx_n_132),
        .\alu_register_q_reg[27] (ldx_n_183),
        .\alu_register_q_reg[27]_0 (ldx_n_180),
        .\alu_register_q_reg[27]_1 (ldx_n_189),
        .\alu_register_q_reg[27]_2 (ldx_n_157),
        .\alu_register_q_reg[28] (ldx_n_163),
        .\alu_register_q_reg[28]_0 (ldx_n_158),
        .\alu_register_q_reg[28]_1 (ldx_n_161),
        .\alu_register_q_reg[29] (ldx_n_131),
        .\alu_register_q_reg[29]_0 (ldx_n_125),
        .\alu_register_q_reg[29]_1 (ldx_n_169),
        .\alu_register_q_reg[2] (x_cu_n_41),
        .\alu_register_q_reg[2]_0 (x_cu_n_70),
        .\alu_register_q_reg[2]_1 (x_cu_n_72),
        .\alu_register_q_reg[30] (ldx_n_174),
        .\alu_register_q_reg[30]_0 (ldx_n_177),
        .\alu_register_q_reg[30]_1 (ldx_n_171),
        .\alu_register_q_reg[30]_2 (ldx_n_172),
        .\alu_register_q_reg[31] (ldx_n_181),
        .\alu_register_q_reg[31]_0 (ldx_n_139),
        .\alu_register_q_reg[4] (ldx_n_160),
        .\alu_register_q_reg[4]_0 (ldx_n_145),
        .\alu_register_q_reg[5] (ldx_n_135),
        .\alu_register_q_reg[5]_0 (ldx_n_129),
        .\alu_register_q_reg[5]_1 (ldx_n_121),
        .\alu_register_q_reg[7] (ldx_n_182),
        .\alu_sel_reg[0]_0 (x_cu_n_45),
        .\alu_sel_reg[0]_1 (x_cu_n_53),
        .\alu_sel_reg[0]_2 (x_cu_n_79),
        .\alu_sel_reg[0]_3 ({\instruction_decode_register_q_reg_n_1_[30] ,\instruction_decode_register_q_reg_n_1_[24] ,\instruction_decode_register_q_reg_n_1_[23] ,\instruction_decode_register_q_reg_n_1_[22] ,\instruction_decode_register_q_reg_n_1_[21] ,\instruction_decode_register_q_reg_n_1_[20] ,\instruction_decode_register_q_reg_n_1_[19] ,\instruction_decode_register_q_reg_n_1_[18] ,\instruction_decode_register_q_reg_n_1_[17] ,\instruction_decode_register_q_reg_n_1_[16] ,\instruction_decode_register_q_reg_n_1_[15] ,\instruction_decode_register_q_reg_n_1_[14] ,\instruction_decode_register_q_reg_n_1_[13] ,\instruction_decode_register_q_reg_n_1_[12] ,p_0_in}),
        .\alu_sel_reg[1]_0 (x_cu_n_33),
        .\alu_sel_reg[1]_1 (x_cu_n_42),
        .\alu_sel_reg[1]_2 (x_cu_n_71),
        .\alu_sel_reg[3]_0 (x_cu_n_30),
        .\alu_sel_reg[3]_1 (x_cu_n_31),
        .\alu_sel_reg[3]_2 (x_cu_n_50),
        .b_mux_out(b_mux_out),
        .b_sel(b_mux_sel),
        .bios_enb(bios_enb),
        .\bit_counter[2]_i_10 (x_cu_n_98),
        .\bit_counter[2]_i_3__0_0 ({pc_mux_in3[13],pc_mux_in3[8:6],pc_mux_in3[1]}),
        .\bit_counter[3]_i_16_0 (ldx_n_137),
        .\bit_counter[3]_i_16_1 (ldx_n_138),
        .\bit_counter[3]_i_16_2 (ldx_n_164),
        .\bit_counter[3]_i_19 (ldx_n_184),
        .\bit_counter[3]_i_19_0 (ldx_n_154),
        .\bit_counter[3]_i_19_1 (ldx_n_156),
        .\bit_counter[3]_i_54 (x_cu_n_47),
        .\bit_counter[3]_i_8 (ldx_n_149),
        .br_un_reg_0(dmem_n_52),
        .branch_comp_br_un(branch_comp_br_un),
        .cycle_counter(cycle_counter),
        .data1(\alu/data1 ),
        .douta_reg_0(bios_mem_n_59),
        .imem_ena(imem_ena),
        .imm_gen_out(imm_gen_out[2]),
        .\instruction_counter_reg[0] (ldx_n_226),
        .\instruction_counter_reg[0]_0 (ldx_n_228),
        .\instruction_counter_reg[0]_1 (ldx_n_227),
        .\instruction_counter_reg[0]_2 (ldx_n_229),
        .\instruction_decode_register_q_reg[12] (x_cu_n_12),
        .\instruction_decode_register_q_reg[12]_0 (x_cu_n_103),
        .\instruction_decode_register_q_reg[12]_1 (x_cu_n_104),
        .\instruction_decode_register_q_reg[12]_2 (x_cu_n_105),
        .\instruction_decode_register_q_reg[12]_3 (x_cu_n_106),
        .\instruction_decode_register_q_reg[17] (x_cu_n_48),
        .\instruction_decode_register_q_reg[17]_0 (x_cu_n_66),
        .\instruction_decode_register_q_reg[20] (x_cu_n_94),
        .\instruction_decode_register_q_reg[28] (x_cu_n_74),
        .\instruction_decode_register_q_reg[4] (x_cu_n_102),
        .\instruction_decode_register_q_reg[5] (x_alu_sel),
        .\instruction_decode_register_q_reg[5]_0 (x_cu_n_99),
        .\instruction_execute_register_q_reg[11] (x_cu_n_92),
        .\instruction_execute_register_q_reg[4] (x_cu_n_93),
        .mem_reg_0_0(ldx_n_134),
        .mem_reg_0_0_0(ldx_n_142),
        .mem_reg_0_0_1(ldx_n_185),
        .mem_reg_0_0_2(ldx_n_133),
        .mem_reg_0_0_i_108(x_cu_n_38),
        .mem_reg_0_0_i_114_0(x_cu_n_69),
        .mem_reg_0_0_i_129(x_cu_n_29),
        .mem_reg_0_0_i_135(x_cu_n_51),
        .mem_reg_0_0_i_144(x_cu_n_63),
        .mem_reg_0_0_i_153(x_cu_n_65),
        .mem_reg_0_0_i_155(x_cu_n_59),
        .mem_reg_0_0_i_162(x_cu_n_54),
        .mem_reg_0_0_i_29(x_cu_n_46),
        .mem_reg_0_0_i_34(ldx_n_224),
        .mem_reg_0_0_i_41(nop_mux_n_31),
        .mem_reg_0_0_i_43(x_cu_n_40),
        .mem_reg_0_0_i_43_0(x_cu_n_64),
        .mem_reg_0_0_i_70__0({wa,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .mem_reg_0_0_i_75(x_cu_n_39),
        .mem_reg_0_0_i_75_0(x_cu_n_73),
        .mem_reg_0_0_i_77(x_cu_n_82),
        .mem_reg_0_0_i_77_0(x_cu_n_85),
        .mem_reg_0_0_i_97(x_cu_n_56),
        .mem_reg_0_0_i_97_0(x_cu_n_58),
        .mem_reg_2_2(ldx_n_165),
        .mem_reg_2_2_0(ldx_n_144),
        .mem_reg_3_3(ldx_n_155),
        .mem_reg_3_3_0(ldx_n_119),
        .mem_reg_3_3_1(ldx_n_128),
        .mem_reg_3_3_2(ldx_n_143),
        .mem_reg_3_3_3(ldx_n_175),
        .mem_reg_3_3_4(ldx_n_176),
        .mem_reg_3_3_5(ldx_n_179),
        .mem_reg_3_3_6(ldx_n_188),
        .mem_reg_3_3_7(on_chip_uart_n_15),
        .mem_reg_3_3_8(p_2_in),
        .nop_mux_sel(nop_mux_sel),
        .\pc_decode_register_q_reg[0] (x_cu_n_67),
        .\pc_decode_register_q_reg[10] (x_cu_n_60),
        .\pc_decode_register_q_reg[12] (x_cu_n_75),
        .\pc_decode_register_q_reg[13] (x_cu_n_68),
        .\pc_decode_register_q_reg[17] (x_cu_n_28),
        .\pc_decode_register_q_reg[1] (x_cu_n_57),
        .\pc_decode_register_q_reg[20] (x_cu_n_52),
        .\pc_decode_register_q_reg[21] (x_cu_n_76),
        .\pc_decode_register_q_reg[21]_0 (x_cu_n_77),
        .\pc_decode_register_q_reg[22] (x_cu_n_44),
        .\pc_decode_register_q_reg[23] (x_cu_n_49),
        .\pc_decode_register_q_reg[24] (x_cu_n_43),
        .\pc_decode_register_q_reg[25] (x_cu_n_32),
        .\pc_decode_register_q_reg[26] (x_cu_n_78),
        .\pc_decode_register_q_reg[2] (x_cu_n_61),
        .\pc_decode_register_q_reg[3] (x_cu_n_62),
        .\pc_decode_register_q_reg[9] (x_cu_n_55),
        .pc_mux_in3({pc_mux_in3[31:27],pc_mux_in3[25:24],pc_mux_in3[19:15],pc_mux_in3[4],pc_mux_in3[0]}),
        .\pc_register_q_reg[16] (x_cu_n_4),
        .\pc_register_q_reg[19] ({x_cu_n_5,x_cu_n_6,x_cu_n_7}),
        .\pc_register_q_reg[20]_i_2 (nop_mux_n_28),
        .rs1_mux2_sel(rs1_mux2_sel),
        .rs1_mux_sel(rs1_mux_sel),
        .\rs1_register_q[31]_i_5_0 (nop_mux_n_29),
        .\rs1_register_q[31]_i_5_1 (nop_mux_n_25),
        .\rs1_register_q_reg[0] (nop_mux_n_26),
        .\rs1_register_q_reg[0]_0 (nop_mux_n_27),
        .rs2_mux2_out(rs2_mux2_out[2]),
        .rs2_mux2_sel(rs2_mux2_sel),
        .rs2_mux_sel(rs2_mux_sel),
        .\rs2_register_q[31]_i_5_0 (nop_mux_n_34),
        .\rs2_register_q[31]_i_5_1 (\rs2_register_q[31]_i_20_n_1 ),
        .\rs2_register_q[31]_i_5_2 (nop_mux_n_30),
        .\rs2_register_q_reg[0] (nop_mux_n_32),
        .\rs2_register_q_reg[0]_0 (nop_mux_n_33),
        .wf_br_taken(wf_br_taken));
endmodule

module debouncer
   (rising_comd,
    debounced_signals,
    cpu_clk,
    signal_in_d,
    async_signal_tmp2);
  output [0:0]rising_comd;
  output [0:0]debounced_signals;
  input cpu_clk;
  input [0:0]signal_in_d;
  input [0:0]async_signal_tmp2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]async_signal_tmp2;
  wire cpu_clk;
  wire [0:0]debounced_signals;
  wire p_0_in;
  wire [8:0]p_0_in__0;
  wire [14:0]p_1_in;
  wire [0:0]rising_comd;
  wire [14:0]sample_cnt;
  wire sample_cnt0_carry__0_n_1;
  wire sample_cnt0_carry__1_n_1;
  wire sample_cnt0_carry_n_1;
  wire \sample_cnt[14]_i_2_n_1 ;
  wire \sample_cnt[14]_i_3_n_1 ;
  wire \saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ;
  wire \saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ;
  wire \saturatingcounter[0].saturating_counter[0][8]_i_4_n_1 ;
  wire \saturatingcounter[0].saturating_counter[0][8]_i_5_n_1 ;
  wire \saturatingcounter[0].saturating_counter[0][8]_i_6_n_1 ;
  wire [8:0]\saturatingcounter[0].saturating_counter_reg[0]_0 ;
  wire [0:0]signal_in_d;
  wire [3:0]NLW_sample_cnt0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sample_cnt0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sample_cnt0_carry__1_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h2)) 
    \edge_detect_pulse_reg[0]_i_1 
       (.I0(debounced_signals),
        .I1(signal_in_d),
        .O(rising_comd));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sample_cnt0_carry
       (.CI(\<const0> ),
        .CO({sample_cnt0_carry_n_1,NLW_sample_cnt0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(sample_cnt[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(p_1_in[4:1]),
        .S(sample_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sample_cnt0_carry__0
       (.CI(sample_cnt0_carry_n_1),
        .CO({sample_cnt0_carry__0_n_1,NLW_sample_cnt0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(p_1_in[8:5]),
        .S(sample_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sample_cnt0_carry__1
       (.CI(sample_cnt0_carry__0_n_1),
        .CO({sample_cnt0_carry__1_n_1,NLW_sample_cnt0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(p_1_in[12:9]),
        .S(sample_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sample_cnt0_carry__2
       (.CI(sample_cnt0_carry__1_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(p_1_in[14:13]),
        .S({\<const0> ,\<const0> ,sample_cnt[14:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[0]_i_1 
       (.I0(sample_cnt[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \sample_cnt[14]_i_1 
       (.I0(\sample_cnt[14]_i_2_n_1 ),
        .I1(sample_cnt[2]),
        .I2(sample_cnt[1]),
        .I3(sample_cnt[0]),
        .I4(\sample_cnt[14]_i_3_n_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sample_cnt[14]_i_2 
       (.I0(sample_cnt[11]),
        .I1(sample_cnt[12]),
        .I2(sample_cnt[9]),
        .I3(sample_cnt[10]),
        .I4(sample_cnt[14]),
        .I5(sample_cnt[13]),
        .O(\sample_cnt[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \sample_cnt[14]_i_3 
       (.I0(sample_cnt[5]),
        .I1(sample_cnt[6]),
        .I2(sample_cnt[3]),
        .I3(sample_cnt[4]),
        .I4(sample_cnt[8]),
        .I5(sample_cnt[7]),
        .O(\sample_cnt[14]_i_3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[0]),
        .Q(sample_cnt[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[10]),
        .Q(sample_cnt[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[11]),
        .Q(sample_cnt[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[12]),
        .Q(sample_cnt[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[13]),
        .Q(sample_cnt[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[14]),
        .Q(sample_cnt[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[1]),
        .Q(sample_cnt[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[2]),
        .Q(sample_cnt[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[3]),
        .Q(sample_cnt[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[4]),
        .Q(sample_cnt[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[5]),
        .Q(sample_cnt[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[6]),
        .Q(sample_cnt[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[7]),
        .Q(sample_cnt[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[8]),
        .Q(sample_cnt[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \sample_cnt_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_1_in[9]),
        .Q(sample_cnt[9]),
        .R(p_0_in));
  (* \PinAttr:I0:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \saturatingcounter[0].saturating_counter[0][0]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .O(p_0_in__0[0]));
  (* \PinAttr:I0:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \saturatingcounter[0].saturating_counter[0][1]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \saturatingcounter[0].saturating_counter[0][2]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .O(p_0_in__0[2]));
  (* \PinAttr:I0:HOLD_DETOUR  = "172" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "190" *) 
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \saturatingcounter[0].saturating_counter[0][3]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .O(p_0_in__0[3]));
  (* \PinAttr:I0:HOLD_DETOUR  = "190" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "172" *) 
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \saturatingcounter[0].saturating_counter[0][4]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \saturatingcounter[0].saturating_counter[0][5]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .I5(\saturatingcounter[0].saturating_counter_reg[0]_0 [5]),
        .O(p_0_in__0[5]));
  (* \PinAttr:I2:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \saturatingcounter[0].saturating_counter[0][6]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I1(\saturatingcounter[0].saturating_counter[0][8]_i_6_n_1 ),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .O(p_0_in__0[6]));
  (* \PinAttr:I0:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \saturatingcounter[0].saturating_counter[0][7]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .I1(\saturatingcounter[0].saturating_counter[0][8]_i_6_n_1 ),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_1 
       (.I0(\sample_cnt[14]_i_2_n_1 ),
        .I1(sample_cnt[0]),
        .I2(async_signal_tmp2),
        .I3(sample_cnt[2]),
        .I4(sample_cnt[1]),
        .I5(\sample_cnt[14]_i_3_n_1 ),
        .O(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_2 
       (.I0(p_0_in),
        .I1(\saturatingcounter[0].saturating_counter[0][8]_i_4_n_1 ),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I3(\saturatingcounter[0].saturating_counter[0][8]_i_5_n_1 ),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .I5(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .O(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_3 
       (.I0(\saturatingcounter[0].saturating_counter[0][8]_i_6_n_1 ),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [8]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [7]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .O(p_0_in__0[8]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_4 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [7]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [8]),
        .O(\saturatingcounter[0].saturating_counter[0][8]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_5 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [5]),
        .O(\saturatingcounter[0].saturating_counter[0][8]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \saturatingcounter[0].saturating_counter[0][8]_i_6 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [5]),
        .O(\saturatingcounter[0].saturating_counter[0][8]_i_6_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][0] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[0]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [0]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][1] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[1]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [1]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][2] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[2]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [2]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][3] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[3]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][4] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[4]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][5] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[5]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [5]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][6] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[6]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][7] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[7]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [7]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \saturatingcounter[0].saturating_counter_reg[0][8] 
       (.C(cpu_clk),
        .CE(\saturatingcounter[0].saturating_counter[0][8]_i_2_n_1 ),
        .D(p_0_in__0[8]),
        .Q(\saturatingcounter[0].saturating_counter_reg[0]_0 [8]),
        .R(\saturatingcounter[0].saturating_counter[0][8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \signal_in_d[0]_i_1 
       (.I0(\saturatingcounter[0].saturating_counter_reg[0]_0 [8]),
        .I1(\saturatingcounter[0].saturating_counter_reg[0]_0 [5]),
        .I2(\saturatingcounter[0].saturating_counter_reg[0]_0 [4]),
        .I3(\saturatingcounter[0].saturating_counter_reg[0]_0 [3]),
        .I4(\saturatingcounter[0].saturating_counter_reg[0]_0 [6]),
        .I5(\saturatingcounter[0].saturating_counter_reg[0]_0 [7]),
        .O(debounced_signals));
endmodule

module dmem
   (\instruction_decode_register_q_reg[12] ,
    \instruction_decode_register_q_reg[5] ,
    \instruction_decode_register_q_reg[5]_0 ,
    \instruction_decode_register_q_reg[3] ,
    imm_gen_out,
    \instruction_decode_register_q_reg[31] ,
    \instruction_decode_register_q_reg[5]_1 ,
    \instruction_decode_register_q_reg[5]_2 ,
    \instruction_decode_register_q_reg[5]_3 ,
    \instruction_decode_register_q_reg[5]_4 ,
    \instruction_decode_register_q_reg[5]_5 ,
    \instruction_decode_register_q_reg[5]_6 ,
    \instruction_decode_register_q_reg[31]_0 ,
    \instruction_decode_register_q_reg[2] ,
    D,
    rs2_mux3_sel,
    a_mux_sel,
    \instruction_decode_register_q_reg[3]_0 ,
    dout,
    Q,
    addr_mux_out,
    \ldx_out_reg[7]_i_1_0 ,
    \ldx_out_reg[8]_i_1_0 ,
    \ldx_out_reg[15] ,
    wf_ldx_sel,
    \ldx_out_reg[16]_i_1_0 ,
    \ldx_out_reg[15]_i_1_0 ,
    mem_reg_0_0_i_64__0_0,
    mem_reg_0_0_i_44,
    mem_reg_0_0_i_44_0,
    rs1_mux2_sel,
    mem_reg_0_0_i_64__0_1,
    cpu_clk,
    mem_reg_3_3_0,
    ADDRARDADDR,
    p_1_in,
    WEA,
    mem_reg_0_2_0,
    mem_reg_1_2_0,
    mem_reg_2_2_0,
    addr,
    mem_reg_3_2_0);
  output \instruction_decode_register_q_reg[12] ;
  output \instruction_decode_register_q_reg[5] ;
  output \instruction_decode_register_q_reg[5]_0 ;
  output \instruction_decode_register_q_reg[3] ;
  output [2:0]imm_gen_out;
  output \instruction_decode_register_q_reg[31] ;
  output \instruction_decode_register_q_reg[5]_1 ;
  output \instruction_decode_register_q_reg[5]_2 ;
  output \instruction_decode_register_q_reg[5]_3 ;
  output \instruction_decode_register_q_reg[5]_4 ;
  output \instruction_decode_register_q_reg[5]_5 ;
  output \instruction_decode_register_q_reg[5]_6 ;
  output \instruction_decode_register_q_reg[31]_0 ;
  output \instruction_decode_register_q_reg[2] ;
  output [31:0]D;
  output [0:0]rs2_mux3_sel;
  output [1:0]a_mux_sel;
  output \instruction_decode_register_q_reg[3]_0 ;
  output [31:0]dout;
  input [16:0]Q;
  input [31:0]addr_mux_out;
  input [1:0]\ldx_out_reg[7]_i_1_0 ;
  input \ldx_out_reg[8]_i_1_0 ;
  input \ldx_out_reg[15] ;
  input [2:0]wf_ldx_sel;
  input \ldx_out_reg[16]_i_1_0 ;
  input \ldx_out_reg[15]_i_1_0 ;
  input [3:0]mem_reg_0_0_i_64__0_0;
  input mem_reg_0_0_i_44;
  input mem_reg_0_0_i_44_0;
  input [0:0]rs1_mux2_sel;
  input mem_reg_0_0_i_64__0_1;
  input cpu_clk;
  input mem_reg_3_3_0;
  input [13:0]ADDRARDADDR;
  input [31:0]p_1_in;
  input [1:0]WEA;
  input [0:0]mem_reg_0_2_0;
  input [1:0]mem_reg_1_2_0;
  input [1:0]mem_reg_2_2_0;
  input [3:0]addr;
  input [1:0]mem_reg_3_2_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]ADDRARDADDR;
  wire [31:0]D;
  wire GND_2;
  wire [16:0]Q;
  wire [1:0]WEA;
  wire [1:0]a_mux_sel;
  wire [3:0]addr;
  wire [31:0]addr_mux_out;
  wire cpu_clk;
  wire [31:0]dout;
  wire [2:0]imm_gen_out;
  wire \instruction_decode_register_q_reg[12] ;
  wire \instruction_decode_register_q_reg[2] ;
  wire \instruction_decode_register_q_reg[31] ;
  wire \instruction_decode_register_q_reg[31]_0 ;
  wire \instruction_decode_register_q_reg[3] ;
  wire \instruction_decode_register_q_reg[3]_0 ;
  wire \instruction_decode_register_q_reg[5] ;
  wire \instruction_decode_register_q_reg[5]_0 ;
  wire \instruction_decode_register_q_reg[5]_1 ;
  wire \instruction_decode_register_q_reg[5]_2 ;
  wire \instruction_decode_register_q_reg[5]_3 ;
  wire \instruction_decode_register_q_reg[5]_4 ;
  wire \instruction_decode_register_q_reg[5]_5 ;
  wire \instruction_decode_register_q_reg[5]_6 ;
  wire \ldx_out_reg[0]_i_3_n_1 ;
  wire \ldx_out_reg[10]_i_2_n_1 ;
  wire \ldx_out_reg[10]_i_4_n_1 ;
  wire \ldx_out_reg[11]_i_2_n_1 ;
  wire \ldx_out_reg[11]_i_4_n_1 ;
  wire \ldx_out_reg[12]_i_2_n_1 ;
  wire \ldx_out_reg[12]_i_4_n_1 ;
  wire \ldx_out_reg[13]_i_2_n_1 ;
  wire \ldx_out_reg[13]_i_4_n_1 ;
  wire \ldx_out_reg[14]_i_2_n_1 ;
  wire \ldx_out_reg[14]_i_3_n_1 ;
  wire \ldx_out_reg[14]_i_5_n_1 ;
  wire \ldx_out_reg[14]_i_7_n_1 ;
  wire \ldx_out_reg[15] ;
  wire \ldx_out_reg[15]_i_1_0 ;
  wire \ldx_out_reg[15]_i_4_n_1 ;
  wire \ldx_out_reg[15]_i_6_n_1 ;
  wire \ldx_out_reg[15]_i_7_n_1 ;
  wire \ldx_out_reg[16]_i_1_0 ;
  wire \ldx_out_reg[16]_i_2_n_1 ;
  wire \ldx_out_reg[17]_i_2_n_1 ;
  wire \ldx_out_reg[18]_i_2_n_1 ;
  wire \ldx_out_reg[19]_i_2_n_1 ;
  wire \ldx_out_reg[1]_i_3_n_1 ;
  wire \ldx_out_reg[20]_i_2_n_1 ;
  wire \ldx_out_reg[21]_i_2_n_1 ;
  wire \ldx_out_reg[22]_i_2_n_1 ;
  wire \ldx_out_reg[23]_i_2_n_1 ;
  wire \ldx_out_reg[24]_i_2_n_1 ;
  wire \ldx_out_reg[25]_i_2_n_1 ;
  wire \ldx_out_reg[26]_i_2_n_1 ;
  wire \ldx_out_reg[27]_i_2_n_1 ;
  wire \ldx_out_reg[28]_i_2_n_1 ;
  wire \ldx_out_reg[29]_i_2_n_1 ;
  wire \ldx_out_reg[2]_i_3_n_1 ;
  wire \ldx_out_reg[30]_i_2_n_1 ;
  wire \ldx_out_reg[31]_i_2_n_1 ;
  wire \ldx_out_reg[31]_i_3_n_1 ;
  wire \ldx_out_reg[31]_i_4_n_1 ;
  wire \ldx_out_reg[3]_i_3_n_1 ;
  wire \ldx_out_reg[4]_i_3_n_1 ;
  wire \ldx_out_reg[5]_i_3_n_1 ;
  wire \ldx_out_reg[6]_i_3_n_1 ;
  wire [1:0]\ldx_out_reg[7]_i_1_0 ;
  wire \ldx_out_reg[7]_i_3_n_1 ;
  wire \ldx_out_reg[8]_i_1_0 ;
  wire \ldx_out_reg[8]_i_2_n_1 ;
  wire \ldx_out_reg[8]_i_4_n_1 ;
  wire \ldx_out_reg[9]_i_2_n_1 ;
  wire \ldx_out_reg[9]_i_4_n_1 ;
  wire mem_reg_0_0_i_44;
  wire mem_reg_0_0_i_44_0;
  wire [3:0]mem_reg_0_0_i_64__0_0;
  wire mem_reg_0_0_i_64__0_1;
  wire mem_reg_0_0_i_69__0_n_1;
  wire mem_reg_0_0_i_70__0_n_1;
  wire [0:0]mem_reg_0_2_0;
  wire [1:0]mem_reg_1_2_0;
  wire [1:0]mem_reg_2_2_0;
  wire [1:0]mem_reg_3_2_0;
  wire mem_reg_3_3_0;
  wire [31:0]p_1_in;
  wire [0:0]rs1_mux2_sel;
  wire [0:0]rs2_mux3_sel;
  wire [2:0]wf_ldx_sel;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    \alu_register_q[17]_i_14 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[10]),
        .O(\instruction_decode_register_q_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hDFFFD37800000000)) 
    \alu_register_q[17]_i_15 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[16]),
        .O(\instruction_decode_register_q_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h00000000CC8C8888)) 
    \alu_register_q[17]_i_16 
       (.I0(\instruction_decode_register_q_reg[5] ),
        .I1(Q[16]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\instruction_decode_register_q_reg[3] ),
        .I5(\instruction_decode_register_q_reg[5]_0 ),
        .O(\instruction_decode_register_q_reg[31] ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    \alu_register_q[18]_i_12 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[11]),
        .O(\instruction_decode_register_q_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    \alu_register_q[19]_i_20 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[12]),
        .O(\instruction_decode_register_q_reg[5]_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \alu_register_q[30]_i_23 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\instruction_decode_register_q_reg[2] ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \alu_register_q[31]_i_22 
       (.I0(\instruction_decode_register_q_reg[5]_0 ),
        .I1(Q[16]),
        .I2(\instruction_decode_register_q_reg[3] ),
        .I3(\instruction_decode_register_q_reg[31] ),
        .O(\instruction_decode_register_q_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    br_un_reg_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\instruction_decode_register_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[0]_i_1 
       (.I0(addr_mux_out[8]),
        .I1(\ldx_out_reg[0]_i_3_n_1 ),
        .I2(addr_mux_out[24]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[16]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[0]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[10]_i_1 
       (.I0(\ldx_out_reg[10]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[26]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[10]_i_2 
       (.I0(\ldx_out_reg[10]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[18]),
        .O(\ldx_out_reg[10]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[10]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[10]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[10]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[11]_i_1 
       (.I0(\ldx_out_reg[11]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[27]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[11]_i_2 
       (.I0(\ldx_out_reg[11]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[19]),
        .O(\ldx_out_reg[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[11]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[11]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[12]_i_1 
       (.I0(\ldx_out_reg[12]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[28]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[12]_i_2 
       (.I0(\ldx_out_reg[12]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[20]),
        .O(\ldx_out_reg[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[12]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[12]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[13]_i_1 
       (.I0(\ldx_out_reg[13]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[29]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[13]_i_2 
       (.I0(\ldx_out_reg[13]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[21]),
        .O(\ldx_out_reg[13]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[13]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[13]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[13]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[14]_i_1 
       (.I0(\ldx_out_reg[14]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[30]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[14]_i_2 
       (.I0(\ldx_out_reg[14]_i_7_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[22]),
        .O(\ldx_out_reg[14]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ldx_out_reg[14]_i_3 
       (.I0(addr_mux_out[31]),
        .I1(wf_ldx_sel[2]),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[14]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[14]_i_5 
       (.I0(addr_mux_out[23]),
        .I1(wf_ldx_sel[0]),
        .O(\ldx_out_reg[14]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[14]_i_7 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[14]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[14]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \ldx_out_reg[15]_i_1 
       (.I0(addr_mux_out[23]),
        .I1(\ldx_out_reg[8]_i_1_0 ),
        .I2(\ldx_out_reg[15]_i_4_n_1 ),
        .I3(\ldx_out_reg[15] ),
        .I4(\ldx_out_reg[15]_i_6_n_1 ),
        .I5(\ldx_out_reg[15]_i_7_n_1 ),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[15]_i_4 
       (.I0(addr_mux_out[15]),
        .I1(wf_ldx_sel[0]),
        .O(\ldx_out_reg[15]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FB0800000000)) 
    \ldx_out_reg[15]_i_6 
       (.I0(addr_mux_out[7]),
        .I1(wf_ldx_sel[2]),
        .I2(wf_ldx_sel[0]),
        .I3(addr_mux_out[15]),
        .I4(wf_ldx_sel[1]),
        .I5(\ldx_out_reg[15]_i_1_0 ),
        .O(\ldx_out_reg[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF0B000B000800080)) 
    \ldx_out_reg[15]_i_7 
       (.I0(\ldx_out_reg[14]_i_5_n_1 ),
        .I1(\ldx_out_reg[8]_i_1_0 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(wf_ldx_sel[2]),
        .I5(addr_mux_out[31]),
        .O(\ldx_out_reg[15]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[16]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[16]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[16]_i_2 
       (.I0(addr_mux_out[16]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[17]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[17]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[17]_i_2 
       (.I0(addr_mux_out[17]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[18]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[18]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[18]_i_2 
       (.I0(addr_mux_out[18]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[19]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[19]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[19]_i_2 
       (.I0(addr_mux_out[19]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[1]_i_1 
       (.I0(addr_mux_out[9]),
        .I1(\ldx_out_reg[1]_i_3_n_1 ),
        .I2(addr_mux_out[25]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[17]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[1]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[1]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[1]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[20]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[20]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[20]_i_2 
       (.I0(addr_mux_out[20]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[20]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[21]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[21]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[21]_i_2 
       (.I0(addr_mux_out[21]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[22]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[22]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[22]_i_2 
       (.I0(addr_mux_out[22]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[23]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[23]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[23]_i_2 
       (.I0(addr_mux_out[23]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[24]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[24]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[24]_i_2 
       (.I0(addr_mux_out[24]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[24]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[25]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[25]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[25]_i_2 
       (.I0(addr_mux_out[25]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[26]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[26]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[26]_i_2 
       (.I0(addr_mux_out[26]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[27]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[27]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[27]_i_2 
       (.I0(addr_mux_out[27]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[28]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[28]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[28]_i_2 
       (.I0(addr_mux_out[28]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[29]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[29]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[29]_i_2 
       (.I0(addr_mux_out[29]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[2]_i_1 
       (.I0(addr_mux_out[10]),
        .I1(\ldx_out_reg[2]_i_3_n_1 ),
        .I2(addr_mux_out[26]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[18]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[2]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[2]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[2]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[30]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[30]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[30]_i_2 
       (.I0(addr_mux_out[30]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[30]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[31]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[31]_i_3_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \ldx_out_reg[31]_i_2 
       (.I0(wf_ldx_sel[0]),
        .I1(addr_mux_out[15]),
        .I2(\ldx_out_reg[8]_i_1_0 ),
        .I3(addr_mux_out[23]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[31]_i_3 
       (.I0(addr_mux_out[31]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A808)) 
    \ldx_out_reg[31]_i_4 
       (.I0(\ldx_out_reg[16]_i_1_0 ),
        .I1(addr_mux_out[31]),
        .I2(\ldx_out_reg[8]_i_1_0 ),
        .I3(addr_mux_out[23]),
        .I4(wf_ldx_sel[0]),
        .I5(\ldx_out_reg[14]_i_3_n_1 ),
        .O(\ldx_out_reg[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[3]_i_1 
       (.I0(addr_mux_out[11]),
        .I1(\ldx_out_reg[3]_i_3_n_1 ),
        .I2(addr_mux_out[27]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[19]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[3]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[3]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[4]_i_1 
       (.I0(addr_mux_out[12]),
        .I1(\ldx_out_reg[4]_i_3_n_1 ),
        .I2(addr_mux_out[28]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[20]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[4]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[4]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[5]_i_1 
       (.I0(addr_mux_out[13]),
        .I1(\ldx_out_reg[5]_i_3_n_1 ),
        .I2(addr_mux_out[29]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[21]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[5]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[5]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[6]_i_1 
       (.I0(addr_mux_out[14]),
        .I1(\ldx_out_reg[6]_i_3_n_1 ),
        .I2(addr_mux_out[30]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[22]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[6]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[6]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[7]_i_1 
       (.I0(addr_mux_out[15]),
        .I1(\ldx_out_reg[7]_i_3_n_1 ),
        .I2(addr_mux_out[31]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[23]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[7]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[7]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[8]_i_1 
       (.I0(\ldx_out_reg[8]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[24]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[8]_i_2 
       (.I0(\ldx_out_reg[8]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[16]),
        .O(\ldx_out_reg[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[8]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[8]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[9]_i_1 
       (.I0(\ldx_out_reg[9]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[25]),
        .I3(\ldx_out_reg[8]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[16]_i_1_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[9]_i_2 
       (.I0(\ldx_out_reg[9]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[8]_i_1_0 ),
        .I5(addr_mux_out[17]),
        .O(\ldx_out_reg[9]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[9]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[9]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[9]_i_4_n_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[1:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[1:0]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT5 #(
    .INIT(32'h09000020)) 
    mem_reg_0_0_i_225
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(a_mux_sel[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    mem_reg_0_0_i_226
       (.I0(rs1_mux2_sel),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(a_mux_sel[1]));
  LUT6 #(
    .INIT(64'h75752020E2E68080)) 
    mem_reg_0_0_i_251
       (.I0(\instruction_decode_register_q_reg[5]_0 ),
        .I1(\instruction_decode_register_q_reg[3] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[16]),
        .I5(\instruction_decode_register_q_reg[5] ),
        .O(imm_gen_out[2]));
  LUT6 #(
    .INIT(64'h77552200EA668800)) 
    mem_reg_0_0_i_255
       (.I0(\instruction_decode_register_q_reg[5]_0 ),
        .I1(\instruction_decode_register_q_reg[3] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[16]),
        .I5(\instruction_decode_register_q_reg[5] ),
        .O(imm_gen_out[1]));
  LUT5 #(
    .INIT(32'h08300088)) 
    mem_reg_0_0_i_260
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h04410404)) 
    mem_reg_0_0_i_261
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\instruction_decode_register_q_reg[3] ));
  LUT5 #(
    .INIT(32'h20002083)) 
    mem_reg_0_0_i_262
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\instruction_decode_register_q_reg[5] ));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAAEAAAA)) 
    mem_reg_0_0_i_263
       (.I0(\instruction_decode_register_q_reg[31] ),
        .I1(Q[5]),
        .I2(\instruction_decode_register_q_reg[5] ),
        .I3(\instruction_decode_register_q_reg[3] ),
        .I4(\instruction_decode_register_q_reg[5]_0 ),
        .I5(Q[13]),
        .O(imm_gen_out[0]));
  LUT5 #(
    .INIT(32'h3E3E2E3E)) 
    mem_reg_0_0_i_269
       (.I0(\instruction_decode_register_q_reg[5] ),
        .I1(\instruction_decode_register_q_reg[5]_0 ),
        .I2(\instruction_decode_register_q_reg[3] ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\instruction_decode_register_q_reg[12] ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    mem_reg_0_0_i_313
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[9]),
        .O(\instruction_decode_register_q_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    mem_reg_0_0_i_319
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[8]),
        .O(\instruction_decode_register_q_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h00000000000D000C)) 
    mem_reg_0_0_i_64__0
       (.I0(mem_reg_0_0_i_64__0_0[0]),
        .I1(mem_reg_0_0_i_44),
        .I2(mem_reg_0_0_i_44_0),
        .I3(mem_reg_0_0_i_69__0_n_1),
        .I4(mem_reg_0_0_i_64__0_0[1]),
        .I5(mem_reg_0_0_i_70__0_n_1),
        .O(rs2_mux3_sel));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    mem_reg_0_0_i_69__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(mem_reg_0_0_i_69__0_n_1));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    mem_reg_0_0_i_70__0
       (.I0(mem_reg_0_0_i_64__0_1),
        .I1(mem_reg_0_0_i_64__0_0[2]),
        .I2(Q[14]),
        .I3(mem_reg_0_0_i_64__0_0[3]),
        .I4(Q[15]),
        .O(mem_reg_0_0_i_70__0_n_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[3:2]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[3:2]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[5:4]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[5:4]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[7:6]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[7:6]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[9:8]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[9:8]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[11:10]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[11:10]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[13:12]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[13:12]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[15:14]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[15:14]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[17:16]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[17:16]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:2],mem_reg_0_2_0,ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[19:18]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[19:18]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[21:20]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[21:20]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[23:22]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[23:22]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[25:24]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[25:24]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[27:26]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[27:26]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[29:28]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[29:28]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/dmem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],addr[3],ADDRARDADDR[4],addr[2:1],mem_reg_0_2_0,addr[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[31:30]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[31:30]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
endmodule

module edge_detector
   (signal_in_d,
    buttons_pressed,
    cpu_reset,
    debounced_signals,
    cpu_clk,
    rising_comd,
    cpu_clk_locked);
  output [0:0]signal_in_d;
  output buttons_pressed;
  output cpu_reset;
  input [0:0]debounced_signals;
  input cpu_clk;
  input [0:0]rising_comd;
  input cpu_clk_locked;

  wire \<const0> ;
  wire \<const1> ;
  wire buttons_pressed;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [0:0]debounced_signals;
  wire [0:0]rising_comd;
  wire [0:0]signal_in_d;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hB)) 
    \bit_counter[3]_i_1 
       (.I0(buttons_pressed),
        .I1(cpu_clk_locked),
        .O(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \edge_detect_pulse_reg_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rising_comd),
        .Q(buttons_pressed),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \signal_in_d_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(debounced_signals),
        .Q(signal_in_d),
        .R(\<const0> ));
endmodule

module imem
   (D,
    doutb,
    wf_jalr,
    Q,
    out,
    nop_mux_sel,
    mem_reg_0_0_i_34,
    cpu_clk,
    imem_ena,
    addra,
    ADDRARDADDR,
    ADDRBWRADDR,
    imem_dina,
    WEA,
    mem_reg_1_2_0,
    mem_reg_2_2_0,
    mem_reg_3_2_0);
  output [4:0]D;
  output [26:0]doutb;
  output wf_jalr;
  input [0:0]Q;
  input [4:0]out;
  input nop_mux_sel;
  input [4:0]mem_reg_0_0_i_34;
  input cpu_clk;
  input imem_ena;
  input [13:0]addra;
  input [3:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [31:0]imem_dina;
  input [1:0]WEA;
  input [1:0]mem_reg_1_2_0;
  input [1:0]mem_reg_2_2_0;
  input [1:0]mem_reg_3_2_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [4:0]D;
  wire GND_2;
  wire [0:0]Q;
  wire [1:0]WEA;
  wire [13:0]addra;
  wire cpu_clk;
  wire [26:0]doutb;
  wire [31:0]imem_dina;
  wire [11:7]imem_doutb;
  wire imem_ena;
  wire [4:0]mem_reg_0_0_i_34;
  wire [1:0]mem_reg_1_2_0;
  wire [1:0]mem_reg_2_2_0;
  wire [1:0]mem_reg_3_2_0;
  wire nop_mux_sel;
  wire [4:0]out;
  wire wf_jalr;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h00E4)) 
    \instruction_decode_register_q[10]_i_1 
       (.I0(Q),
        .I1(imem_doutb[10]),
        .I2(out[3]),
        .I3(nop_mux_sel),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \instruction_decode_register_q[11]_i_1 
       (.I0(Q),
        .I1(imem_doutb[11]),
        .I2(out[4]),
        .I3(nop_mux_sel),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \instruction_decode_register_q[7]_i_1 
       (.I0(Q),
        .I1(imem_doutb[7]),
        .I2(out[0]),
        .I3(nop_mux_sel),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \instruction_decode_register_q[8]_i_1 
       (.I0(Q),
        .I1(imem_doutb[8]),
        .I2(out[1]),
        .I3(nop_mux_sel),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \instruction_decode_register_q[9]_i_1 
       (.I0(Q),
        .I1(imem_doutb[9]),
        .I2(out[2]),
        .I3(nop_mux_sel),
        .O(D[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[1:0]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT5 #(
    .INIT(32'h10000000)) 
    mem_reg_0_0_i_47__0
       (.I0(mem_reg_0_0_i_34[2]),
        .I1(mem_reg_0_0_i_34[1]),
        .I2(mem_reg_0_0_i_34[3]),
        .I3(mem_reg_0_0_i_34[0]),
        .I4(mem_reg_0_0_i_34[4]),
        .O(wf_jalr));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[3:2]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_2
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[5:4]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_3
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO({imem_doutb[7],doutb[6]}),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[9:8]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(imem_doutb[9:8]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[11:10]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(imem_doutb[11:10]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_2
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[13:12]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[8:7]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_3
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[15:14]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[10:9]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[17:16]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[12:11]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR[3],addra[4],ADDRARDADDR[2:1],addra[1],ADDRARDADDR[0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[19:18]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[14:13]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_2
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[21:20]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[16:15]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_3
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[23:22]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[18:17]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_0
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[25:24]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[20:19]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_1
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[27:26]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[22:21]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_2
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[29:28]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[24:23]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "cpu/imem/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_3
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[31:30]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[26:25]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
endmodule

module reg_file
   (\pc_register_q_reg[30] ,
    \pc_register_q_reg[30]_0 ,
    \pc_register_q_reg[30]_1 ,
    \pc_register_q_reg[30]_2 ,
    \pc_register_q_reg[30]_3 ,
    \pc_register_q_reg[30]_4 ,
    \pc_register_q_reg[30]_5 ,
    \pc_register_q_reg[30]_6 ,
    \pc_register_q_reg[30]_7 ,
    \pc_register_q_reg[30]_8 ,
    \pc_register_q_reg[30]_9 ,
    \pc_register_q_reg[30]_10 ,
    \pc_register_q_reg[30]_11 ,
    \pc_register_q_reg[30]_12 ,
    \pc_register_q_reg[30]_13 ,
    \pc_register_q_reg[30]_14 ,
    \pc_register_q_reg[30]_15 ,
    \pc_register_q_reg[30]_16 ,
    \pc_register_q_reg[30]_17 ,
    \pc_register_q_reg[30]_18 ,
    \pc_register_q_reg[30]_19 ,
    \pc_register_q_reg[30]_20 ,
    \pc_register_q_reg[30]_21 ,
    \pc_register_q_reg[30]_22 ,
    \pc_register_q_reg[30]_23 ,
    \pc_register_q_reg[30]_24 ,
    \pc_register_q_reg[30]_25 ,
    \pc_register_q_reg[30]_26 ,
    \pc_register_q_reg[30]_27 ,
    \pc_register_q_reg[30]_28 ,
    \pc_register_q_reg[30]_29 ,
    \pc_register_q_reg[30]_30 ,
    \pc_register_q_reg[30]_31 ,
    \pc_register_q_reg[30]_32 ,
    \pc_register_q_reg[30]_33 ,
    \pc_register_q_reg[30]_34 ,
    \pc_register_q_reg[30]_35 ,
    \pc_register_q_reg[30]_36 ,
    \pc_register_q_reg[30]_37 ,
    \pc_register_q_reg[30]_38 ,
    \pc_register_q_reg[30]_39 ,
    \pc_register_q_reg[30]_40 ,
    \pc_register_q_reg[30]_41 ,
    \pc_register_q_reg[30]_42 ,
    \pc_register_q_reg[30]_43 ,
    \pc_register_q_reg[30]_44 ,
    \pc_register_q_reg[30]_45 ,
    \pc_register_q_reg[30]_46 ,
    \pc_register_q_reg[30]_47 ,
    \pc_register_q_reg[30]_48 ,
    \pc_register_q_reg[30]_49 ,
    \pc_register_q_reg[30]_50 ,
    \pc_register_q_reg[30]_51 ,
    \pc_register_q_reg[30]_52 ,
    \pc_register_q_reg[30]_53 ,
    \pc_register_q_reg[30]_54 ,
    \pc_register_q_reg[30]_55 ,
    \pc_register_q_reg[30]_56 ,
    \pc_register_q_reg[30]_57 ,
    \pc_register_q_reg[30]_58 ,
    \pc_register_q_reg[30]_59 ,
    \pc_register_q_reg[30]_60 ,
    \pc_register_q_reg[30]_61 ,
    \pc_register_q_reg[30]_62 ,
    \pc_register_q_reg[30]_63 ,
    \pc_register_q_reg[30]_64 ,
    \pc_register_q_reg[30]_65 ,
    \pc_register_q_reg[30]_66 ,
    \pc_register_q_reg[30]_67 ,
    \pc_register_q_reg[30]_68 ,
    \pc_register_q_reg[30]_69 ,
    \pc_register_q_reg[30]_70 ,
    \pc_register_q_reg[30]_71 ,
    \pc_register_q_reg[30]_72 ,
    \pc_register_q_reg[30]_73 ,
    \pc_register_q_reg[30]_74 ,
    \pc_register_q_reg[30]_75 ,
    \pc_register_q_reg[30]_76 ,
    \pc_register_q_reg[30]_77 ,
    \pc_register_q_reg[30]_78 ,
    \pc_register_q_reg[30]_79 ,
    \pc_register_q_reg[30]_80 ,
    \pc_register_q_reg[30]_81 ,
    \pc_register_q_reg[30]_82 ,
    \pc_register_q_reg[30]_83 ,
    \pc_register_q_reg[30]_84 ,
    \pc_register_q_reg[30]_85 ,
    \pc_register_q_reg[30]_86 ,
    \pc_register_q_reg[30]_87 ,
    \pc_register_q_reg[30]_88 ,
    \pc_register_q_reg[30]_89 ,
    \pc_register_q_reg[30]_90 ,
    \pc_register_q_reg[30]_91 ,
    \pc_register_q_reg[30]_92 ,
    \pc_register_q_reg[30]_93 ,
    \pc_register_q_reg[30]_94 ,
    \pc_register_q_reg[30]_95 ,
    \pc_register_q_reg[30]_96 ,
    \pc_register_q_reg[30]_97 ,
    \pc_register_q_reg[30]_98 ,
    \pc_register_q_reg[30]_99 ,
    \pc_register_q_reg[30]_100 ,
    \pc_register_q_reg[30]_101 ,
    \pc_register_q_reg[30]_102 ,
    \pc_register_q_reg[30]_103 ,
    \pc_register_q_reg[30]_104 ,
    \pc_register_q_reg[30]_105 ,
    \pc_register_q_reg[30]_106 ,
    \pc_register_q_reg[30]_107 ,
    \pc_register_q_reg[30]_108 ,
    \pc_register_q_reg[30]_109 ,
    \pc_register_q_reg[30]_110 ,
    \pc_register_q_reg[30]_111 ,
    \pc_register_q_reg[30]_112 ,
    \pc_register_q_reg[30]_113 ,
    \pc_register_q_reg[30]_114 ,
    \pc_register_q_reg[30]_115 ,
    \pc_register_q_reg[30]_116 ,
    \pc_register_q_reg[30]_117 ,
    \pc_register_q_reg[30]_118 ,
    \pc_register_q_reg[30]_119 ,
    \pc_register_q_reg[30]_120 ,
    \pc_register_q_reg[30]_121 ,
    \pc_register_q_reg[30]_122 ,
    \pc_register_q_reg[30]_123 ,
    \pc_register_q_reg[30]_124 ,
    \pc_register_q_reg[30]_125 ,
    \pc_register_q_reg[30]_126 ,
    Q,
    D,
    cpu_clk,
    \rs1_register_q_reg[0] ,
    \rs1_register_q_reg[31]_i_4_0 ,
    \rs1_register_q_reg[10]_i_7_0 ,
    \rs1_register_q_reg[10]_i_7_1 ,
    \rs1_register_q_reg[21]_i_5_0 ,
    \rs1_register_q_reg[21]_i_5_1 ,
    \rs1_register_q_reg[31]_i_8_0 ,
    \rs1_register_q_reg[31]_i_8_1 ,
    \rs1_register_q_reg[31]_i_8_2 ,
    \rs1_register_q_reg[31]_i_8_3 ,
    \rs2_register_q_reg[0] ,
    \rs2_register_q_reg[31]_i_4_0 ,
    \rs2_register_q_reg[10]_i_7_0 ,
    \rs2_register_q_reg[10]_i_7_1 ,
    \rs2_register_q_reg[21]_i_5_0 ,
    \rs2_register_q_reg[21]_i_5_1 ,
    \rs2_register_q_reg[31]_i_8_0 ,
    \rs2_register_q_reg[31]_i_8_1 ,
    \rs2_register_q_reg[31]_i_8_2 ,
    \rs2_register_q_reg[31]_i_8_3 );
  output \pc_register_q_reg[30] ;
  output \pc_register_q_reg[30]_0 ;
  output \pc_register_q_reg[30]_1 ;
  output \pc_register_q_reg[30]_2 ;
  output \pc_register_q_reg[30]_3 ;
  output \pc_register_q_reg[30]_4 ;
  output \pc_register_q_reg[30]_5 ;
  output \pc_register_q_reg[30]_6 ;
  output \pc_register_q_reg[30]_7 ;
  output \pc_register_q_reg[30]_8 ;
  output \pc_register_q_reg[30]_9 ;
  output \pc_register_q_reg[30]_10 ;
  output \pc_register_q_reg[30]_11 ;
  output \pc_register_q_reg[30]_12 ;
  output \pc_register_q_reg[30]_13 ;
  output \pc_register_q_reg[30]_14 ;
  output \pc_register_q_reg[30]_15 ;
  output \pc_register_q_reg[30]_16 ;
  output \pc_register_q_reg[30]_17 ;
  output \pc_register_q_reg[30]_18 ;
  output \pc_register_q_reg[30]_19 ;
  output \pc_register_q_reg[30]_20 ;
  output \pc_register_q_reg[30]_21 ;
  output \pc_register_q_reg[30]_22 ;
  output \pc_register_q_reg[30]_23 ;
  output \pc_register_q_reg[30]_24 ;
  output \pc_register_q_reg[30]_25 ;
  output \pc_register_q_reg[30]_26 ;
  output \pc_register_q_reg[30]_27 ;
  output \pc_register_q_reg[30]_28 ;
  output \pc_register_q_reg[30]_29 ;
  output \pc_register_q_reg[30]_30 ;
  output \pc_register_q_reg[30]_31 ;
  output \pc_register_q_reg[30]_32 ;
  output \pc_register_q_reg[30]_33 ;
  output \pc_register_q_reg[30]_34 ;
  output \pc_register_q_reg[30]_35 ;
  output \pc_register_q_reg[30]_36 ;
  output \pc_register_q_reg[30]_37 ;
  output \pc_register_q_reg[30]_38 ;
  output \pc_register_q_reg[30]_39 ;
  output \pc_register_q_reg[30]_40 ;
  output \pc_register_q_reg[30]_41 ;
  output \pc_register_q_reg[30]_42 ;
  output \pc_register_q_reg[30]_43 ;
  output \pc_register_q_reg[30]_44 ;
  output \pc_register_q_reg[30]_45 ;
  output \pc_register_q_reg[30]_46 ;
  output \pc_register_q_reg[30]_47 ;
  output \pc_register_q_reg[30]_48 ;
  output \pc_register_q_reg[30]_49 ;
  output \pc_register_q_reg[30]_50 ;
  output \pc_register_q_reg[30]_51 ;
  output \pc_register_q_reg[30]_52 ;
  output \pc_register_q_reg[30]_53 ;
  output \pc_register_q_reg[30]_54 ;
  output \pc_register_q_reg[30]_55 ;
  output \pc_register_q_reg[30]_56 ;
  output \pc_register_q_reg[30]_57 ;
  output \pc_register_q_reg[30]_58 ;
  output \pc_register_q_reg[30]_59 ;
  output \pc_register_q_reg[30]_60 ;
  output \pc_register_q_reg[30]_61 ;
  output \pc_register_q_reg[30]_62 ;
  output \pc_register_q_reg[30]_63 ;
  output \pc_register_q_reg[30]_64 ;
  output \pc_register_q_reg[30]_65 ;
  output \pc_register_q_reg[30]_66 ;
  output \pc_register_q_reg[30]_67 ;
  output \pc_register_q_reg[30]_68 ;
  output \pc_register_q_reg[30]_69 ;
  output \pc_register_q_reg[30]_70 ;
  output \pc_register_q_reg[30]_71 ;
  output \pc_register_q_reg[30]_72 ;
  output \pc_register_q_reg[30]_73 ;
  output \pc_register_q_reg[30]_74 ;
  output \pc_register_q_reg[30]_75 ;
  output \pc_register_q_reg[30]_76 ;
  output \pc_register_q_reg[30]_77 ;
  output \pc_register_q_reg[30]_78 ;
  output \pc_register_q_reg[30]_79 ;
  output \pc_register_q_reg[30]_80 ;
  output \pc_register_q_reg[30]_81 ;
  output \pc_register_q_reg[30]_82 ;
  output \pc_register_q_reg[30]_83 ;
  output \pc_register_q_reg[30]_84 ;
  output \pc_register_q_reg[30]_85 ;
  output \pc_register_q_reg[30]_86 ;
  output \pc_register_q_reg[30]_87 ;
  output \pc_register_q_reg[30]_88 ;
  output \pc_register_q_reg[30]_89 ;
  output \pc_register_q_reg[30]_90 ;
  output \pc_register_q_reg[30]_91 ;
  output \pc_register_q_reg[30]_92 ;
  output \pc_register_q_reg[30]_93 ;
  output \pc_register_q_reg[30]_94 ;
  output \pc_register_q_reg[30]_95 ;
  output \pc_register_q_reg[30]_96 ;
  output \pc_register_q_reg[30]_97 ;
  output \pc_register_q_reg[30]_98 ;
  output \pc_register_q_reg[30]_99 ;
  output \pc_register_q_reg[30]_100 ;
  output \pc_register_q_reg[30]_101 ;
  output \pc_register_q_reg[30]_102 ;
  output \pc_register_q_reg[30]_103 ;
  output \pc_register_q_reg[30]_104 ;
  output \pc_register_q_reg[30]_105 ;
  output \pc_register_q_reg[30]_106 ;
  output \pc_register_q_reg[30]_107 ;
  output \pc_register_q_reg[30]_108 ;
  output \pc_register_q_reg[30]_109 ;
  output \pc_register_q_reg[30]_110 ;
  output \pc_register_q_reg[30]_111 ;
  output \pc_register_q_reg[30]_112 ;
  output \pc_register_q_reg[30]_113 ;
  output \pc_register_q_reg[30]_114 ;
  output \pc_register_q_reg[30]_115 ;
  output \pc_register_q_reg[30]_116 ;
  output \pc_register_q_reg[30]_117 ;
  output \pc_register_q_reg[30]_118 ;
  output \pc_register_q_reg[30]_119 ;
  output \pc_register_q_reg[30]_120 ;
  output \pc_register_q_reg[30]_121 ;
  output \pc_register_q_reg[30]_122 ;
  output \pc_register_q_reg[30]_123 ;
  output \pc_register_q_reg[30]_124 ;
  output \pc_register_q_reg[30]_125 ;
  output \pc_register_q_reg[30]_126 ;
  input [9:0]Q;
  input [31:0]D;
  input cpu_clk;
  input \rs1_register_q_reg[0] ;
  input \rs1_register_q_reg[31]_i_4_0 ;
  input \rs1_register_q_reg[10]_i_7_0 ;
  input \rs1_register_q_reg[10]_i_7_1 ;
  input \rs1_register_q_reg[21]_i_5_0 ;
  input \rs1_register_q_reg[21]_i_5_1 ;
  input \rs1_register_q_reg[31]_i_8_0 ;
  input \rs1_register_q_reg[31]_i_8_1 ;
  input \rs1_register_q_reg[31]_i_8_2 ;
  input \rs1_register_q_reg[31]_i_8_3 ;
  input \rs2_register_q_reg[0] ;
  input \rs2_register_q_reg[31]_i_4_0 ;
  input \rs2_register_q_reg[10]_i_7_0 ;
  input \rs2_register_q_reg[10]_i_7_1 ;
  input \rs2_register_q_reg[21]_i_5_0 ;
  input \rs2_register_q_reg[21]_i_5_1 ;
  input \rs2_register_q_reg[31]_i_8_0 ;
  input \rs2_register_q_reg[31]_i_8_1 ;
  input \rs2_register_q_reg[31]_i_8_2 ;
  input \rs2_register_q_reg[31]_i_8_3 ;

  wire \<const0> ;
  wire [31:0]D;
  wire [9:0]Q;
  wire cpu_clk;
  wire mem;
  wire \mem[10][31]_i_1_n_1 ;
  wire \mem[11][31]_i_1_n_1 ;
  wire \mem[12][31]_i_1_n_1 ;
  wire \mem[13][31]_i_1_n_1 ;
  wire \mem[14][31]_i_1_n_1 ;
  wire \mem[15][31]_i_1_n_1 ;
  wire \mem[16][31]_i_1_n_1 ;
  wire \mem[17][31]_i_1_n_1 ;
  wire \mem[18][31]_i_1_n_1 ;
  wire \mem[19][31]_i_1_n_1 ;
  wire \mem[20][31]_i_1_n_1 ;
  wire \mem[21][31]_i_1_n_1 ;
  wire \mem[22][31]_i_1_n_1 ;
  wire \mem[23][31]_i_1_n_1 ;
  wire \mem[24][31]_i_1_n_1 ;
  wire \mem[25][31]_i_1_n_1 ;
  wire \mem[26][31]_i_1_n_1 ;
  wire \mem[27][31]_i_1_n_1 ;
  wire \mem[28][31]_i_1_n_1 ;
  wire \mem[29][31]_i_1_n_1 ;
  wire \mem[2][31]_i_1_n_1 ;
  wire \mem[30][31]_i_1_n_1 ;
  wire \mem[31][31]_i_1_n_1 ;
  wire \mem[3][31]_i_1_n_1 ;
  wire \mem[4][31]_i_1_n_1 ;
  wire \mem[5][31]_i_1_n_1 ;
  wire \mem[6][31]_i_1_n_1 ;
  wire \mem[7][31]_i_1_n_1 ;
  wire \mem[8][31]_i_1_n_1 ;
  wire \mem[9][31]_i_1_n_1 ;
  wire [31:0]\mem_reg[10]_9 ;
  wire [31:0]\mem_reg[11]_10 ;
  wire [31:0]\mem_reg[12]_11 ;
  wire [31:0]\mem_reg[13]_12 ;
  wire [31:0]\mem_reg[14]_13 ;
  wire [31:0]\mem_reg[15]_14 ;
  wire [31:0]\mem_reg[16]_15 ;
  wire [31:0]\mem_reg[17]_16 ;
  wire [31:0]\mem_reg[18]_17 ;
  wire [31:0]\mem_reg[19]_18 ;
  wire [31:0]\mem_reg[1]_0 ;
  wire [31:0]\mem_reg[20]_19 ;
  wire [31:0]\mem_reg[21]_20 ;
  wire [31:0]\mem_reg[22]_21 ;
  wire [31:0]\mem_reg[23]_22 ;
  wire [31:0]\mem_reg[24]_23 ;
  wire [31:0]\mem_reg[25]_24 ;
  wire [31:0]\mem_reg[26]_25 ;
  wire [31:0]\mem_reg[27]_26 ;
  wire [31:0]\mem_reg[28]_27 ;
  wire [31:0]\mem_reg[29]_28 ;
  wire [31:0]\mem_reg[2]_1 ;
  wire [31:0]\mem_reg[30]_29 ;
  wire [31:0]\mem_reg[31]_30 ;
  wire [31:0]\mem_reg[3]_2 ;
  wire [31:0]\mem_reg[4]_3 ;
  wire [31:0]\mem_reg[5]_4 ;
  wire [31:0]\mem_reg[6]_5 ;
  wire [31:0]\mem_reg[7]_6 ;
  wire [31:0]\mem_reg[8]_7 ;
  wire [31:0]\mem_reg[9]_8 ;
  wire \pc_register_q_reg[30] ;
  wire \pc_register_q_reg[30]_0 ;
  wire \pc_register_q_reg[30]_1 ;
  wire \pc_register_q_reg[30]_10 ;
  wire \pc_register_q_reg[30]_100 ;
  wire \pc_register_q_reg[30]_101 ;
  wire \pc_register_q_reg[30]_102 ;
  wire \pc_register_q_reg[30]_103 ;
  wire \pc_register_q_reg[30]_104 ;
  wire \pc_register_q_reg[30]_105 ;
  wire \pc_register_q_reg[30]_106 ;
  wire \pc_register_q_reg[30]_107 ;
  wire \pc_register_q_reg[30]_108 ;
  wire \pc_register_q_reg[30]_109 ;
  wire \pc_register_q_reg[30]_11 ;
  wire \pc_register_q_reg[30]_110 ;
  wire \pc_register_q_reg[30]_111 ;
  wire \pc_register_q_reg[30]_112 ;
  wire \pc_register_q_reg[30]_113 ;
  wire \pc_register_q_reg[30]_114 ;
  wire \pc_register_q_reg[30]_115 ;
  wire \pc_register_q_reg[30]_116 ;
  wire \pc_register_q_reg[30]_117 ;
  wire \pc_register_q_reg[30]_118 ;
  wire \pc_register_q_reg[30]_119 ;
  wire \pc_register_q_reg[30]_12 ;
  wire \pc_register_q_reg[30]_120 ;
  wire \pc_register_q_reg[30]_121 ;
  wire \pc_register_q_reg[30]_122 ;
  wire \pc_register_q_reg[30]_123 ;
  wire \pc_register_q_reg[30]_124 ;
  wire \pc_register_q_reg[30]_125 ;
  wire \pc_register_q_reg[30]_126 ;
  wire \pc_register_q_reg[30]_13 ;
  wire \pc_register_q_reg[30]_14 ;
  wire \pc_register_q_reg[30]_15 ;
  wire \pc_register_q_reg[30]_16 ;
  wire \pc_register_q_reg[30]_17 ;
  wire \pc_register_q_reg[30]_18 ;
  wire \pc_register_q_reg[30]_19 ;
  wire \pc_register_q_reg[30]_2 ;
  wire \pc_register_q_reg[30]_20 ;
  wire \pc_register_q_reg[30]_21 ;
  wire \pc_register_q_reg[30]_22 ;
  wire \pc_register_q_reg[30]_23 ;
  wire \pc_register_q_reg[30]_24 ;
  wire \pc_register_q_reg[30]_25 ;
  wire \pc_register_q_reg[30]_26 ;
  wire \pc_register_q_reg[30]_27 ;
  wire \pc_register_q_reg[30]_28 ;
  wire \pc_register_q_reg[30]_29 ;
  wire \pc_register_q_reg[30]_3 ;
  wire \pc_register_q_reg[30]_30 ;
  wire \pc_register_q_reg[30]_31 ;
  wire \pc_register_q_reg[30]_32 ;
  wire \pc_register_q_reg[30]_33 ;
  wire \pc_register_q_reg[30]_34 ;
  wire \pc_register_q_reg[30]_35 ;
  wire \pc_register_q_reg[30]_36 ;
  wire \pc_register_q_reg[30]_37 ;
  wire \pc_register_q_reg[30]_38 ;
  wire \pc_register_q_reg[30]_39 ;
  wire \pc_register_q_reg[30]_4 ;
  wire \pc_register_q_reg[30]_40 ;
  wire \pc_register_q_reg[30]_41 ;
  wire \pc_register_q_reg[30]_42 ;
  wire \pc_register_q_reg[30]_43 ;
  wire \pc_register_q_reg[30]_44 ;
  wire \pc_register_q_reg[30]_45 ;
  wire \pc_register_q_reg[30]_46 ;
  wire \pc_register_q_reg[30]_47 ;
  wire \pc_register_q_reg[30]_48 ;
  wire \pc_register_q_reg[30]_49 ;
  wire \pc_register_q_reg[30]_5 ;
  wire \pc_register_q_reg[30]_50 ;
  wire \pc_register_q_reg[30]_51 ;
  wire \pc_register_q_reg[30]_52 ;
  wire \pc_register_q_reg[30]_53 ;
  wire \pc_register_q_reg[30]_54 ;
  wire \pc_register_q_reg[30]_55 ;
  wire \pc_register_q_reg[30]_56 ;
  wire \pc_register_q_reg[30]_57 ;
  wire \pc_register_q_reg[30]_58 ;
  wire \pc_register_q_reg[30]_59 ;
  wire \pc_register_q_reg[30]_6 ;
  wire \pc_register_q_reg[30]_60 ;
  wire \pc_register_q_reg[30]_61 ;
  wire \pc_register_q_reg[30]_62 ;
  wire \pc_register_q_reg[30]_63 ;
  wire \pc_register_q_reg[30]_64 ;
  wire \pc_register_q_reg[30]_65 ;
  wire \pc_register_q_reg[30]_66 ;
  wire \pc_register_q_reg[30]_67 ;
  wire \pc_register_q_reg[30]_68 ;
  wire \pc_register_q_reg[30]_69 ;
  wire \pc_register_q_reg[30]_7 ;
  wire \pc_register_q_reg[30]_70 ;
  wire \pc_register_q_reg[30]_71 ;
  wire \pc_register_q_reg[30]_72 ;
  wire \pc_register_q_reg[30]_73 ;
  wire \pc_register_q_reg[30]_74 ;
  wire \pc_register_q_reg[30]_75 ;
  wire \pc_register_q_reg[30]_76 ;
  wire \pc_register_q_reg[30]_77 ;
  wire \pc_register_q_reg[30]_78 ;
  wire \pc_register_q_reg[30]_79 ;
  wire \pc_register_q_reg[30]_8 ;
  wire \pc_register_q_reg[30]_80 ;
  wire \pc_register_q_reg[30]_81 ;
  wire \pc_register_q_reg[30]_82 ;
  wire \pc_register_q_reg[30]_83 ;
  wire \pc_register_q_reg[30]_84 ;
  wire \pc_register_q_reg[30]_85 ;
  wire \pc_register_q_reg[30]_86 ;
  wire \pc_register_q_reg[30]_87 ;
  wire \pc_register_q_reg[30]_88 ;
  wire \pc_register_q_reg[30]_89 ;
  wire \pc_register_q_reg[30]_9 ;
  wire \pc_register_q_reg[30]_90 ;
  wire \pc_register_q_reg[30]_91 ;
  wire \pc_register_q_reg[30]_92 ;
  wire \pc_register_q_reg[30]_93 ;
  wire \pc_register_q_reg[30]_94 ;
  wire \pc_register_q_reg[30]_95 ;
  wire \pc_register_q_reg[30]_96 ;
  wire \pc_register_q_reg[30]_97 ;
  wire \pc_register_q_reg[30]_98 ;
  wire \pc_register_q_reg[30]_99 ;
  wire \rs1_register_q[0]_i_10_n_1 ;
  wire \rs1_register_q[0]_i_11_n_1 ;
  wire \rs1_register_q[0]_i_12_n_1 ;
  wire \rs1_register_q[0]_i_13_n_1 ;
  wire \rs1_register_q[0]_i_14_n_1 ;
  wire \rs1_register_q[0]_i_15_n_1 ;
  wire \rs1_register_q[0]_i_8_n_1 ;
  wire \rs1_register_q[0]_i_9_n_1 ;
  wire \rs1_register_q[10]_i_10_n_1 ;
  wire \rs1_register_q[10]_i_11_n_1 ;
  wire \rs1_register_q[10]_i_12_n_1 ;
  wire \rs1_register_q[10]_i_13_n_1 ;
  wire \rs1_register_q[10]_i_14_n_1 ;
  wire \rs1_register_q[10]_i_15_n_1 ;
  wire \rs1_register_q[10]_i_8_n_1 ;
  wire \rs1_register_q[10]_i_9_n_1 ;
  wire \rs1_register_q[11]_i_10_n_1 ;
  wire \rs1_register_q[11]_i_11_n_1 ;
  wire \rs1_register_q[11]_i_12_n_1 ;
  wire \rs1_register_q[11]_i_13_n_1 ;
  wire \rs1_register_q[11]_i_14_n_1 ;
  wire \rs1_register_q[11]_i_15_n_1 ;
  wire \rs1_register_q[11]_i_8_n_1 ;
  wire \rs1_register_q[11]_i_9_n_1 ;
  wire \rs1_register_q[12]_i_10_n_1 ;
  wire \rs1_register_q[12]_i_11_n_1 ;
  wire \rs1_register_q[12]_i_12_n_1 ;
  wire \rs1_register_q[12]_i_13_n_1 ;
  wire \rs1_register_q[12]_i_14_n_1 ;
  wire \rs1_register_q[12]_i_15_n_1 ;
  wire \rs1_register_q[12]_i_8_n_1 ;
  wire \rs1_register_q[12]_i_9_n_1 ;
  wire \rs1_register_q[13]_i_10_n_1 ;
  wire \rs1_register_q[13]_i_11_n_1 ;
  wire \rs1_register_q[13]_i_12_n_1 ;
  wire \rs1_register_q[13]_i_13_n_1 ;
  wire \rs1_register_q[13]_i_14_n_1 ;
  wire \rs1_register_q[13]_i_15_n_1 ;
  wire \rs1_register_q[13]_i_8_n_1 ;
  wire \rs1_register_q[13]_i_9_n_1 ;
  wire \rs1_register_q[14]_i_10_n_1 ;
  wire \rs1_register_q[14]_i_11_n_1 ;
  wire \rs1_register_q[14]_i_12_n_1 ;
  wire \rs1_register_q[14]_i_13_n_1 ;
  wire \rs1_register_q[14]_i_14_n_1 ;
  wire \rs1_register_q[14]_i_15_n_1 ;
  wire \rs1_register_q[14]_i_8_n_1 ;
  wire \rs1_register_q[14]_i_9_n_1 ;
  wire \rs1_register_q[15]_i_10_n_1 ;
  wire \rs1_register_q[15]_i_11_n_1 ;
  wire \rs1_register_q[15]_i_12_n_1 ;
  wire \rs1_register_q[15]_i_13_n_1 ;
  wire \rs1_register_q[15]_i_14_n_1 ;
  wire \rs1_register_q[15]_i_15_n_1 ;
  wire \rs1_register_q[15]_i_8_n_1 ;
  wire \rs1_register_q[15]_i_9_n_1 ;
  wire \rs1_register_q[16]_i_10_n_1 ;
  wire \rs1_register_q[16]_i_11_n_1 ;
  wire \rs1_register_q[16]_i_12_n_1 ;
  wire \rs1_register_q[16]_i_13_n_1 ;
  wire \rs1_register_q[16]_i_14_n_1 ;
  wire \rs1_register_q[16]_i_15_n_1 ;
  wire \rs1_register_q[16]_i_8_n_1 ;
  wire \rs1_register_q[16]_i_9_n_1 ;
  wire \rs1_register_q[17]_i_10_n_1 ;
  wire \rs1_register_q[17]_i_11_n_1 ;
  wire \rs1_register_q[17]_i_12_n_1 ;
  wire \rs1_register_q[17]_i_13_n_1 ;
  wire \rs1_register_q[17]_i_14_n_1 ;
  wire \rs1_register_q[17]_i_15_n_1 ;
  wire \rs1_register_q[17]_i_8_n_1 ;
  wire \rs1_register_q[17]_i_9_n_1 ;
  wire \rs1_register_q[18]_i_10_n_1 ;
  wire \rs1_register_q[18]_i_11_n_1 ;
  wire \rs1_register_q[18]_i_12_n_1 ;
  wire \rs1_register_q[18]_i_13_n_1 ;
  wire \rs1_register_q[18]_i_14_n_1 ;
  wire \rs1_register_q[18]_i_15_n_1 ;
  wire \rs1_register_q[18]_i_8_n_1 ;
  wire \rs1_register_q[18]_i_9_n_1 ;
  wire \rs1_register_q[19]_i_10_n_1 ;
  wire \rs1_register_q[19]_i_11_n_1 ;
  wire \rs1_register_q[19]_i_12_n_1 ;
  wire \rs1_register_q[19]_i_13_n_1 ;
  wire \rs1_register_q[19]_i_14_n_1 ;
  wire \rs1_register_q[19]_i_15_n_1 ;
  wire \rs1_register_q[19]_i_8_n_1 ;
  wire \rs1_register_q[19]_i_9_n_1 ;
  wire \rs1_register_q[1]_i_10_n_1 ;
  wire \rs1_register_q[1]_i_11_n_1 ;
  wire \rs1_register_q[1]_i_12_n_1 ;
  wire \rs1_register_q[1]_i_13_n_1 ;
  wire \rs1_register_q[1]_i_14_n_1 ;
  wire \rs1_register_q[1]_i_15_n_1 ;
  wire \rs1_register_q[1]_i_8_n_1 ;
  wire \rs1_register_q[1]_i_9_n_1 ;
  wire \rs1_register_q[20]_i_10_n_1 ;
  wire \rs1_register_q[20]_i_11_n_1 ;
  wire \rs1_register_q[20]_i_12_n_1 ;
  wire \rs1_register_q[20]_i_13_n_1 ;
  wire \rs1_register_q[20]_i_14_n_1 ;
  wire \rs1_register_q[20]_i_15_n_1 ;
  wire \rs1_register_q[20]_i_8_n_1 ;
  wire \rs1_register_q[20]_i_9_n_1 ;
  wire \rs1_register_q[21]_i_10_n_1 ;
  wire \rs1_register_q[21]_i_11_n_1 ;
  wire \rs1_register_q[21]_i_12_n_1 ;
  wire \rs1_register_q[21]_i_13_n_1 ;
  wire \rs1_register_q[21]_i_14_n_1 ;
  wire \rs1_register_q[21]_i_15_n_1 ;
  wire \rs1_register_q[21]_i_8_n_1 ;
  wire \rs1_register_q[21]_i_9_n_1 ;
  wire \rs1_register_q[22]_i_10_n_1 ;
  wire \rs1_register_q[22]_i_11_n_1 ;
  wire \rs1_register_q[22]_i_12_n_1 ;
  wire \rs1_register_q[22]_i_13_n_1 ;
  wire \rs1_register_q[22]_i_14_n_1 ;
  wire \rs1_register_q[22]_i_15_n_1 ;
  wire \rs1_register_q[22]_i_8_n_1 ;
  wire \rs1_register_q[22]_i_9_n_1 ;
  wire \rs1_register_q[23]_i_10_n_1 ;
  wire \rs1_register_q[23]_i_11_n_1 ;
  wire \rs1_register_q[23]_i_12_n_1 ;
  wire \rs1_register_q[23]_i_13_n_1 ;
  wire \rs1_register_q[23]_i_14_n_1 ;
  wire \rs1_register_q[23]_i_15_n_1 ;
  wire \rs1_register_q[23]_i_8_n_1 ;
  wire \rs1_register_q[23]_i_9_n_1 ;
  wire \rs1_register_q[24]_i_10_n_1 ;
  wire \rs1_register_q[24]_i_11_n_1 ;
  wire \rs1_register_q[24]_i_12_n_1 ;
  wire \rs1_register_q[24]_i_13_n_1 ;
  wire \rs1_register_q[24]_i_14_n_1 ;
  wire \rs1_register_q[24]_i_15_n_1 ;
  wire \rs1_register_q[24]_i_8_n_1 ;
  wire \rs1_register_q[24]_i_9_n_1 ;
  wire \rs1_register_q[25]_i_10_n_1 ;
  wire \rs1_register_q[25]_i_11_n_1 ;
  wire \rs1_register_q[25]_i_12_n_1 ;
  wire \rs1_register_q[25]_i_13_n_1 ;
  wire \rs1_register_q[25]_i_14_n_1 ;
  wire \rs1_register_q[25]_i_15_n_1 ;
  wire \rs1_register_q[25]_i_8_n_1 ;
  wire \rs1_register_q[25]_i_9_n_1 ;
  wire \rs1_register_q[26]_i_10_n_1 ;
  wire \rs1_register_q[26]_i_11_n_1 ;
  wire \rs1_register_q[26]_i_12_n_1 ;
  wire \rs1_register_q[26]_i_13_n_1 ;
  wire \rs1_register_q[26]_i_14_n_1 ;
  wire \rs1_register_q[26]_i_15_n_1 ;
  wire \rs1_register_q[26]_i_8_n_1 ;
  wire \rs1_register_q[26]_i_9_n_1 ;
  wire \rs1_register_q[27]_i_10_n_1 ;
  wire \rs1_register_q[27]_i_11_n_1 ;
  wire \rs1_register_q[27]_i_12_n_1 ;
  wire \rs1_register_q[27]_i_13_n_1 ;
  wire \rs1_register_q[27]_i_14_n_1 ;
  wire \rs1_register_q[27]_i_15_n_1 ;
  wire \rs1_register_q[27]_i_8_n_1 ;
  wire \rs1_register_q[27]_i_9_n_1 ;
  wire \rs1_register_q[28]_i_10_n_1 ;
  wire \rs1_register_q[28]_i_11_n_1 ;
  wire \rs1_register_q[28]_i_12_n_1 ;
  wire \rs1_register_q[28]_i_13_n_1 ;
  wire \rs1_register_q[28]_i_14_n_1 ;
  wire \rs1_register_q[28]_i_15_n_1 ;
  wire \rs1_register_q[28]_i_8_n_1 ;
  wire \rs1_register_q[28]_i_9_n_1 ;
  wire \rs1_register_q[29]_i_10_n_1 ;
  wire \rs1_register_q[29]_i_11_n_1 ;
  wire \rs1_register_q[29]_i_12_n_1 ;
  wire \rs1_register_q[29]_i_13_n_1 ;
  wire \rs1_register_q[29]_i_14_n_1 ;
  wire \rs1_register_q[29]_i_15_n_1 ;
  wire \rs1_register_q[29]_i_8_n_1 ;
  wire \rs1_register_q[29]_i_9_n_1 ;
  wire \rs1_register_q[2]_i_10_n_1 ;
  wire \rs1_register_q[2]_i_11_n_1 ;
  wire \rs1_register_q[2]_i_12_n_1 ;
  wire \rs1_register_q[2]_i_13_n_1 ;
  wire \rs1_register_q[2]_i_14_n_1 ;
  wire \rs1_register_q[2]_i_15_n_1 ;
  wire \rs1_register_q[2]_i_8_n_1 ;
  wire \rs1_register_q[2]_i_9_n_1 ;
  wire \rs1_register_q[30]_i_10_n_1 ;
  wire \rs1_register_q[30]_i_11_n_1 ;
  wire \rs1_register_q[30]_i_12_n_1 ;
  wire \rs1_register_q[30]_i_13_n_1 ;
  wire \rs1_register_q[30]_i_14_n_1 ;
  wire \rs1_register_q[30]_i_15_n_1 ;
  wire \rs1_register_q[30]_i_8_n_1 ;
  wire \rs1_register_q[30]_i_9_n_1 ;
  wire \rs1_register_q[31]_i_12_n_1 ;
  wire \rs1_register_q[31]_i_13_n_1 ;
  wire \rs1_register_q[31]_i_14_n_1 ;
  wire \rs1_register_q[31]_i_15_n_1 ;
  wire \rs1_register_q[31]_i_16_n_1 ;
  wire \rs1_register_q[31]_i_17_n_1 ;
  wire \rs1_register_q[31]_i_18_n_1 ;
  wire \rs1_register_q[31]_i_19_n_1 ;
  wire \rs1_register_q[3]_i_10_n_1 ;
  wire \rs1_register_q[3]_i_11_n_1 ;
  wire \rs1_register_q[3]_i_12_n_1 ;
  wire \rs1_register_q[3]_i_13_n_1 ;
  wire \rs1_register_q[3]_i_14_n_1 ;
  wire \rs1_register_q[3]_i_15_n_1 ;
  wire \rs1_register_q[3]_i_8_n_1 ;
  wire \rs1_register_q[3]_i_9_n_1 ;
  wire \rs1_register_q[4]_i_10_n_1 ;
  wire \rs1_register_q[4]_i_11_n_1 ;
  wire \rs1_register_q[4]_i_12_n_1 ;
  wire \rs1_register_q[4]_i_13_n_1 ;
  wire \rs1_register_q[4]_i_14_n_1 ;
  wire \rs1_register_q[4]_i_15_n_1 ;
  wire \rs1_register_q[4]_i_8_n_1 ;
  wire \rs1_register_q[4]_i_9_n_1 ;
  wire \rs1_register_q[5]_i_10_n_1 ;
  wire \rs1_register_q[5]_i_11_n_1 ;
  wire \rs1_register_q[5]_i_12_n_1 ;
  wire \rs1_register_q[5]_i_13_n_1 ;
  wire \rs1_register_q[5]_i_14_n_1 ;
  wire \rs1_register_q[5]_i_15_n_1 ;
  wire \rs1_register_q[5]_i_8_n_1 ;
  wire \rs1_register_q[5]_i_9_n_1 ;
  wire \rs1_register_q[6]_i_10_n_1 ;
  wire \rs1_register_q[6]_i_11_n_1 ;
  wire \rs1_register_q[6]_i_12_n_1 ;
  wire \rs1_register_q[6]_i_13_n_1 ;
  wire \rs1_register_q[6]_i_14_n_1 ;
  wire \rs1_register_q[6]_i_15_n_1 ;
  wire \rs1_register_q[6]_i_8_n_1 ;
  wire \rs1_register_q[6]_i_9_n_1 ;
  wire \rs1_register_q[7]_i_10_n_1 ;
  wire \rs1_register_q[7]_i_11_n_1 ;
  wire \rs1_register_q[7]_i_12_n_1 ;
  wire \rs1_register_q[7]_i_13_n_1 ;
  wire \rs1_register_q[7]_i_14_n_1 ;
  wire \rs1_register_q[7]_i_15_n_1 ;
  wire \rs1_register_q[7]_i_8_n_1 ;
  wire \rs1_register_q[7]_i_9_n_1 ;
  wire \rs1_register_q[8]_i_10_n_1 ;
  wire \rs1_register_q[8]_i_11_n_1 ;
  wire \rs1_register_q[8]_i_12_n_1 ;
  wire \rs1_register_q[8]_i_13_n_1 ;
  wire \rs1_register_q[8]_i_14_n_1 ;
  wire \rs1_register_q[8]_i_15_n_1 ;
  wire \rs1_register_q[8]_i_8_n_1 ;
  wire \rs1_register_q[8]_i_9_n_1 ;
  wire \rs1_register_q[9]_i_10_n_1 ;
  wire \rs1_register_q[9]_i_11_n_1 ;
  wire \rs1_register_q[9]_i_12_n_1 ;
  wire \rs1_register_q[9]_i_13_n_1 ;
  wire \rs1_register_q[9]_i_14_n_1 ;
  wire \rs1_register_q[9]_i_15_n_1 ;
  wire \rs1_register_q[9]_i_8_n_1 ;
  wire \rs1_register_q[9]_i_9_n_1 ;
  wire \rs1_register_q_reg[0] ;
  wire \rs1_register_q_reg[0]_i_4_n_1 ;
  wire \rs1_register_q_reg[0]_i_5_n_1 ;
  wire \rs1_register_q_reg[0]_i_6_n_1 ;
  wire \rs1_register_q_reg[0]_i_7_n_1 ;
  wire \rs1_register_q_reg[10]_i_4_n_1 ;
  wire \rs1_register_q_reg[10]_i_5_n_1 ;
  wire \rs1_register_q_reg[10]_i_6_n_1 ;
  wire \rs1_register_q_reg[10]_i_7_0 ;
  wire \rs1_register_q_reg[10]_i_7_1 ;
  wire \rs1_register_q_reg[10]_i_7_n_1 ;
  wire \rs1_register_q_reg[11]_i_4_n_1 ;
  wire \rs1_register_q_reg[11]_i_5_n_1 ;
  wire \rs1_register_q_reg[11]_i_6_n_1 ;
  wire \rs1_register_q_reg[11]_i_7_n_1 ;
  wire \rs1_register_q_reg[12]_i_4_n_1 ;
  wire \rs1_register_q_reg[12]_i_5_n_1 ;
  wire \rs1_register_q_reg[12]_i_6_n_1 ;
  wire \rs1_register_q_reg[12]_i_7_n_1 ;
  wire \rs1_register_q_reg[13]_i_4_n_1 ;
  wire \rs1_register_q_reg[13]_i_5_n_1 ;
  wire \rs1_register_q_reg[13]_i_6_n_1 ;
  wire \rs1_register_q_reg[13]_i_7_n_1 ;
  wire \rs1_register_q_reg[14]_i_4_n_1 ;
  wire \rs1_register_q_reg[14]_i_5_n_1 ;
  wire \rs1_register_q_reg[14]_i_6_n_1 ;
  wire \rs1_register_q_reg[14]_i_7_n_1 ;
  wire \rs1_register_q_reg[15]_i_4_n_1 ;
  wire \rs1_register_q_reg[15]_i_5_n_1 ;
  wire \rs1_register_q_reg[15]_i_6_n_1 ;
  wire \rs1_register_q_reg[15]_i_7_n_1 ;
  wire \rs1_register_q_reg[16]_i_4_n_1 ;
  wire \rs1_register_q_reg[16]_i_5_n_1 ;
  wire \rs1_register_q_reg[16]_i_6_n_1 ;
  wire \rs1_register_q_reg[16]_i_7_n_1 ;
  wire \rs1_register_q_reg[17]_i_4_n_1 ;
  wire \rs1_register_q_reg[17]_i_5_n_1 ;
  wire \rs1_register_q_reg[17]_i_6_n_1 ;
  wire \rs1_register_q_reg[17]_i_7_n_1 ;
  wire \rs1_register_q_reg[18]_i_4_n_1 ;
  wire \rs1_register_q_reg[18]_i_5_n_1 ;
  wire \rs1_register_q_reg[18]_i_6_n_1 ;
  wire \rs1_register_q_reg[18]_i_7_n_1 ;
  wire \rs1_register_q_reg[19]_i_4_n_1 ;
  wire \rs1_register_q_reg[19]_i_5_n_1 ;
  wire \rs1_register_q_reg[19]_i_6_n_1 ;
  wire \rs1_register_q_reg[19]_i_7_n_1 ;
  wire \rs1_register_q_reg[1]_i_4_n_1 ;
  wire \rs1_register_q_reg[1]_i_5_n_1 ;
  wire \rs1_register_q_reg[1]_i_6_n_1 ;
  wire \rs1_register_q_reg[1]_i_7_n_1 ;
  wire \rs1_register_q_reg[20]_i_4_n_1 ;
  wire \rs1_register_q_reg[20]_i_5_n_1 ;
  wire \rs1_register_q_reg[20]_i_6_n_1 ;
  wire \rs1_register_q_reg[20]_i_7_n_1 ;
  wire \rs1_register_q_reg[21]_i_4_n_1 ;
  wire \rs1_register_q_reg[21]_i_5_0 ;
  wire \rs1_register_q_reg[21]_i_5_1 ;
  wire \rs1_register_q_reg[21]_i_5_n_1 ;
  wire \rs1_register_q_reg[21]_i_6_n_1 ;
  wire \rs1_register_q_reg[21]_i_7_n_1 ;
  wire \rs1_register_q_reg[22]_i_4_n_1 ;
  wire \rs1_register_q_reg[22]_i_5_n_1 ;
  wire \rs1_register_q_reg[22]_i_6_n_1 ;
  wire \rs1_register_q_reg[22]_i_7_n_1 ;
  wire \rs1_register_q_reg[23]_i_4_n_1 ;
  wire \rs1_register_q_reg[23]_i_5_n_1 ;
  wire \rs1_register_q_reg[23]_i_6_n_1 ;
  wire \rs1_register_q_reg[23]_i_7_n_1 ;
  wire \rs1_register_q_reg[24]_i_4_n_1 ;
  wire \rs1_register_q_reg[24]_i_5_n_1 ;
  wire \rs1_register_q_reg[24]_i_6_n_1 ;
  wire \rs1_register_q_reg[24]_i_7_n_1 ;
  wire \rs1_register_q_reg[25]_i_4_n_1 ;
  wire \rs1_register_q_reg[25]_i_5_n_1 ;
  wire \rs1_register_q_reg[25]_i_6_n_1 ;
  wire \rs1_register_q_reg[25]_i_7_n_1 ;
  wire \rs1_register_q_reg[26]_i_4_n_1 ;
  wire \rs1_register_q_reg[26]_i_5_n_1 ;
  wire \rs1_register_q_reg[26]_i_6_n_1 ;
  wire \rs1_register_q_reg[26]_i_7_n_1 ;
  wire \rs1_register_q_reg[27]_i_4_n_1 ;
  wire \rs1_register_q_reg[27]_i_5_n_1 ;
  wire \rs1_register_q_reg[27]_i_6_n_1 ;
  wire \rs1_register_q_reg[27]_i_7_n_1 ;
  wire \rs1_register_q_reg[28]_i_4_n_1 ;
  wire \rs1_register_q_reg[28]_i_5_n_1 ;
  wire \rs1_register_q_reg[28]_i_6_n_1 ;
  wire \rs1_register_q_reg[28]_i_7_n_1 ;
  wire \rs1_register_q_reg[29]_i_4_n_1 ;
  wire \rs1_register_q_reg[29]_i_5_n_1 ;
  wire \rs1_register_q_reg[29]_i_6_n_1 ;
  wire \rs1_register_q_reg[29]_i_7_n_1 ;
  wire \rs1_register_q_reg[2]_i_4_n_1 ;
  wire \rs1_register_q_reg[2]_i_5_n_1 ;
  wire \rs1_register_q_reg[2]_i_6_n_1 ;
  wire \rs1_register_q_reg[2]_i_7_n_1 ;
  wire \rs1_register_q_reg[30]_i_4_n_1 ;
  wire \rs1_register_q_reg[30]_i_5_n_1 ;
  wire \rs1_register_q_reg[30]_i_6_n_1 ;
  wire \rs1_register_q_reg[30]_i_7_n_1 ;
  wire \rs1_register_q_reg[31]_i_4_0 ;
  wire \rs1_register_q_reg[31]_i_6_n_1 ;
  wire \rs1_register_q_reg[31]_i_7_n_1 ;
  wire \rs1_register_q_reg[31]_i_8_0 ;
  wire \rs1_register_q_reg[31]_i_8_1 ;
  wire \rs1_register_q_reg[31]_i_8_2 ;
  wire \rs1_register_q_reg[31]_i_8_3 ;
  wire \rs1_register_q_reg[31]_i_8_n_1 ;
  wire \rs1_register_q_reg[31]_i_9_n_1 ;
  wire \rs1_register_q_reg[3]_i_4_n_1 ;
  wire \rs1_register_q_reg[3]_i_5_n_1 ;
  wire \rs1_register_q_reg[3]_i_6_n_1 ;
  wire \rs1_register_q_reg[3]_i_7_n_1 ;
  wire \rs1_register_q_reg[4]_i_4_n_1 ;
  wire \rs1_register_q_reg[4]_i_5_n_1 ;
  wire \rs1_register_q_reg[4]_i_6_n_1 ;
  wire \rs1_register_q_reg[4]_i_7_n_1 ;
  wire \rs1_register_q_reg[5]_i_4_n_1 ;
  wire \rs1_register_q_reg[5]_i_5_n_1 ;
  wire \rs1_register_q_reg[5]_i_6_n_1 ;
  wire \rs1_register_q_reg[5]_i_7_n_1 ;
  wire \rs1_register_q_reg[6]_i_4_n_1 ;
  wire \rs1_register_q_reg[6]_i_5_n_1 ;
  wire \rs1_register_q_reg[6]_i_6_n_1 ;
  wire \rs1_register_q_reg[6]_i_7_n_1 ;
  wire \rs1_register_q_reg[7]_i_4_n_1 ;
  wire \rs1_register_q_reg[7]_i_5_n_1 ;
  wire \rs1_register_q_reg[7]_i_6_n_1 ;
  wire \rs1_register_q_reg[7]_i_7_n_1 ;
  wire \rs1_register_q_reg[8]_i_4_n_1 ;
  wire \rs1_register_q_reg[8]_i_5_n_1 ;
  wire \rs1_register_q_reg[8]_i_6_n_1 ;
  wire \rs1_register_q_reg[8]_i_7_n_1 ;
  wire \rs1_register_q_reg[9]_i_4_n_1 ;
  wire \rs1_register_q_reg[9]_i_5_n_1 ;
  wire \rs1_register_q_reg[9]_i_6_n_1 ;
  wire \rs1_register_q_reg[9]_i_7_n_1 ;
  wire \rs2_register_q[0]_i_10_n_1 ;
  wire \rs2_register_q[0]_i_11_n_1 ;
  wire \rs2_register_q[0]_i_12_n_1 ;
  wire \rs2_register_q[0]_i_13_n_1 ;
  wire \rs2_register_q[0]_i_14_n_1 ;
  wire \rs2_register_q[0]_i_15_n_1 ;
  wire \rs2_register_q[0]_i_8_n_1 ;
  wire \rs2_register_q[0]_i_9_n_1 ;
  wire \rs2_register_q[10]_i_10_n_1 ;
  wire \rs2_register_q[10]_i_11_n_1 ;
  wire \rs2_register_q[10]_i_12_n_1 ;
  wire \rs2_register_q[10]_i_13_n_1 ;
  wire \rs2_register_q[10]_i_14_n_1 ;
  wire \rs2_register_q[10]_i_15_n_1 ;
  wire \rs2_register_q[10]_i_8_n_1 ;
  wire \rs2_register_q[10]_i_9_n_1 ;
  wire \rs2_register_q[11]_i_10_n_1 ;
  wire \rs2_register_q[11]_i_11_n_1 ;
  wire \rs2_register_q[11]_i_12_n_1 ;
  wire \rs2_register_q[11]_i_13_n_1 ;
  wire \rs2_register_q[11]_i_14_n_1 ;
  wire \rs2_register_q[11]_i_15_n_1 ;
  wire \rs2_register_q[11]_i_8_n_1 ;
  wire \rs2_register_q[11]_i_9_n_1 ;
  wire \rs2_register_q[12]_i_10_n_1 ;
  wire \rs2_register_q[12]_i_11_n_1 ;
  wire \rs2_register_q[12]_i_12_n_1 ;
  wire \rs2_register_q[12]_i_13_n_1 ;
  wire \rs2_register_q[12]_i_14_n_1 ;
  wire \rs2_register_q[12]_i_15_n_1 ;
  wire \rs2_register_q[12]_i_8_n_1 ;
  wire \rs2_register_q[12]_i_9_n_1 ;
  wire \rs2_register_q[13]_i_10_n_1 ;
  wire \rs2_register_q[13]_i_11_n_1 ;
  wire \rs2_register_q[13]_i_12_n_1 ;
  wire \rs2_register_q[13]_i_13_n_1 ;
  wire \rs2_register_q[13]_i_14_n_1 ;
  wire \rs2_register_q[13]_i_15_n_1 ;
  wire \rs2_register_q[13]_i_8_n_1 ;
  wire \rs2_register_q[13]_i_9_n_1 ;
  wire \rs2_register_q[14]_i_10_n_1 ;
  wire \rs2_register_q[14]_i_11_n_1 ;
  wire \rs2_register_q[14]_i_12_n_1 ;
  wire \rs2_register_q[14]_i_13_n_1 ;
  wire \rs2_register_q[14]_i_14_n_1 ;
  wire \rs2_register_q[14]_i_15_n_1 ;
  wire \rs2_register_q[14]_i_8_n_1 ;
  wire \rs2_register_q[14]_i_9_n_1 ;
  wire \rs2_register_q[15]_i_10_n_1 ;
  wire \rs2_register_q[15]_i_11_n_1 ;
  wire \rs2_register_q[15]_i_12_n_1 ;
  wire \rs2_register_q[15]_i_13_n_1 ;
  wire \rs2_register_q[15]_i_14_n_1 ;
  wire \rs2_register_q[15]_i_15_n_1 ;
  wire \rs2_register_q[15]_i_8_n_1 ;
  wire \rs2_register_q[15]_i_9_n_1 ;
  wire \rs2_register_q[16]_i_10_n_1 ;
  wire \rs2_register_q[16]_i_11_n_1 ;
  wire \rs2_register_q[16]_i_12_n_1 ;
  wire \rs2_register_q[16]_i_13_n_1 ;
  wire \rs2_register_q[16]_i_14_n_1 ;
  wire \rs2_register_q[16]_i_15_n_1 ;
  wire \rs2_register_q[16]_i_8_n_1 ;
  wire \rs2_register_q[16]_i_9_n_1 ;
  wire \rs2_register_q[17]_i_10_n_1 ;
  wire \rs2_register_q[17]_i_11_n_1 ;
  wire \rs2_register_q[17]_i_12_n_1 ;
  wire \rs2_register_q[17]_i_13_n_1 ;
  wire \rs2_register_q[17]_i_14_n_1 ;
  wire \rs2_register_q[17]_i_15_n_1 ;
  wire \rs2_register_q[17]_i_8_n_1 ;
  wire \rs2_register_q[17]_i_9_n_1 ;
  wire \rs2_register_q[18]_i_10_n_1 ;
  wire \rs2_register_q[18]_i_11_n_1 ;
  wire \rs2_register_q[18]_i_12_n_1 ;
  wire \rs2_register_q[18]_i_13_n_1 ;
  wire \rs2_register_q[18]_i_14_n_1 ;
  wire \rs2_register_q[18]_i_15_n_1 ;
  wire \rs2_register_q[18]_i_8_n_1 ;
  wire \rs2_register_q[18]_i_9_n_1 ;
  wire \rs2_register_q[19]_i_10_n_1 ;
  wire \rs2_register_q[19]_i_11_n_1 ;
  wire \rs2_register_q[19]_i_12_n_1 ;
  wire \rs2_register_q[19]_i_13_n_1 ;
  wire \rs2_register_q[19]_i_14_n_1 ;
  wire \rs2_register_q[19]_i_15_n_1 ;
  wire \rs2_register_q[19]_i_8_n_1 ;
  wire \rs2_register_q[19]_i_9_n_1 ;
  wire \rs2_register_q[1]_i_10_n_1 ;
  wire \rs2_register_q[1]_i_11_n_1 ;
  wire \rs2_register_q[1]_i_12_n_1 ;
  wire \rs2_register_q[1]_i_13_n_1 ;
  wire \rs2_register_q[1]_i_14_n_1 ;
  wire \rs2_register_q[1]_i_15_n_1 ;
  wire \rs2_register_q[1]_i_8_n_1 ;
  wire \rs2_register_q[1]_i_9_n_1 ;
  wire \rs2_register_q[20]_i_10_n_1 ;
  wire \rs2_register_q[20]_i_11_n_1 ;
  wire \rs2_register_q[20]_i_12_n_1 ;
  wire \rs2_register_q[20]_i_13_n_1 ;
  wire \rs2_register_q[20]_i_14_n_1 ;
  wire \rs2_register_q[20]_i_15_n_1 ;
  wire \rs2_register_q[20]_i_8_n_1 ;
  wire \rs2_register_q[20]_i_9_n_1 ;
  wire \rs2_register_q[21]_i_10_n_1 ;
  wire \rs2_register_q[21]_i_11_n_1 ;
  wire \rs2_register_q[21]_i_12_n_1 ;
  wire \rs2_register_q[21]_i_13_n_1 ;
  wire \rs2_register_q[21]_i_14_n_1 ;
  wire \rs2_register_q[21]_i_15_n_1 ;
  wire \rs2_register_q[21]_i_8_n_1 ;
  wire \rs2_register_q[21]_i_9_n_1 ;
  wire \rs2_register_q[22]_i_10_n_1 ;
  wire \rs2_register_q[22]_i_11_n_1 ;
  wire \rs2_register_q[22]_i_12_n_1 ;
  wire \rs2_register_q[22]_i_13_n_1 ;
  wire \rs2_register_q[22]_i_14_n_1 ;
  wire \rs2_register_q[22]_i_15_n_1 ;
  wire \rs2_register_q[22]_i_8_n_1 ;
  wire \rs2_register_q[22]_i_9_n_1 ;
  wire \rs2_register_q[23]_i_10_n_1 ;
  wire \rs2_register_q[23]_i_11_n_1 ;
  wire \rs2_register_q[23]_i_12_n_1 ;
  wire \rs2_register_q[23]_i_13_n_1 ;
  wire \rs2_register_q[23]_i_14_n_1 ;
  wire \rs2_register_q[23]_i_15_n_1 ;
  wire \rs2_register_q[23]_i_8_n_1 ;
  wire \rs2_register_q[23]_i_9_n_1 ;
  wire \rs2_register_q[24]_i_10_n_1 ;
  wire \rs2_register_q[24]_i_11_n_1 ;
  wire \rs2_register_q[24]_i_12_n_1 ;
  wire \rs2_register_q[24]_i_13_n_1 ;
  wire \rs2_register_q[24]_i_14_n_1 ;
  wire \rs2_register_q[24]_i_15_n_1 ;
  wire \rs2_register_q[24]_i_8_n_1 ;
  wire \rs2_register_q[24]_i_9_n_1 ;
  wire \rs2_register_q[25]_i_10_n_1 ;
  wire \rs2_register_q[25]_i_11_n_1 ;
  wire \rs2_register_q[25]_i_12_n_1 ;
  wire \rs2_register_q[25]_i_13_n_1 ;
  wire \rs2_register_q[25]_i_14_n_1 ;
  wire \rs2_register_q[25]_i_15_n_1 ;
  wire \rs2_register_q[25]_i_8_n_1 ;
  wire \rs2_register_q[25]_i_9_n_1 ;
  wire \rs2_register_q[26]_i_10_n_1 ;
  wire \rs2_register_q[26]_i_11_n_1 ;
  wire \rs2_register_q[26]_i_12_n_1 ;
  wire \rs2_register_q[26]_i_13_n_1 ;
  wire \rs2_register_q[26]_i_14_n_1 ;
  wire \rs2_register_q[26]_i_15_n_1 ;
  wire \rs2_register_q[26]_i_8_n_1 ;
  wire \rs2_register_q[26]_i_9_n_1 ;
  wire \rs2_register_q[27]_i_10_n_1 ;
  wire \rs2_register_q[27]_i_11_n_1 ;
  wire \rs2_register_q[27]_i_12_n_1 ;
  wire \rs2_register_q[27]_i_13_n_1 ;
  wire \rs2_register_q[27]_i_14_n_1 ;
  wire \rs2_register_q[27]_i_15_n_1 ;
  wire \rs2_register_q[27]_i_8_n_1 ;
  wire \rs2_register_q[27]_i_9_n_1 ;
  wire \rs2_register_q[28]_i_10_n_1 ;
  wire \rs2_register_q[28]_i_11_n_1 ;
  wire \rs2_register_q[28]_i_12_n_1 ;
  wire \rs2_register_q[28]_i_13_n_1 ;
  wire \rs2_register_q[28]_i_14_n_1 ;
  wire \rs2_register_q[28]_i_15_n_1 ;
  wire \rs2_register_q[28]_i_8_n_1 ;
  wire \rs2_register_q[28]_i_9_n_1 ;
  wire \rs2_register_q[29]_i_10_n_1 ;
  wire \rs2_register_q[29]_i_11_n_1 ;
  wire \rs2_register_q[29]_i_12_n_1 ;
  wire \rs2_register_q[29]_i_13_n_1 ;
  wire \rs2_register_q[29]_i_14_n_1 ;
  wire \rs2_register_q[29]_i_15_n_1 ;
  wire \rs2_register_q[29]_i_8_n_1 ;
  wire \rs2_register_q[29]_i_9_n_1 ;
  wire \rs2_register_q[2]_i_10_n_1 ;
  wire \rs2_register_q[2]_i_11_n_1 ;
  wire \rs2_register_q[2]_i_12_n_1 ;
  wire \rs2_register_q[2]_i_13_n_1 ;
  wire \rs2_register_q[2]_i_14_n_1 ;
  wire \rs2_register_q[2]_i_15_n_1 ;
  wire \rs2_register_q[2]_i_8_n_1 ;
  wire \rs2_register_q[2]_i_9_n_1 ;
  wire \rs2_register_q[30]_i_10_n_1 ;
  wire \rs2_register_q[30]_i_11_n_1 ;
  wire \rs2_register_q[30]_i_12_n_1 ;
  wire \rs2_register_q[30]_i_13_n_1 ;
  wire \rs2_register_q[30]_i_14_n_1 ;
  wire \rs2_register_q[30]_i_15_n_1 ;
  wire \rs2_register_q[30]_i_8_n_1 ;
  wire \rs2_register_q[30]_i_9_n_1 ;
  wire \rs2_register_q[31]_i_12_n_1 ;
  wire \rs2_register_q[31]_i_13_n_1 ;
  wire \rs2_register_q[31]_i_14_n_1 ;
  wire \rs2_register_q[31]_i_15_n_1 ;
  wire \rs2_register_q[31]_i_16_n_1 ;
  wire \rs2_register_q[31]_i_17_n_1 ;
  wire \rs2_register_q[31]_i_18_n_1 ;
  wire \rs2_register_q[31]_i_19_n_1 ;
  wire \rs2_register_q[3]_i_10_n_1 ;
  wire \rs2_register_q[3]_i_11_n_1 ;
  wire \rs2_register_q[3]_i_12_n_1 ;
  wire \rs2_register_q[3]_i_13_n_1 ;
  wire \rs2_register_q[3]_i_14_n_1 ;
  wire \rs2_register_q[3]_i_15_n_1 ;
  wire \rs2_register_q[3]_i_8_n_1 ;
  wire \rs2_register_q[3]_i_9_n_1 ;
  wire \rs2_register_q[4]_i_10_n_1 ;
  wire \rs2_register_q[4]_i_11_n_1 ;
  wire \rs2_register_q[4]_i_12_n_1 ;
  wire \rs2_register_q[4]_i_13_n_1 ;
  wire \rs2_register_q[4]_i_14_n_1 ;
  wire \rs2_register_q[4]_i_15_n_1 ;
  wire \rs2_register_q[4]_i_8_n_1 ;
  wire \rs2_register_q[4]_i_9_n_1 ;
  wire \rs2_register_q[5]_i_10_n_1 ;
  wire \rs2_register_q[5]_i_11_n_1 ;
  wire \rs2_register_q[5]_i_12_n_1 ;
  wire \rs2_register_q[5]_i_13_n_1 ;
  wire \rs2_register_q[5]_i_14_n_1 ;
  wire \rs2_register_q[5]_i_15_n_1 ;
  wire \rs2_register_q[5]_i_8_n_1 ;
  wire \rs2_register_q[5]_i_9_n_1 ;
  wire \rs2_register_q[6]_i_10_n_1 ;
  wire \rs2_register_q[6]_i_11_n_1 ;
  wire \rs2_register_q[6]_i_12_n_1 ;
  wire \rs2_register_q[6]_i_13_n_1 ;
  wire \rs2_register_q[6]_i_14_n_1 ;
  wire \rs2_register_q[6]_i_15_n_1 ;
  wire \rs2_register_q[6]_i_8_n_1 ;
  wire \rs2_register_q[6]_i_9_n_1 ;
  wire \rs2_register_q[7]_i_10_n_1 ;
  wire \rs2_register_q[7]_i_11_n_1 ;
  wire \rs2_register_q[7]_i_12_n_1 ;
  wire \rs2_register_q[7]_i_13_n_1 ;
  wire \rs2_register_q[7]_i_14_n_1 ;
  wire \rs2_register_q[7]_i_15_n_1 ;
  wire \rs2_register_q[7]_i_8_n_1 ;
  wire \rs2_register_q[7]_i_9_n_1 ;
  wire \rs2_register_q[8]_i_10_n_1 ;
  wire \rs2_register_q[8]_i_11_n_1 ;
  wire \rs2_register_q[8]_i_12_n_1 ;
  wire \rs2_register_q[8]_i_13_n_1 ;
  wire \rs2_register_q[8]_i_14_n_1 ;
  wire \rs2_register_q[8]_i_15_n_1 ;
  wire \rs2_register_q[8]_i_8_n_1 ;
  wire \rs2_register_q[8]_i_9_n_1 ;
  wire \rs2_register_q[9]_i_10_n_1 ;
  wire \rs2_register_q[9]_i_11_n_1 ;
  wire \rs2_register_q[9]_i_12_n_1 ;
  wire \rs2_register_q[9]_i_13_n_1 ;
  wire \rs2_register_q[9]_i_14_n_1 ;
  wire \rs2_register_q[9]_i_15_n_1 ;
  wire \rs2_register_q[9]_i_8_n_1 ;
  wire \rs2_register_q[9]_i_9_n_1 ;
  wire \rs2_register_q_reg[0] ;
  wire \rs2_register_q_reg[0]_i_4_n_1 ;
  wire \rs2_register_q_reg[0]_i_5_n_1 ;
  wire \rs2_register_q_reg[0]_i_6_n_1 ;
  wire \rs2_register_q_reg[0]_i_7_n_1 ;
  wire \rs2_register_q_reg[10]_i_4_n_1 ;
  wire \rs2_register_q_reg[10]_i_5_n_1 ;
  wire \rs2_register_q_reg[10]_i_6_n_1 ;
  wire \rs2_register_q_reg[10]_i_7_0 ;
  wire \rs2_register_q_reg[10]_i_7_1 ;
  wire \rs2_register_q_reg[10]_i_7_n_1 ;
  wire \rs2_register_q_reg[11]_i_4_n_1 ;
  wire \rs2_register_q_reg[11]_i_5_n_1 ;
  wire \rs2_register_q_reg[11]_i_6_n_1 ;
  wire \rs2_register_q_reg[11]_i_7_n_1 ;
  wire \rs2_register_q_reg[12]_i_4_n_1 ;
  wire \rs2_register_q_reg[12]_i_5_n_1 ;
  wire \rs2_register_q_reg[12]_i_6_n_1 ;
  wire \rs2_register_q_reg[12]_i_7_n_1 ;
  wire \rs2_register_q_reg[13]_i_4_n_1 ;
  wire \rs2_register_q_reg[13]_i_5_n_1 ;
  wire \rs2_register_q_reg[13]_i_6_n_1 ;
  wire \rs2_register_q_reg[13]_i_7_n_1 ;
  wire \rs2_register_q_reg[14]_i_4_n_1 ;
  wire \rs2_register_q_reg[14]_i_5_n_1 ;
  wire \rs2_register_q_reg[14]_i_6_n_1 ;
  wire \rs2_register_q_reg[14]_i_7_n_1 ;
  wire \rs2_register_q_reg[15]_i_4_n_1 ;
  wire \rs2_register_q_reg[15]_i_5_n_1 ;
  wire \rs2_register_q_reg[15]_i_6_n_1 ;
  wire \rs2_register_q_reg[15]_i_7_n_1 ;
  wire \rs2_register_q_reg[16]_i_4_n_1 ;
  wire \rs2_register_q_reg[16]_i_5_n_1 ;
  wire \rs2_register_q_reg[16]_i_6_n_1 ;
  wire \rs2_register_q_reg[16]_i_7_n_1 ;
  wire \rs2_register_q_reg[17]_i_4_n_1 ;
  wire \rs2_register_q_reg[17]_i_5_n_1 ;
  wire \rs2_register_q_reg[17]_i_6_n_1 ;
  wire \rs2_register_q_reg[17]_i_7_n_1 ;
  wire \rs2_register_q_reg[18]_i_4_n_1 ;
  wire \rs2_register_q_reg[18]_i_5_n_1 ;
  wire \rs2_register_q_reg[18]_i_6_n_1 ;
  wire \rs2_register_q_reg[18]_i_7_n_1 ;
  wire \rs2_register_q_reg[19]_i_4_n_1 ;
  wire \rs2_register_q_reg[19]_i_5_n_1 ;
  wire \rs2_register_q_reg[19]_i_6_n_1 ;
  wire \rs2_register_q_reg[19]_i_7_n_1 ;
  wire \rs2_register_q_reg[1]_i_4_n_1 ;
  wire \rs2_register_q_reg[1]_i_5_n_1 ;
  wire \rs2_register_q_reg[1]_i_6_n_1 ;
  wire \rs2_register_q_reg[1]_i_7_n_1 ;
  wire \rs2_register_q_reg[20]_i_4_n_1 ;
  wire \rs2_register_q_reg[20]_i_5_n_1 ;
  wire \rs2_register_q_reg[20]_i_6_n_1 ;
  wire \rs2_register_q_reg[20]_i_7_n_1 ;
  wire \rs2_register_q_reg[21]_i_4_n_1 ;
  wire \rs2_register_q_reg[21]_i_5_0 ;
  wire \rs2_register_q_reg[21]_i_5_1 ;
  wire \rs2_register_q_reg[21]_i_5_n_1 ;
  wire \rs2_register_q_reg[21]_i_6_n_1 ;
  wire \rs2_register_q_reg[21]_i_7_n_1 ;
  wire \rs2_register_q_reg[22]_i_4_n_1 ;
  wire \rs2_register_q_reg[22]_i_5_n_1 ;
  wire \rs2_register_q_reg[22]_i_6_n_1 ;
  wire \rs2_register_q_reg[22]_i_7_n_1 ;
  wire \rs2_register_q_reg[23]_i_4_n_1 ;
  wire \rs2_register_q_reg[23]_i_5_n_1 ;
  wire \rs2_register_q_reg[23]_i_6_n_1 ;
  wire \rs2_register_q_reg[23]_i_7_n_1 ;
  wire \rs2_register_q_reg[24]_i_4_n_1 ;
  wire \rs2_register_q_reg[24]_i_5_n_1 ;
  wire \rs2_register_q_reg[24]_i_6_n_1 ;
  wire \rs2_register_q_reg[24]_i_7_n_1 ;
  wire \rs2_register_q_reg[25]_i_4_n_1 ;
  wire \rs2_register_q_reg[25]_i_5_n_1 ;
  wire \rs2_register_q_reg[25]_i_6_n_1 ;
  wire \rs2_register_q_reg[25]_i_7_n_1 ;
  wire \rs2_register_q_reg[26]_i_4_n_1 ;
  wire \rs2_register_q_reg[26]_i_5_n_1 ;
  wire \rs2_register_q_reg[26]_i_6_n_1 ;
  wire \rs2_register_q_reg[26]_i_7_n_1 ;
  wire \rs2_register_q_reg[27]_i_4_n_1 ;
  wire \rs2_register_q_reg[27]_i_5_n_1 ;
  wire \rs2_register_q_reg[27]_i_6_n_1 ;
  wire \rs2_register_q_reg[27]_i_7_n_1 ;
  wire \rs2_register_q_reg[28]_i_4_n_1 ;
  wire \rs2_register_q_reg[28]_i_5_n_1 ;
  wire \rs2_register_q_reg[28]_i_6_n_1 ;
  wire \rs2_register_q_reg[28]_i_7_n_1 ;
  wire \rs2_register_q_reg[29]_i_4_n_1 ;
  wire \rs2_register_q_reg[29]_i_5_n_1 ;
  wire \rs2_register_q_reg[29]_i_6_n_1 ;
  wire \rs2_register_q_reg[29]_i_7_n_1 ;
  wire \rs2_register_q_reg[2]_i_4_n_1 ;
  wire \rs2_register_q_reg[2]_i_5_n_1 ;
  wire \rs2_register_q_reg[2]_i_6_n_1 ;
  wire \rs2_register_q_reg[2]_i_7_n_1 ;
  wire \rs2_register_q_reg[30]_i_4_n_1 ;
  wire \rs2_register_q_reg[30]_i_5_n_1 ;
  wire \rs2_register_q_reg[30]_i_6_n_1 ;
  wire \rs2_register_q_reg[30]_i_7_n_1 ;
  wire \rs2_register_q_reg[31]_i_4_0 ;
  wire \rs2_register_q_reg[31]_i_6_n_1 ;
  wire \rs2_register_q_reg[31]_i_7_n_1 ;
  wire \rs2_register_q_reg[31]_i_8_0 ;
  wire \rs2_register_q_reg[31]_i_8_1 ;
  wire \rs2_register_q_reg[31]_i_8_2 ;
  wire \rs2_register_q_reg[31]_i_8_3 ;
  wire \rs2_register_q_reg[31]_i_8_n_1 ;
  wire \rs2_register_q_reg[31]_i_9_n_1 ;
  wire \rs2_register_q_reg[3]_i_4_n_1 ;
  wire \rs2_register_q_reg[3]_i_5_n_1 ;
  wire \rs2_register_q_reg[3]_i_6_n_1 ;
  wire \rs2_register_q_reg[3]_i_7_n_1 ;
  wire \rs2_register_q_reg[4]_i_4_n_1 ;
  wire \rs2_register_q_reg[4]_i_5_n_1 ;
  wire \rs2_register_q_reg[4]_i_6_n_1 ;
  wire \rs2_register_q_reg[4]_i_7_n_1 ;
  wire \rs2_register_q_reg[5]_i_4_n_1 ;
  wire \rs2_register_q_reg[5]_i_5_n_1 ;
  wire \rs2_register_q_reg[5]_i_6_n_1 ;
  wire \rs2_register_q_reg[5]_i_7_n_1 ;
  wire \rs2_register_q_reg[6]_i_4_n_1 ;
  wire \rs2_register_q_reg[6]_i_5_n_1 ;
  wire \rs2_register_q_reg[6]_i_6_n_1 ;
  wire \rs2_register_q_reg[6]_i_7_n_1 ;
  wire \rs2_register_q_reg[7]_i_4_n_1 ;
  wire \rs2_register_q_reg[7]_i_5_n_1 ;
  wire \rs2_register_q_reg[7]_i_6_n_1 ;
  wire \rs2_register_q_reg[7]_i_7_n_1 ;
  wire \rs2_register_q_reg[8]_i_4_n_1 ;
  wire \rs2_register_q_reg[8]_i_5_n_1 ;
  wire \rs2_register_q_reg[8]_i_6_n_1 ;
  wire \rs2_register_q_reg[8]_i_7_n_1 ;
  wire \rs2_register_q_reg[9]_i_4_n_1 ;
  wire \rs2_register_q_reg[9]_i_5_n_1 ;
  wire \rs2_register_q_reg[9]_i_6_n_1 ;
  wire \rs2_register_q_reg[9]_i_7_n_1 ;
  wire we;

  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[10][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[10][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[11][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[11][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[12][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[12][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[13][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[13][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[14][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[14][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[15][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[15][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[16][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(\mem[16][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[17][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\mem[17][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[18][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(\mem[18][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[19][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\mem[19][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[1][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(mem));
  LUT5 #(
    .INIT(32'h00805581)) 
    \mem[1][31]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(we));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[20][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\mem[20][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[21][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[21][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[22][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[22][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[23][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[23][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[24][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\mem[24][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[25][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\mem[25][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[26][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\mem[26][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[27][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\mem[27][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[28][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\mem[28][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[29][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[29][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[2][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[2][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[30][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[30][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[31][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[31][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[3][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[3][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[4][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[4][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[5][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[5][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[6][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[7][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[7][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[8][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[8][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[9][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[9][31]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][0] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[10]_9 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][10] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[10]_9 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][11] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[10]_9 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][12] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[10]_9 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][13] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[10]_9 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][14] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[10]_9 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][15] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[10]_9 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][16] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[10]_9 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][17] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[10]_9 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][18] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[10]_9 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][19] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[10]_9 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][1] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[10]_9 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][20] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[10]_9 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][21] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[10]_9 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][22] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[10]_9 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][23] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[10]_9 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][24] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[10]_9 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][25] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[10]_9 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][26] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[10]_9 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][27] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[10]_9 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][28] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[10]_9 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][29] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[10]_9 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][2] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[10]_9 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][30] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[10]_9 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][31] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[10]_9 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][3] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[10]_9 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][4] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[10]_9 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][5] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[10]_9 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][6] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[10]_9 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][7] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[10]_9 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][8] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[10]_9 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][9] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[10]_9 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][0] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[11]_10 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][10] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[11]_10 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][11] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[11]_10 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][12] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[11]_10 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][13] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[11]_10 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][14] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[11]_10 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][15] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[11]_10 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][16] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[11]_10 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][17] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[11]_10 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][18] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[11]_10 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][19] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[11]_10 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][1] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[11]_10 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][20] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[11]_10 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][21] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[11]_10 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][22] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[11]_10 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][23] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[11]_10 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][24] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[11]_10 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][25] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[11]_10 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][26] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[11]_10 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][27] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[11]_10 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][28] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[11]_10 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][29] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[11]_10 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][2] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[11]_10 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][30] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[11]_10 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][31] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[11]_10 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][3] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[11]_10 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][4] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[11]_10 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][5] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[11]_10 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][6] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[11]_10 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][7] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[11]_10 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][8] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[11]_10 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][9] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[11]_10 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][0] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[12]_11 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][10] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[12]_11 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][11] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[12]_11 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][12] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[12]_11 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][13] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[12]_11 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][14] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[12]_11 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][15] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[12]_11 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][16] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[12]_11 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][17] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[12]_11 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][18] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[12]_11 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][19] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[12]_11 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][1] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[12]_11 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][20] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[12]_11 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][21] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[12]_11 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][22] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[12]_11 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][23] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[12]_11 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][24] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[12]_11 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][25] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[12]_11 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][26] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[12]_11 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][27] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[12]_11 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][28] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[12]_11 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][29] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[12]_11 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][2] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[12]_11 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][30] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[12]_11 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][31] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[12]_11 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][3] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[12]_11 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][4] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[12]_11 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][5] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[12]_11 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][6] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[12]_11 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][7] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[12]_11 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][8] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[12]_11 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][9] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[12]_11 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][0] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[13]_12 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][10] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[13]_12 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][11] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[13]_12 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][12] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[13]_12 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][13] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[13]_12 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][14] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[13]_12 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][15] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[13]_12 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][16] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[13]_12 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][17] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[13]_12 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][18] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[13]_12 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][19] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[13]_12 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][1] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[13]_12 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][20] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[13]_12 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][21] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[13]_12 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][22] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[13]_12 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][23] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[13]_12 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][24] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[13]_12 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][25] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[13]_12 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][26] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[13]_12 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][27] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[13]_12 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][28] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[13]_12 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][29] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[13]_12 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][2] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[13]_12 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][30] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[13]_12 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][31] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[13]_12 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][3] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[13]_12 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][4] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[13]_12 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][5] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[13]_12 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][6] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[13]_12 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][7] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[13]_12 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][8] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[13]_12 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][9] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[13]_12 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][0] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[14]_13 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][10] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[14]_13 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][11] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[14]_13 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][12] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[14]_13 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][13] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[14]_13 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][14] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[14]_13 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][15] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[14]_13 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][16] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[14]_13 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][17] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[14]_13 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][18] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[14]_13 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][19] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[14]_13 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][1] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[14]_13 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][20] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[14]_13 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][21] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[14]_13 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][22] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[14]_13 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][23] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[14]_13 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][24] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[14]_13 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][25] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[14]_13 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][26] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[14]_13 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][27] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[14]_13 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][28] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[14]_13 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][29] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[14]_13 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][2] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[14]_13 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][30] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[14]_13 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][31] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[14]_13 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][3] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[14]_13 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][4] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[14]_13 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][5] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[14]_13 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][6] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[14]_13 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][7] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[14]_13 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][8] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[14]_13 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][9] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[14]_13 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][0] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[15]_14 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][10] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[15]_14 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][11] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[15]_14 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][12] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[15]_14 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][13] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[15]_14 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][14] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[15]_14 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][15] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[15]_14 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][16] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[15]_14 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][17] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[15]_14 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][18] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[15]_14 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][19] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[15]_14 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][1] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[15]_14 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][20] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[15]_14 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][21] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[15]_14 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][22] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[15]_14 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][23] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[15]_14 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][24] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[15]_14 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][25] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[15]_14 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][26] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[15]_14 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][27] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[15]_14 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][28] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[15]_14 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][29] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[15]_14 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][2] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[15]_14 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][30] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[15]_14 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][31] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[15]_14 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][3] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[15]_14 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][4] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[15]_14 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][5] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[15]_14 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][6] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[15]_14 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][7] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[15]_14 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][8] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[15]_14 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][9] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[15]_14 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][0] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[16]_15 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][10] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[16]_15 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][11] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[16]_15 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][12] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[16]_15 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][13] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[16]_15 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][14] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[16]_15 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][15] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[16]_15 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][16] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[16]_15 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][17] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[16]_15 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][18] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[16]_15 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][19] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[16]_15 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][1] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[16]_15 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][20] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[16]_15 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][21] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[16]_15 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][22] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[16]_15 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][23] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[16]_15 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][24] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[16]_15 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][25] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[16]_15 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][26] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[16]_15 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][27] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[16]_15 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][28] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[16]_15 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][29] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[16]_15 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][2] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[16]_15 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][30] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[16]_15 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][31] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[16]_15 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][3] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[16]_15 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][4] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[16]_15 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][5] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[16]_15 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][6] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[16]_15 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][7] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[16]_15 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][8] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[16]_15 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][9] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[16]_15 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][0] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[17]_16 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][10] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[17]_16 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][11] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[17]_16 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][12] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[17]_16 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][13] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[17]_16 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][14] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[17]_16 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][15] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[17]_16 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][16] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[17]_16 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][17] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[17]_16 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][18] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[17]_16 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][19] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[17]_16 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][1] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[17]_16 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][20] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[17]_16 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][21] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[17]_16 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][22] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[17]_16 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][23] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[17]_16 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][24] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[17]_16 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][25] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[17]_16 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][26] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[17]_16 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][27] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[17]_16 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][28] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[17]_16 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][29] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[17]_16 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][2] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[17]_16 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][30] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[17]_16 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][31] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[17]_16 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][3] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[17]_16 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][4] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[17]_16 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][5] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[17]_16 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][6] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[17]_16 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][7] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[17]_16 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][8] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[17]_16 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][9] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[17]_16 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][0] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[18]_17 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][10] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[18]_17 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][11] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[18]_17 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][12] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[18]_17 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][13] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[18]_17 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][14] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[18]_17 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][15] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[18]_17 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][16] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[18]_17 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][17] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[18]_17 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][18] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[18]_17 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][19] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[18]_17 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][1] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[18]_17 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][20] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[18]_17 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][21] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[18]_17 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][22] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[18]_17 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][23] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[18]_17 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][24] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[18]_17 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][25] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[18]_17 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][26] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[18]_17 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][27] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[18]_17 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][28] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[18]_17 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][29] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[18]_17 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][2] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[18]_17 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][30] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[18]_17 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][31] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[18]_17 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][3] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[18]_17 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][4] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[18]_17 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][5] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[18]_17 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][6] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[18]_17 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][7] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[18]_17 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][8] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[18]_17 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][9] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[18]_17 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][0] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[19]_18 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][10] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[19]_18 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][11] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[19]_18 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][12] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[19]_18 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][13] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[19]_18 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][14] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[19]_18 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][15] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[19]_18 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][16] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[19]_18 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][17] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[19]_18 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][18] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[19]_18 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][19] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[19]_18 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][1] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[19]_18 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][20] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[19]_18 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][21] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[19]_18 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][22] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[19]_18 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][23] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[19]_18 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][24] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[19]_18 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][25] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[19]_18 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][26] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[19]_18 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][27] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[19]_18 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][28] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[19]_18 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][29] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[19]_18 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][2] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[19]_18 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][30] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[19]_18 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][31] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[19]_18 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][3] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[19]_18 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][4] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[19]_18 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][5] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[19]_18 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][6] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[19]_18 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][7] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[19]_18 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][8] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[19]_18 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][9] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[19]_18 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][0] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[0]),
        .Q(\mem_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][10] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[10]),
        .Q(\mem_reg[1]_0 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][11] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[11]),
        .Q(\mem_reg[1]_0 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][12] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[12]),
        .Q(\mem_reg[1]_0 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][13] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[13]),
        .Q(\mem_reg[1]_0 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][14] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[14]),
        .Q(\mem_reg[1]_0 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][15] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[15]),
        .Q(\mem_reg[1]_0 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][16] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[16]),
        .Q(\mem_reg[1]_0 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][17] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[17]),
        .Q(\mem_reg[1]_0 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][18] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[18]),
        .Q(\mem_reg[1]_0 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][19] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[19]),
        .Q(\mem_reg[1]_0 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][1] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[1]),
        .Q(\mem_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][20] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[20]),
        .Q(\mem_reg[1]_0 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][21] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[21]),
        .Q(\mem_reg[1]_0 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][22] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[22]),
        .Q(\mem_reg[1]_0 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][23] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[23]),
        .Q(\mem_reg[1]_0 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][24] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[24]),
        .Q(\mem_reg[1]_0 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][25] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[25]),
        .Q(\mem_reg[1]_0 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][26] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[26]),
        .Q(\mem_reg[1]_0 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][27] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[27]),
        .Q(\mem_reg[1]_0 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][28] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[28]),
        .Q(\mem_reg[1]_0 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][29] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[29]),
        .Q(\mem_reg[1]_0 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][2] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[2]),
        .Q(\mem_reg[1]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][30] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[30]),
        .Q(\mem_reg[1]_0 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][31] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[31]),
        .Q(\mem_reg[1]_0 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][3] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[3]),
        .Q(\mem_reg[1]_0 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][4] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[4]),
        .Q(\mem_reg[1]_0 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][5] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[5]),
        .Q(\mem_reg[1]_0 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][6] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[6]),
        .Q(\mem_reg[1]_0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][7] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[7]),
        .Q(\mem_reg[1]_0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][8] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[8]),
        .Q(\mem_reg[1]_0 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][9] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[9]),
        .Q(\mem_reg[1]_0 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][0] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[20]_19 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][10] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[20]_19 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][11] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[20]_19 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][12] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[20]_19 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][13] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[20]_19 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][14] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[20]_19 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][15] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[20]_19 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][16] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[20]_19 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][17] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[20]_19 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][18] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[20]_19 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][19] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[20]_19 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][1] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[20]_19 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][20] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[20]_19 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][21] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[20]_19 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][22] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[20]_19 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][23] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[20]_19 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][24] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[20]_19 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][25] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[20]_19 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][26] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[20]_19 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][27] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[20]_19 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][28] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[20]_19 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][29] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[20]_19 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][2] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[20]_19 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][30] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[20]_19 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][31] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[20]_19 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][3] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[20]_19 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][4] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[20]_19 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][5] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[20]_19 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][6] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[20]_19 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][7] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[20]_19 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][8] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[20]_19 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][9] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[20]_19 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][0] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[21]_20 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][10] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[21]_20 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][11] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[21]_20 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][12] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[21]_20 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][13] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[21]_20 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][14] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[21]_20 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][15] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[21]_20 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][16] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[21]_20 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][17] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[21]_20 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][18] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[21]_20 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][19] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[21]_20 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][1] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[21]_20 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][20] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[21]_20 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][21] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[21]_20 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][22] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[21]_20 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][23] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[21]_20 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][24] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[21]_20 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][25] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[21]_20 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][26] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[21]_20 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][27] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[21]_20 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][28] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[21]_20 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][29] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[21]_20 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][2] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[21]_20 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][30] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[21]_20 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][31] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[21]_20 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][3] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[21]_20 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][4] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[21]_20 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][5] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[21]_20 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][6] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[21]_20 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][7] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[21]_20 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][8] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[21]_20 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][9] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[21]_20 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][0] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[22]_21 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][10] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[22]_21 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][11] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[22]_21 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][12] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[22]_21 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][13] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[22]_21 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][14] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[22]_21 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][15] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[22]_21 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][16] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[22]_21 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][17] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[22]_21 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][18] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[22]_21 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][19] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[22]_21 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][1] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[22]_21 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][20] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[22]_21 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][21] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[22]_21 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][22] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[22]_21 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][23] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[22]_21 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][24] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[22]_21 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][25] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[22]_21 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][26] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[22]_21 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][27] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[22]_21 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][28] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[22]_21 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][29] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[22]_21 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][2] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[22]_21 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][30] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[22]_21 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][31] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[22]_21 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][3] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[22]_21 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][4] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[22]_21 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][5] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[22]_21 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][6] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[22]_21 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][7] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[22]_21 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][8] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[22]_21 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][9] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[22]_21 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][0] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[23]_22 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][10] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[23]_22 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][11] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[23]_22 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][12] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[23]_22 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][13] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[23]_22 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][14] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[23]_22 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][15] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[23]_22 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][16] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[23]_22 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][17] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[23]_22 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][18] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[23]_22 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][19] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[23]_22 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][1] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[23]_22 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][20] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[23]_22 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][21] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[23]_22 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][22] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[23]_22 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][23] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[23]_22 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][24] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[23]_22 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][25] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[23]_22 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][26] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[23]_22 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][27] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[23]_22 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][28] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[23]_22 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][29] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[23]_22 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][2] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[23]_22 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][30] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[23]_22 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][31] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[23]_22 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][3] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[23]_22 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][4] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[23]_22 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][5] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[23]_22 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][6] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[23]_22 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][7] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[23]_22 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][8] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[23]_22 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][9] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[23]_22 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][0] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[24]_23 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][10] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[24]_23 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][11] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[24]_23 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][12] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[24]_23 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][13] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[24]_23 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][14] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[24]_23 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][15] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[24]_23 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][16] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[24]_23 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][17] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[24]_23 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][18] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[24]_23 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][19] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[24]_23 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][1] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[24]_23 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][20] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[24]_23 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][21] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[24]_23 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][22] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[24]_23 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][23] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[24]_23 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][24] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[24]_23 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][25] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[24]_23 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][26] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[24]_23 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][27] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[24]_23 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][28] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[24]_23 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][29] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[24]_23 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][2] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[24]_23 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][30] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[24]_23 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][31] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[24]_23 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][3] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[24]_23 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][4] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[24]_23 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][5] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[24]_23 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][6] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[24]_23 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][7] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[24]_23 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][8] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[24]_23 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][9] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[24]_23 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][0] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[25]_24 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][10] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[25]_24 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][11] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[25]_24 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][12] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[25]_24 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][13] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[25]_24 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][14] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[25]_24 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][15] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[25]_24 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][16] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[25]_24 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][17] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[25]_24 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][18] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[25]_24 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][19] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[25]_24 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][1] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[25]_24 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][20] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[25]_24 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][21] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[25]_24 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][22] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[25]_24 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][23] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[25]_24 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][24] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[25]_24 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][25] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[25]_24 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][26] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[25]_24 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][27] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[25]_24 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][28] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[25]_24 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][29] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[25]_24 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][2] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[25]_24 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][30] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[25]_24 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][31] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[25]_24 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][3] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[25]_24 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][4] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[25]_24 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][5] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[25]_24 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][6] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[25]_24 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][7] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[25]_24 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][8] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[25]_24 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][9] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[25]_24 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][0] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[26]_25 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][10] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[26]_25 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][11] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[26]_25 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][12] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[26]_25 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][13] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[26]_25 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][14] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[26]_25 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][15] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[26]_25 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][16] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[26]_25 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][17] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[26]_25 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][18] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[26]_25 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][19] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[26]_25 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][1] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[26]_25 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][20] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[26]_25 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][21] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[26]_25 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][22] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[26]_25 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][23] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[26]_25 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][24] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[26]_25 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][25] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[26]_25 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][26] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[26]_25 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][27] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[26]_25 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][28] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[26]_25 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][29] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[26]_25 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][2] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[26]_25 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][30] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[26]_25 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][31] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[26]_25 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][3] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[26]_25 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][4] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[26]_25 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][5] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[26]_25 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][6] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[26]_25 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][7] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[26]_25 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][8] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[26]_25 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][9] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[26]_25 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][0] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[27]_26 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][10] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[27]_26 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][11] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[27]_26 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][12] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[27]_26 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][13] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[27]_26 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][14] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[27]_26 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][15] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[27]_26 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][16] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[27]_26 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][17] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[27]_26 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][18] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[27]_26 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][19] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[27]_26 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][1] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[27]_26 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][20] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[27]_26 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][21] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[27]_26 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][22] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[27]_26 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][23] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[27]_26 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][24] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[27]_26 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][25] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[27]_26 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][26] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[27]_26 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][27] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[27]_26 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][28] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[27]_26 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][29] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[27]_26 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][2] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[27]_26 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][30] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[27]_26 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][31] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[27]_26 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][3] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[27]_26 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][4] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[27]_26 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][5] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[27]_26 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][6] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[27]_26 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][7] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[27]_26 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][8] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[27]_26 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][9] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[27]_26 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][0] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[28]_27 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][10] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[28]_27 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][11] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[28]_27 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][12] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[28]_27 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][13] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[28]_27 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][14] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[28]_27 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][15] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[28]_27 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][16] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[28]_27 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][17] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[28]_27 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][18] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[28]_27 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][19] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[28]_27 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][1] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[28]_27 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][20] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[28]_27 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][21] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[28]_27 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][22] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[28]_27 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][23] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[28]_27 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][24] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[28]_27 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][25] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[28]_27 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][26] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[28]_27 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][27] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[28]_27 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][28] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[28]_27 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][29] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[28]_27 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][2] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[28]_27 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][30] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[28]_27 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][31] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[28]_27 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][3] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[28]_27 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][4] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[28]_27 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][5] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[28]_27 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][6] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[28]_27 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][7] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[28]_27 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][8] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[28]_27 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][9] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[28]_27 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][0] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[29]_28 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][10] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[29]_28 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][11] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[29]_28 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][12] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[29]_28 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][13] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[29]_28 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][14] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[29]_28 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][15] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[29]_28 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][16] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[29]_28 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][17] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[29]_28 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][18] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[29]_28 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][19] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[29]_28 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][1] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[29]_28 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][20] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[29]_28 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][21] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[29]_28 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][22] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[29]_28 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][23] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[29]_28 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][24] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[29]_28 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][25] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[29]_28 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][26] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[29]_28 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][27] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[29]_28 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][28] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[29]_28 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][29] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[29]_28 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][2] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[29]_28 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][30] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[29]_28 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][31] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[29]_28 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][3] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[29]_28 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][4] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[29]_28 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][5] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[29]_28 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][6] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[29]_28 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][7] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[29]_28 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][8] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[29]_28 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][9] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[29]_28 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][0] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[2]_1 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][10] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[2]_1 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][11] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[2]_1 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][12] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[2]_1 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][13] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[2]_1 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][14] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[2]_1 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][15] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[2]_1 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][16] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[2]_1 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][17] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[2]_1 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][18] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[2]_1 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][19] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[2]_1 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][1] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[2]_1 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][20] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[2]_1 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][21] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[2]_1 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][22] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[2]_1 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][23] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[2]_1 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][24] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[2]_1 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][25] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[2]_1 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][26] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[2]_1 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][27] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[2]_1 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][28] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[2]_1 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][29] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[2]_1 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][2] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[2]_1 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][30] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[2]_1 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][31] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[2]_1 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][3] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[2]_1 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][4] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[2]_1 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][5] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[2]_1 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][6] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[2]_1 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][7] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[2]_1 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][8] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[2]_1 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][9] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[2]_1 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][0] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[30]_29 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][10] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[30]_29 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][11] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[30]_29 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][12] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[30]_29 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][13] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[30]_29 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][14] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[30]_29 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][15] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[30]_29 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][16] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[30]_29 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][17] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[30]_29 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][18] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[30]_29 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][19] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[30]_29 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][1] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[30]_29 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][20] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[30]_29 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][21] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[30]_29 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][22] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[30]_29 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][23] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[30]_29 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][24] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[30]_29 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][25] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[30]_29 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][26] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[30]_29 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][27] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[30]_29 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][28] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[30]_29 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][29] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[30]_29 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][2] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[30]_29 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][30] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[30]_29 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][31] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[30]_29 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][3] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[30]_29 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][4] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[30]_29 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][5] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[30]_29 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][6] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[30]_29 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][7] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[30]_29 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][8] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[30]_29 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][9] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[30]_29 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][0] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[31]_30 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][10] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[31]_30 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][11] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[31]_30 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][12] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[31]_30 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][13] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[31]_30 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][14] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[31]_30 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][15] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[31]_30 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][16] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[31]_30 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][17] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[31]_30 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][18] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[31]_30 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][19] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[31]_30 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][1] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[31]_30 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][20] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[31]_30 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][21] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[31]_30 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][22] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[31]_30 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][23] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[31]_30 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][24] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[31]_30 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][25] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[31]_30 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][26] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[31]_30 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][27] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[31]_30 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][28] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[31]_30 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][29] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[31]_30 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][2] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[31]_30 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][30] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[31]_30 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][31] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[31]_30 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][3] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[31]_30 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][4] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[31]_30 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][5] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[31]_30 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][6] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[31]_30 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][7] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[31]_30 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][8] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[31]_30 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][9] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[31]_30 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][0] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[3]_2 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][10] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[3]_2 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][11] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[3]_2 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][12] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[3]_2 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][13] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[3]_2 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][14] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[3]_2 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][15] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[3]_2 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][16] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[3]_2 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][17] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[3]_2 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][18] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[3]_2 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][19] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[3]_2 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][1] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[3]_2 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][20] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[3]_2 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][21] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[3]_2 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][22] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[3]_2 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][23] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[3]_2 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][24] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[3]_2 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][25] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[3]_2 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][26] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[3]_2 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][27] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[3]_2 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][28] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[3]_2 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][29] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[3]_2 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][2] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[3]_2 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][30] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[3]_2 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][31] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[3]_2 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][3] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[3]_2 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][4] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[3]_2 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][5] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[3]_2 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][6] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[3]_2 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][7] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[3]_2 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][8] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[3]_2 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][9] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[3]_2 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][0] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[4]_3 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][10] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[4]_3 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][11] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[4]_3 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][12] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[4]_3 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][13] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[4]_3 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][14] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[4]_3 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][15] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[4]_3 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][16] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[4]_3 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][17] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[4]_3 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][18] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[4]_3 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][19] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[4]_3 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][1] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[4]_3 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][20] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[4]_3 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][21] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[4]_3 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][22] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[4]_3 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][23] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[4]_3 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][24] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[4]_3 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][25] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[4]_3 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][26] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[4]_3 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][27] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[4]_3 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][28] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[4]_3 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][29] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[4]_3 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][2] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[4]_3 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][30] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[4]_3 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][31] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[4]_3 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][3] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[4]_3 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][4] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[4]_3 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][5] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[4]_3 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][6] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[4]_3 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][7] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[4]_3 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][8] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[4]_3 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][9] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[4]_3 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][0] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[5]_4 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][10] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[5]_4 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][11] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[5]_4 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][12] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[5]_4 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][13] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[5]_4 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][14] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[5]_4 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][15] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[5]_4 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][16] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[5]_4 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][17] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[5]_4 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][18] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[5]_4 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][19] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[5]_4 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][1] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[5]_4 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][20] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[5]_4 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][21] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[5]_4 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][22] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[5]_4 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][23] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[5]_4 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][24] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[5]_4 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][25] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[5]_4 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][26] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[5]_4 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][27] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[5]_4 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][28] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[5]_4 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][29] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[5]_4 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][2] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[5]_4 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][30] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[5]_4 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][31] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[5]_4 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][3] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[5]_4 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][4] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[5]_4 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][5] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[5]_4 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][6] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[5]_4 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][7] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[5]_4 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][8] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[5]_4 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][9] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[5]_4 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][0] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[6]_5 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][10] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[6]_5 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][11] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[6]_5 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][12] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[6]_5 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][13] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[6]_5 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][14] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[6]_5 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][15] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[6]_5 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][16] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[6]_5 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][17] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[6]_5 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][18] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[6]_5 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][19] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[6]_5 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][1] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[6]_5 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][20] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[6]_5 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][21] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[6]_5 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][22] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[6]_5 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][23] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[6]_5 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][24] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[6]_5 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][25] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[6]_5 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][26] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[6]_5 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][27] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[6]_5 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][28] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[6]_5 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][29] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[6]_5 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][2] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[6]_5 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][30] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[6]_5 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][31] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[6]_5 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][3] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[6]_5 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][4] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[6]_5 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][5] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[6]_5 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][6] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[6]_5 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][7] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[6]_5 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][8] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[6]_5 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][9] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[6]_5 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][0] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[7]_6 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][10] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[7]_6 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][11] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[7]_6 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][12] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[7]_6 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][13] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[7]_6 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][14] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[7]_6 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][15] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[7]_6 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][16] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[7]_6 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][17] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[7]_6 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][18] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[7]_6 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][19] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[7]_6 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][1] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[7]_6 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][20] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[7]_6 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][21] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[7]_6 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][22] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[7]_6 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][23] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[7]_6 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][24] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[7]_6 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][25] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[7]_6 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][26] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[7]_6 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][27] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[7]_6 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][28] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[7]_6 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][29] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[7]_6 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][2] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[7]_6 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][30] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[7]_6 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][31] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[7]_6 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][3] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[7]_6 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][4] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[7]_6 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][5] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[7]_6 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][6] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[7]_6 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][7] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[7]_6 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][8] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[7]_6 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][9] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[7]_6 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][0] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[8]_7 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][10] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[8]_7 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][11] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[8]_7 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][12] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[8]_7 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][13] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[8]_7 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][14] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[8]_7 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][15] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[8]_7 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][16] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[8]_7 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][17] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[8]_7 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][18] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[8]_7 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][19] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[8]_7 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][1] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[8]_7 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][20] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[8]_7 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][21] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[8]_7 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][22] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[8]_7 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][23] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[8]_7 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][24] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[8]_7 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][25] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[8]_7 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][26] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[8]_7 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][27] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[8]_7 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][28] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[8]_7 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][29] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[8]_7 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][2] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[8]_7 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][30] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[8]_7 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][31] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[8]_7 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][3] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[8]_7 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][4] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[8]_7 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][5] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[8]_7 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][6] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[8]_7 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][7] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[8]_7 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][8] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[8]_7 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][9] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[8]_7 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][0] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[9]_8 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][10] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[9]_8 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][11] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[9]_8 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][12] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[9]_8 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][13] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[9]_8 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][14] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[9]_8 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][15] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[9]_8 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][16] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[9]_8 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][17] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[9]_8 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][18] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[9]_8 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][19] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[9]_8 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][1] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[9]_8 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][20] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[9]_8 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][21] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[9]_8 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][22] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[9]_8 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][23] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[9]_8 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][24] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[9]_8 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][25] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[9]_8 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][26] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[9]_8 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][27] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[9]_8 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][28] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[9]_8 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][29] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[9]_8 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][2] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[9]_8 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][30] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[9]_8 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][31] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[9]_8 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][3] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[9]_8 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][4] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[9]_8 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][5] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[9]_8 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][6] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[9]_8 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][7] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[9]_8 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][8] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[9]_8 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][9] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[9]_8 [9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_10 
       (.I0(\mem_reg[4]_3 [0]),
        .I1(\mem_reg[20]_19 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [0]),
        .O(\rs1_register_q[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[0]_i_11 
       (.I0(\mem_reg[16]_15 [0]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [0]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [0]),
        .O(\rs1_register_q[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_12 
       (.I0(\mem_reg[7]_6 [0]),
        .I1(\mem_reg[23]_22 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [0]),
        .O(\rs1_register_q[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_13 
       (.I0(\mem_reg[3]_2 [0]),
        .I1(\mem_reg[19]_18 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [0]),
        .O(\rs1_register_q[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_14 
       (.I0(\mem_reg[5]_4 [0]),
        .I1(\mem_reg[21]_20 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [0]),
        .O(\rs1_register_q[0]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_15 
       (.I0(\mem_reg[1]_0 [0]),
        .I1(\mem_reg[17]_16 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [0]),
        .O(\rs1_register_q[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_8 
       (.I0(\mem_reg[6]_5 [0]),
        .I1(\mem_reg[22]_21 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [0]),
        .O(\rs1_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_9 
       (.I0(\mem_reg[2]_1 [0]),
        .I1(\mem_reg[18]_17 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [0]),
        .O(\rs1_register_q[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_10 
       (.I0(\mem_reg[4]_3 [10]),
        .I1(\mem_reg[20]_19 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [10]),
        .O(\rs1_register_q[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[10]_i_11 
       (.I0(\mem_reg[16]_15 [10]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [10]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [10]),
        .O(\rs1_register_q[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_12 
       (.I0(\mem_reg[7]_6 [10]),
        .I1(\mem_reg[23]_22 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [10]),
        .O(\rs1_register_q[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_13 
       (.I0(\mem_reg[3]_2 [10]),
        .I1(\mem_reg[19]_18 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [10]),
        .O(\rs1_register_q[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_14 
       (.I0(\mem_reg[5]_4 [10]),
        .I1(\mem_reg[21]_20 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [10]),
        .O(\rs1_register_q[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_15 
       (.I0(\mem_reg[1]_0 [10]),
        .I1(\mem_reg[17]_16 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [10]),
        .O(\rs1_register_q[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_8 
       (.I0(\mem_reg[6]_5 [10]),
        .I1(\mem_reg[22]_21 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [10]),
        .O(\rs1_register_q[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_9 
       (.I0(\mem_reg[2]_1 [10]),
        .I1(\mem_reg[18]_17 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [10]),
        .O(\rs1_register_q[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_10 
       (.I0(\mem_reg[4]_3 [11]),
        .I1(\mem_reg[20]_19 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [11]),
        .O(\rs1_register_q[11]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[11]_i_11 
       (.I0(\mem_reg[16]_15 [11]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [11]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [11]),
        .O(\rs1_register_q[11]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_12 
       (.I0(\mem_reg[7]_6 [11]),
        .I1(\mem_reg[23]_22 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [11]),
        .O(\rs1_register_q[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_13 
       (.I0(\mem_reg[3]_2 [11]),
        .I1(\mem_reg[19]_18 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [11]),
        .O(\rs1_register_q[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_14 
       (.I0(\mem_reg[5]_4 [11]),
        .I1(\mem_reg[21]_20 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [11]),
        .O(\rs1_register_q[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_15 
       (.I0(\mem_reg[1]_0 [11]),
        .I1(\mem_reg[17]_16 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [11]),
        .O(\rs1_register_q[11]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_8 
       (.I0(\mem_reg[6]_5 [11]),
        .I1(\mem_reg[22]_21 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [11]),
        .O(\rs1_register_q[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_9 
       (.I0(\mem_reg[2]_1 [11]),
        .I1(\mem_reg[18]_17 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [11]),
        .O(\rs1_register_q[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_10 
       (.I0(\mem_reg[4]_3 [12]),
        .I1(\mem_reg[20]_19 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [12]),
        .O(\rs1_register_q[12]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[12]_i_11 
       (.I0(\mem_reg[16]_15 [12]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [12]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [12]),
        .O(\rs1_register_q[12]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_12 
       (.I0(\mem_reg[7]_6 [12]),
        .I1(\mem_reg[23]_22 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [12]),
        .O(\rs1_register_q[12]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_13 
       (.I0(\mem_reg[3]_2 [12]),
        .I1(\mem_reg[19]_18 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [12]),
        .O(\rs1_register_q[12]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_14 
       (.I0(\mem_reg[5]_4 [12]),
        .I1(\mem_reg[21]_20 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [12]),
        .O(\rs1_register_q[12]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_15 
       (.I0(\mem_reg[1]_0 [12]),
        .I1(\mem_reg[17]_16 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [12]),
        .O(\rs1_register_q[12]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_8 
       (.I0(\mem_reg[6]_5 [12]),
        .I1(\mem_reg[22]_21 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [12]),
        .O(\rs1_register_q[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_9 
       (.I0(\mem_reg[2]_1 [12]),
        .I1(\mem_reg[18]_17 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [12]),
        .O(\rs1_register_q[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_10 
       (.I0(\mem_reg[4]_3 [13]),
        .I1(\mem_reg[20]_19 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [13]),
        .O(\rs1_register_q[13]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[13]_i_11 
       (.I0(\mem_reg[16]_15 [13]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [13]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [13]),
        .O(\rs1_register_q[13]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_12 
       (.I0(\mem_reg[7]_6 [13]),
        .I1(\mem_reg[23]_22 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [13]),
        .O(\rs1_register_q[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_13 
       (.I0(\mem_reg[3]_2 [13]),
        .I1(\mem_reg[19]_18 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [13]),
        .O(\rs1_register_q[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_14 
       (.I0(\mem_reg[5]_4 [13]),
        .I1(\mem_reg[21]_20 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [13]),
        .O(\rs1_register_q[13]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_15 
       (.I0(\mem_reg[1]_0 [13]),
        .I1(\mem_reg[17]_16 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [13]),
        .O(\rs1_register_q[13]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_8 
       (.I0(\mem_reg[6]_5 [13]),
        .I1(\mem_reg[22]_21 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [13]),
        .O(\rs1_register_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_9 
       (.I0(\mem_reg[2]_1 [13]),
        .I1(\mem_reg[18]_17 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [13]),
        .O(\rs1_register_q[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_10 
       (.I0(\mem_reg[4]_3 [14]),
        .I1(\mem_reg[20]_19 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [14]),
        .O(\rs1_register_q[14]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[14]_i_11 
       (.I0(\mem_reg[16]_15 [14]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [14]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [14]),
        .O(\rs1_register_q[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_12 
       (.I0(\mem_reg[7]_6 [14]),
        .I1(\mem_reg[23]_22 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [14]),
        .O(\rs1_register_q[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_13 
       (.I0(\mem_reg[3]_2 [14]),
        .I1(\mem_reg[19]_18 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [14]),
        .O(\rs1_register_q[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_14 
       (.I0(\mem_reg[5]_4 [14]),
        .I1(\mem_reg[21]_20 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [14]),
        .O(\rs1_register_q[14]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_15 
       (.I0(\mem_reg[1]_0 [14]),
        .I1(\mem_reg[17]_16 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [14]),
        .O(\rs1_register_q[14]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_8 
       (.I0(\mem_reg[6]_5 [14]),
        .I1(\mem_reg[22]_21 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [14]),
        .O(\rs1_register_q[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_9 
       (.I0(\mem_reg[2]_1 [14]),
        .I1(\mem_reg[18]_17 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [14]),
        .O(\rs1_register_q[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_10 
       (.I0(\mem_reg[4]_3 [15]),
        .I1(\mem_reg[20]_19 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [15]),
        .O(\rs1_register_q[15]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[15]_i_11 
       (.I0(\mem_reg[16]_15 [15]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [15]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [15]),
        .O(\rs1_register_q[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_12 
       (.I0(\mem_reg[7]_6 [15]),
        .I1(\mem_reg[23]_22 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [15]),
        .O(\rs1_register_q[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_13 
       (.I0(\mem_reg[3]_2 [15]),
        .I1(\mem_reg[19]_18 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [15]),
        .O(\rs1_register_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_14 
       (.I0(\mem_reg[5]_4 [15]),
        .I1(\mem_reg[21]_20 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [15]),
        .O(\rs1_register_q[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_15 
       (.I0(\mem_reg[1]_0 [15]),
        .I1(\mem_reg[17]_16 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [15]),
        .O(\rs1_register_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_8 
       (.I0(\mem_reg[6]_5 [15]),
        .I1(\mem_reg[22]_21 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [15]),
        .O(\rs1_register_q[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_9 
       (.I0(\mem_reg[2]_1 [15]),
        .I1(\mem_reg[18]_17 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [15]),
        .O(\rs1_register_q[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_10 
       (.I0(\mem_reg[4]_3 [16]),
        .I1(\mem_reg[20]_19 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [16]),
        .O(\rs1_register_q[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[16]_i_11 
       (.I0(\mem_reg[16]_15 [16]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [16]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [16]),
        .O(\rs1_register_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_12 
       (.I0(\mem_reg[7]_6 [16]),
        .I1(\mem_reg[23]_22 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [16]),
        .O(\rs1_register_q[16]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_13 
       (.I0(\mem_reg[3]_2 [16]),
        .I1(\mem_reg[19]_18 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [16]),
        .O(\rs1_register_q[16]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_14 
       (.I0(\mem_reg[5]_4 [16]),
        .I1(\mem_reg[21]_20 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [16]),
        .O(\rs1_register_q[16]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_15 
       (.I0(\mem_reg[1]_0 [16]),
        .I1(\mem_reg[17]_16 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [16]),
        .O(\rs1_register_q[16]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_8 
       (.I0(\mem_reg[6]_5 [16]),
        .I1(\mem_reg[22]_21 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [16]),
        .O(\rs1_register_q[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_9 
       (.I0(\mem_reg[2]_1 [16]),
        .I1(\mem_reg[18]_17 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [16]),
        .O(\rs1_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_10 
       (.I0(\mem_reg[4]_3 [17]),
        .I1(\mem_reg[20]_19 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [17]),
        .O(\rs1_register_q[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[17]_i_11 
       (.I0(\mem_reg[16]_15 [17]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [17]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [17]),
        .O(\rs1_register_q[17]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_12 
       (.I0(\mem_reg[7]_6 [17]),
        .I1(\mem_reg[23]_22 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [17]),
        .O(\rs1_register_q[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_13 
       (.I0(\mem_reg[3]_2 [17]),
        .I1(\mem_reg[19]_18 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [17]),
        .O(\rs1_register_q[17]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_14 
       (.I0(\mem_reg[5]_4 [17]),
        .I1(\mem_reg[21]_20 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [17]),
        .O(\rs1_register_q[17]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_15 
       (.I0(\mem_reg[1]_0 [17]),
        .I1(\mem_reg[17]_16 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [17]),
        .O(\rs1_register_q[17]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_8 
       (.I0(\mem_reg[6]_5 [17]),
        .I1(\mem_reg[22]_21 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [17]),
        .O(\rs1_register_q[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_9 
       (.I0(\mem_reg[2]_1 [17]),
        .I1(\mem_reg[18]_17 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [17]),
        .O(\rs1_register_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_10 
       (.I0(\mem_reg[4]_3 [18]),
        .I1(\mem_reg[20]_19 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [18]),
        .O(\rs1_register_q[18]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[18]_i_11 
       (.I0(\mem_reg[16]_15 [18]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [18]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [18]),
        .O(\rs1_register_q[18]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_12 
       (.I0(\mem_reg[7]_6 [18]),
        .I1(\mem_reg[23]_22 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [18]),
        .O(\rs1_register_q[18]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_13 
       (.I0(\mem_reg[3]_2 [18]),
        .I1(\mem_reg[19]_18 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [18]),
        .O(\rs1_register_q[18]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_14 
       (.I0(\mem_reg[5]_4 [18]),
        .I1(\mem_reg[21]_20 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [18]),
        .O(\rs1_register_q[18]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_15 
       (.I0(\mem_reg[1]_0 [18]),
        .I1(\mem_reg[17]_16 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [18]),
        .O(\rs1_register_q[18]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_8 
       (.I0(\mem_reg[6]_5 [18]),
        .I1(\mem_reg[22]_21 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [18]),
        .O(\rs1_register_q[18]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_9 
       (.I0(\mem_reg[2]_1 [18]),
        .I1(\mem_reg[18]_17 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [18]),
        .O(\rs1_register_q[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_10 
       (.I0(\mem_reg[4]_3 [19]),
        .I1(\mem_reg[20]_19 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [19]),
        .O(\rs1_register_q[19]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[19]_i_11 
       (.I0(\mem_reg[16]_15 [19]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [19]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [19]),
        .O(\rs1_register_q[19]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_12 
       (.I0(\mem_reg[7]_6 [19]),
        .I1(\mem_reg[23]_22 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [19]),
        .O(\rs1_register_q[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_13 
       (.I0(\mem_reg[3]_2 [19]),
        .I1(\mem_reg[19]_18 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [19]),
        .O(\rs1_register_q[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_14 
       (.I0(\mem_reg[5]_4 [19]),
        .I1(\mem_reg[21]_20 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [19]),
        .O(\rs1_register_q[19]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_15 
       (.I0(\mem_reg[1]_0 [19]),
        .I1(\mem_reg[17]_16 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [19]),
        .O(\rs1_register_q[19]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_8 
       (.I0(\mem_reg[6]_5 [19]),
        .I1(\mem_reg[22]_21 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [19]),
        .O(\rs1_register_q[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_9 
       (.I0(\mem_reg[2]_1 [19]),
        .I1(\mem_reg[18]_17 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [19]),
        .O(\rs1_register_q[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_10 
       (.I0(\mem_reg[4]_3 [1]),
        .I1(\mem_reg[20]_19 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [1]),
        .O(\rs1_register_q[1]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[1]_i_11 
       (.I0(\mem_reg[16]_15 [1]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [1]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [1]),
        .O(\rs1_register_q[1]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_12 
       (.I0(\mem_reg[7]_6 [1]),
        .I1(\mem_reg[23]_22 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [1]),
        .O(\rs1_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_13 
       (.I0(\mem_reg[3]_2 [1]),
        .I1(\mem_reg[19]_18 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [1]),
        .O(\rs1_register_q[1]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_14 
       (.I0(\mem_reg[5]_4 [1]),
        .I1(\mem_reg[21]_20 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [1]),
        .O(\rs1_register_q[1]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_15 
       (.I0(\mem_reg[1]_0 [1]),
        .I1(\mem_reg[17]_16 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [1]),
        .O(\rs1_register_q[1]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_8 
       (.I0(\mem_reg[6]_5 [1]),
        .I1(\mem_reg[22]_21 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [1]),
        .O(\rs1_register_q[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_9 
       (.I0(\mem_reg[2]_1 [1]),
        .I1(\mem_reg[18]_17 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [1]),
        .O(\rs1_register_q[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_10 
       (.I0(\mem_reg[4]_3 [20]),
        .I1(\mem_reg[20]_19 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [20]),
        .O(\rs1_register_q[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[20]_i_11 
       (.I0(\mem_reg[16]_15 [20]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [20]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [20]),
        .O(\rs1_register_q[20]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_12 
       (.I0(\mem_reg[7]_6 [20]),
        .I1(\mem_reg[23]_22 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [20]),
        .O(\rs1_register_q[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_13 
       (.I0(\mem_reg[3]_2 [20]),
        .I1(\mem_reg[19]_18 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [20]),
        .O(\rs1_register_q[20]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_14 
       (.I0(\mem_reg[5]_4 [20]),
        .I1(\mem_reg[21]_20 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [20]),
        .O(\rs1_register_q[20]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_15 
       (.I0(\mem_reg[1]_0 [20]),
        .I1(\mem_reg[17]_16 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [20]),
        .O(\rs1_register_q[20]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_8 
       (.I0(\mem_reg[6]_5 [20]),
        .I1(\mem_reg[22]_21 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [20]),
        .O(\rs1_register_q[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_9 
       (.I0(\mem_reg[2]_1 [20]),
        .I1(\mem_reg[18]_17 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [20]),
        .O(\rs1_register_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_10 
       (.I0(\mem_reg[4]_3 [21]),
        .I1(\mem_reg[20]_19 [21]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [21]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [21]),
        .O(\rs1_register_q[21]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[21]_i_11 
       (.I0(\mem_reg[16]_15 [21]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [21]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [21]),
        .O(\rs1_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_12 
       (.I0(\mem_reg[7]_6 [21]),
        .I1(\mem_reg[23]_22 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [21]),
        .O(\rs1_register_q[21]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_13 
       (.I0(\mem_reg[3]_2 [21]),
        .I1(\mem_reg[19]_18 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [21]),
        .O(\rs1_register_q[21]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_14 
       (.I0(\mem_reg[5]_4 [21]),
        .I1(\mem_reg[21]_20 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [21]),
        .O(\rs1_register_q[21]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_15 
       (.I0(\mem_reg[1]_0 [21]),
        .I1(\mem_reg[17]_16 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [21]),
        .O(\rs1_register_q[21]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_8 
       (.I0(\mem_reg[6]_5 [21]),
        .I1(\mem_reg[22]_21 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [21]),
        .O(\rs1_register_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_9 
       (.I0(\mem_reg[2]_1 [21]),
        .I1(\mem_reg[18]_17 [21]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [21]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [21]),
        .O(\rs1_register_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_10 
       (.I0(\mem_reg[4]_3 [22]),
        .I1(\mem_reg[20]_19 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [22]),
        .O(\rs1_register_q[22]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[22]_i_11 
       (.I0(\mem_reg[16]_15 [22]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [22]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [22]),
        .O(\rs1_register_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_12 
       (.I0(\mem_reg[7]_6 [22]),
        .I1(\mem_reg[23]_22 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [22]),
        .O(\rs1_register_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_13 
       (.I0(\mem_reg[3]_2 [22]),
        .I1(\mem_reg[19]_18 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [22]),
        .O(\rs1_register_q[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_14 
       (.I0(\mem_reg[5]_4 [22]),
        .I1(\mem_reg[21]_20 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [22]),
        .O(\rs1_register_q[22]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_15 
       (.I0(\mem_reg[1]_0 [22]),
        .I1(\mem_reg[17]_16 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [22]),
        .O(\rs1_register_q[22]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_8 
       (.I0(\mem_reg[6]_5 [22]),
        .I1(\mem_reg[22]_21 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [22]),
        .O(\rs1_register_q[22]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_9 
       (.I0(\mem_reg[2]_1 [22]),
        .I1(\mem_reg[18]_17 [22]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [22]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [22]),
        .O(\rs1_register_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_10 
       (.I0(\mem_reg[4]_3 [23]),
        .I1(\mem_reg[20]_19 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [23]),
        .O(\rs1_register_q[23]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[23]_i_11 
       (.I0(\mem_reg[16]_15 [23]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [23]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [23]),
        .O(\rs1_register_q[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_12 
       (.I0(\mem_reg[7]_6 [23]),
        .I1(\mem_reg[23]_22 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [23]),
        .O(\rs1_register_q[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_13 
       (.I0(\mem_reg[3]_2 [23]),
        .I1(\mem_reg[19]_18 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [23]),
        .O(\rs1_register_q[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_14 
       (.I0(\mem_reg[5]_4 [23]),
        .I1(\mem_reg[21]_20 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [23]),
        .O(\rs1_register_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_15 
       (.I0(\mem_reg[1]_0 [23]),
        .I1(\mem_reg[17]_16 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [23]),
        .O(\rs1_register_q[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_8 
       (.I0(\mem_reg[6]_5 [23]),
        .I1(\mem_reg[22]_21 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [23]),
        .O(\rs1_register_q[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_9 
       (.I0(\mem_reg[2]_1 [23]),
        .I1(\mem_reg[18]_17 [23]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [23]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [23]),
        .O(\rs1_register_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_10 
       (.I0(\mem_reg[4]_3 [24]),
        .I1(\mem_reg[20]_19 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [24]),
        .O(\rs1_register_q[24]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[24]_i_11 
       (.I0(\mem_reg[16]_15 [24]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [24]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [24]),
        .O(\rs1_register_q[24]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_12 
       (.I0(\mem_reg[7]_6 [24]),
        .I1(\mem_reg[23]_22 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [24]),
        .O(\rs1_register_q[24]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_13 
       (.I0(\mem_reg[3]_2 [24]),
        .I1(\mem_reg[19]_18 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [24]),
        .O(\rs1_register_q[24]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_14 
       (.I0(\mem_reg[5]_4 [24]),
        .I1(\mem_reg[21]_20 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [24]),
        .O(\rs1_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_15 
       (.I0(\mem_reg[1]_0 [24]),
        .I1(\mem_reg[17]_16 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [24]),
        .O(\rs1_register_q[24]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_8 
       (.I0(\mem_reg[6]_5 [24]),
        .I1(\mem_reg[22]_21 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [24]),
        .O(\rs1_register_q[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_9 
       (.I0(\mem_reg[2]_1 [24]),
        .I1(\mem_reg[18]_17 [24]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [24]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [24]),
        .O(\rs1_register_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_10 
       (.I0(\mem_reg[4]_3 [25]),
        .I1(\mem_reg[20]_19 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [25]),
        .O(\rs1_register_q[25]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[25]_i_11 
       (.I0(\mem_reg[16]_15 [25]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [25]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [25]),
        .O(\rs1_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_12 
       (.I0(\mem_reg[7]_6 [25]),
        .I1(\mem_reg[23]_22 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [25]),
        .O(\rs1_register_q[25]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_13 
       (.I0(\mem_reg[3]_2 [25]),
        .I1(\mem_reg[19]_18 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [25]),
        .O(\rs1_register_q[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_14 
       (.I0(\mem_reg[5]_4 [25]),
        .I1(\mem_reg[21]_20 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [25]),
        .O(\rs1_register_q[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_15 
       (.I0(\mem_reg[1]_0 [25]),
        .I1(\mem_reg[17]_16 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [25]),
        .O(\rs1_register_q[25]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_8 
       (.I0(\mem_reg[6]_5 [25]),
        .I1(\mem_reg[22]_21 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [25]),
        .O(\rs1_register_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_9 
       (.I0(\mem_reg[2]_1 [25]),
        .I1(\mem_reg[18]_17 [25]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [25]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [25]),
        .O(\rs1_register_q[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_10 
       (.I0(\mem_reg[4]_3 [26]),
        .I1(\mem_reg[20]_19 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [26]),
        .O(\rs1_register_q[26]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[26]_i_11 
       (.I0(\mem_reg[16]_15 [26]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [26]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [26]),
        .O(\rs1_register_q[26]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_12 
       (.I0(\mem_reg[7]_6 [26]),
        .I1(\mem_reg[23]_22 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [26]),
        .O(\rs1_register_q[26]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_13 
       (.I0(\mem_reg[3]_2 [26]),
        .I1(\mem_reg[19]_18 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [26]),
        .O(\rs1_register_q[26]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_14 
       (.I0(\mem_reg[5]_4 [26]),
        .I1(\mem_reg[21]_20 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [26]),
        .O(\rs1_register_q[26]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_15 
       (.I0(\mem_reg[1]_0 [26]),
        .I1(\mem_reg[17]_16 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [26]),
        .O(\rs1_register_q[26]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_8 
       (.I0(\mem_reg[6]_5 [26]),
        .I1(\mem_reg[22]_21 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [26]),
        .O(\rs1_register_q[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_9 
       (.I0(\mem_reg[2]_1 [26]),
        .I1(\mem_reg[18]_17 [26]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [26]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [26]),
        .O(\rs1_register_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_10 
       (.I0(\mem_reg[4]_3 [27]),
        .I1(\mem_reg[20]_19 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [27]),
        .O(\rs1_register_q[27]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[27]_i_11 
       (.I0(\mem_reg[16]_15 [27]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [27]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [27]),
        .O(\rs1_register_q[27]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_12 
       (.I0(\mem_reg[7]_6 [27]),
        .I1(\mem_reg[23]_22 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [27]),
        .O(\rs1_register_q[27]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_13 
       (.I0(\mem_reg[3]_2 [27]),
        .I1(\mem_reg[19]_18 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [27]),
        .O(\rs1_register_q[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_14 
       (.I0(\mem_reg[5]_4 [27]),
        .I1(\mem_reg[21]_20 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [27]),
        .O(\rs1_register_q[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_15 
       (.I0(\mem_reg[1]_0 [27]),
        .I1(\mem_reg[17]_16 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [27]),
        .O(\rs1_register_q[27]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_8 
       (.I0(\mem_reg[6]_5 [27]),
        .I1(\mem_reg[22]_21 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [27]),
        .O(\rs1_register_q[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_9 
       (.I0(\mem_reg[2]_1 [27]),
        .I1(\mem_reg[18]_17 [27]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [27]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [27]),
        .O(\rs1_register_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_10 
       (.I0(\mem_reg[4]_3 [28]),
        .I1(\mem_reg[20]_19 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [28]),
        .O(\rs1_register_q[28]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[28]_i_11 
       (.I0(\mem_reg[16]_15 [28]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [28]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [28]),
        .O(\rs1_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_12 
       (.I0(\mem_reg[7]_6 [28]),
        .I1(\mem_reg[23]_22 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [28]),
        .O(\rs1_register_q[28]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_13 
       (.I0(\mem_reg[3]_2 [28]),
        .I1(\mem_reg[19]_18 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [28]),
        .O(\rs1_register_q[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_14 
       (.I0(\mem_reg[5]_4 [28]),
        .I1(\mem_reg[21]_20 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [28]),
        .O(\rs1_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_15 
       (.I0(\mem_reg[1]_0 [28]),
        .I1(\mem_reg[17]_16 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [28]),
        .O(\rs1_register_q[28]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_8 
       (.I0(\mem_reg[6]_5 [28]),
        .I1(\mem_reg[22]_21 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [28]),
        .O(\rs1_register_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_9 
       (.I0(\mem_reg[2]_1 [28]),
        .I1(\mem_reg[18]_17 [28]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [28]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [28]),
        .O(\rs1_register_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_10 
       (.I0(\mem_reg[4]_3 [29]),
        .I1(\mem_reg[20]_19 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [29]),
        .O(\rs1_register_q[29]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[29]_i_11 
       (.I0(\mem_reg[16]_15 [29]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [29]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [29]),
        .O(\rs1_register_q[29]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_12 
       (.I0(\mem_reg[7]_6 [29]),
        .I1(\mem_reg[23]_22 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [29]),
        .O(\rs1_register_q[29]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_13 
       (.I0(\mem_reg[3]_2 [29]),
        .I1(\mem_reg[19]_18 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [29]),
        .O(\rs1_register_q[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_14 
       (.I0(\mem_reg[5]_4 [29]),
        .I1(\mem_reg[21]_20 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [29]),
        .O(\rs1_register_q[29]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_15 
       (.I0(\mem_reg[1]_0 [29]),
        .I1(\mem_reg[17]_16 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [29]),
        .O(\rs1_register_q[29]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_8 
       (.I0(\mem_reg[6]_5 [29]),
        .I1(\mem_reg[22]_21 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [29]),
        .O(\rs1_register_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_9 
       (.I0(\mem_reg[2]_1 [29]),
        .I1(\mem_reg[18]_17 [29]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [29]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [29]),
        .O(\rs1_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_10 
       (.I0(\mem_reg[4]_3 [2]),
        .I1(\mem_reg[20]_19 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [2]),
        .O(\rs1_register_q[2]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[2]_i_11 
       (.I0(\mem_reg[16]_15 [2]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [2]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [2]),
        .O(\rs1_register_q[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_12 
       (.I0(\mem_reg[7]_6 [2]),
        .I1(\mem_reg[23]_22 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [2]),
        .O(\rs1_register_q[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_13 
       (.I0(\mem_reg[3]_2 [2]),
        .I1(\mem_reg[19]_18 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [2]),
        .O(\rs1_register_q[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_14 
       (.I0(\mem_reg[5]_4 [2]),
        .I1(\mem_reg[21]_20 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [2]),
        .O(\rs1_register_q[2]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_15 
       (.I0(\mem_reg[1]_0 [2]),
        .I1(\mem_reg[17]_16 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [2]),
        .O(\rs1_register_q[2]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_8 
       (.I0(\mem_reg[6]_5 [2]),
        .I1(\mem_reg[22]_21 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [2]),
        .O(\rs1_register_q[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_9 
       (.I0(\mem_reg[2]_1 [2]),
        .I1(\mem_reg[18]_17 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [2]),
        .O(\rs1_register_q[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_10 
       (.I0(\mem_reg[4]_3 [30]),
        .I1(\mem_reg[20]_19 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [30]),
        .O(\rs1_register_q[30]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[30]_i_11 
       (.I0(\mem_reg[16]_15 [30]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [30]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [30]),
        .O(\rs1_register_q[30]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_12 
       (.I0(\mem_reg[7]_6 [30]),
        .I1(\mem_reg[23]_22 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [30]),
        .O(\rs1_register_q[30]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_13 
       (.I0(\mem_reg[3]_2 [30]),
        .I1(\mem_reg[19]_18 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [30]),
        .O(\rs1_register_q[30]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_14 
       (.I0(\mem_reg[5]_4 [30]),
        .I1(\mem_reg[21]_20 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [30]),
        .O(\rs1_register_q[30]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_15 
       (.I0(\mem_reg[1]_0 [30]),
        .I1(\mem_reg[17]_16 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [30]),
        .O(\rs1_register_q[30]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_8 
       (.I0(\mem_reg[6]_5 [30]),
        .I1(\mem_reg[22]_21 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [30]),
        .O(\rs1_register_q[30]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_9 
       (.I0(\mem_reg[2]_1 [30]),
        .I1(\mem_reg[18]_17 [30]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [30]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [30]),
        .O(\rs1_register_q[30]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_12 
       (.I0(\mem_reg[6]_5 [31]),
        .I1(\mem_reg[22]_21 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [31]),
        .O(\rs1_register_q[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_13 
       (.I0(\mem_reg[2]_1 [31]),
        .I1(\mem_reg[18]_17 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [31]),
        .O(\rs1_register_q[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_14 
       (.I0(\mem_reg[4]_3 [31]),
        .I1(\mem_reg[20]_19 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [31]),
        .O(\rs1_register_q[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[31]_i_15 
       (.I0(\mem_reg[16]_15 [31]),
        .I1(\rs1_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [31]),
        .I3(\rs1_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [31]),
        .O(\rs1_register_q[31]_i_15_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \rs1_register_q[31]_i_16 
       (.I0(\mem_reg[7]_6 [31]),
        .I1(\mem_reg[23]_22 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_2 ),
        .I3(\mem_reg[15]_14 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_3 ),
        .I5(\mem_reg[31]_30 [31]),
        .O(\rs1_register_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_17 
       (.I0(\mem_reg[3]_2 [31]),
        .I1(\mem_reg[19]_18 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [31]),
        .O(\rs1_register_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_18 
       (.I0(\mem_reg[5]_4 [31]),
        .I1(\mem_reg[21]_20 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [31]),
        .O(\rs1_register_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_19 
       (.I0(\mem_reg[1]_0 [31]),
        .I1(\mem_reg[17]_16 [31]),
        .I2(\rs1_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [31]),
        .I4(\rs1_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [31]),
        .O(\rs1_register_q[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_10 
       (.I0(\mem_reg[4]_3 [3]),
        .I1(\mem_reg[20]_19 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [3]),
        .O(\rs1_register_q[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[3]_i_11 
       (.I0(\mem_reg[16]_15 [3]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [3]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [3]),
        .O(\rs1_register_q[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_12 
       (.I0(\mem_reg[7]_6 [3]),
        .I1(\mem_reg[23]_22 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [3]),
        .O(\rs1_register_q[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_13 
       (.I0(\mem_reg[3]_2 [3]),
        .I1(\mem_reg[19]_18 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [3]),
        .O(\rs1_register_q[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_14 
       (.I0(\mem_reg[5]_4 [3]),
        .I1(\mem_reg[21]_20 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [3]),
        .O(\rs1_register_q[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_15 
       (.I0(\mem_reg[1]_0 [3]),
        .I1(\mem_reg[17]_16 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [3]),
        .O(\rs1_register_q[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_8 
       (.I0(\mem_reg[6]_5 [3]),
        .I1(\mem_reg[22]_21 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [3]),
        .O(\rs1_register_q[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_9 
       (.I0(\mem_reg[2]_1 [3]),
        .I1(\mem_reg[18]_17 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [3]),
        .O(\rs1_register_q[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_10 
       (.I0(\mem_reg[4]_3 [4]),
        .I1(\mem_reg[20]_19 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [4]),
        .O(\rs1_register_q[4]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[4]_i_11 
       (.I0(\mem_reg[16]_15 [4]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [4]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [4]),
        .O(\rs1_register_q[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_12 
       (.I0(\mem_reg[7]_6 [4]),
        .I1(\mem_reg[23]_22 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [4]),
        .O(\rs1_register_q[4]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_13 
       (.I0(\mem_reg[3]_2 [4]),
        .I1(\mem_reg[19]_18 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [4]),
        .O(\rs1_register_q[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_14 
       (.I0(\mem_reg[5]_4 [4]),
        .I1(\mem_reg[21]_20 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [4]),
        .O(\rs1_register_q[4]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_15 
       (.I0(\mem_reg[1]_0 [4]),
        .I1(\mem_reg[17]_16 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [4]),
        .O(\rs1_register_q[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_8 
       (.I0(\mem_reg[6]_5 [4]),
        .I1(\mem_reg[22]_21 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [4]),
        .O(\rs1_register_q[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_9 
       (.I0(\mem_reg[2]_1 [4]),
        .I1(\mem_reg[18]_17 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [4]),
        .O(\rs1_register_q[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_10 
       (.I0(\mem_reg[4]_3 [5]),
        .I1(\mem_reg[20]_19 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [5]),
        .O(\rs1_register_q[5]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[5]_i_11 
       (.I0(\mem_reg[16]_15 [5]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [5]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [5]),
        .O(\rs1_register_q[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_12 
       (.I0(\mem_reg[7]_6 [5]),
        .I1(\mem_reg[23]_22 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [5]),
        .O(\rs1_register_q[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_13 
       (.I0(\mem_reg[3]_2 [5]),
        .I1(\mem_reg[19]_18 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [5]),
        .O(\rs1_register_q[5]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_14 
       (.I0(\mem_reg[5]_4 [5]),
        .I1(\mem_reg[21]_20 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [5]),
        .O(\rs1_register_q[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_15 
       (.I0(\mem_reg[1]_0 [5]),
        .I1(\mem_reg[17]_16 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [5]),
        .O(\rs1_register_q[5]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_8 
       (.I0(\mem_reg[6]_5 [5]),
        .I1(\mem_reg[22]_21 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [5]),
        .O(\rs1_register_q[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_9 
       (.I0(\mem_reg[2]_1 [5]),
        .I1(\mem_reg[18]_17 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [5]),
        .O(\rs1_register_q[5]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_10 
       (.I0(\mem_reg[4]_3 [6]),
        .I1(\mem_reg[20]_19 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [6]),
        .O(\rs1_register_q[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[6]_i_11 
       (.I0(\mem_reg[16]_15 [6]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [6]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [6]),
        .O(\rs1_register_q[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_12 
       (.I0(\mem_reg[7]_6 [6]),
        .I1(\mem_reg[23]_22 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [6]),
        .O(\rs1_register_q[6]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_13 
       (.I0(\mem_reg[3]_2 [6]),
        .I1(\mem_reg[19]_18 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [6]),
        .O(\rs1_register_q[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_14 
       (.I0(\mem_reg[5]_4 [6]),
        .I1(\mem_reg[21]_20 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [6]),
        .O(\rs1_register_q[6]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_15 
       (.I0(\mem_reg[1]_0 [6]),
        .I1(\mem_reg[17]_16 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [6]),
        .O(\rs1_register_q[6]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_8 
       (.I0(\mem_reg[6]_5 [6]),
        .I1(\mem_reg[22]_21 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [6]),
        .O(\rs1_register_q[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_9 
       (.I0(\mem_reg[2]_1 [6]),
        .I1(\mem_reg[18]_17 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [6]),
        .O(\rs1_register_q[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_10 
       (.I0(\mem_reg[4]_3 [7]),
        .I1(\mem_reg[20]_19 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [7]),
        .O(\rs1_register_q[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[7]_i_11 
       (.I0(\mem_reg[16]_15 [7]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [7]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [7]),
        .O(\rs1_register_q[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_12 
       (.I0(\mem_reg[7]_6 [7]),
        .I1(\mem_reg[23]_22 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [7]),
        .O(\rs1_register_q[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_13 
       (.I0(\mem_reg[3]_2 [7]),
        .I1(\mem_reg[19]_18 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [7]),
        .O(\rs1_register_q[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_14 
       (.I0(\mem_reg[5]_4 [7]),
        .I1(\mem_reg[21]_20 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [7]),
        .O(\rs1_register_q[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_15 
       (.I0(\mem_reg[1]_0 [7]),
        .I1(\mem_reg[17]_16 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [7]),
        .O(\rs1_register_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_8 
       (.I0(\mem_reg[6]_5 [7]),
        .I1(\mem_reg[22]_21 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [7]),
        .O(\rs1_register_q[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_9 
       (.I0(\mem_reg[2]_1 [7]),
        .I1(\mem_reg[18]_17 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [7]),
        .O(\rs1_register_q[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_10 
       (.I0(\mem_reg[4]_3 [8]),
        .I1(\mem_reg[20]_19 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [8]),
        .O(\rs1_register_q[8]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[8]_i_11 
       (.I0(\mem_reg[16]_15 [8]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [8]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [8]),
        .O(\rs1_register_q[8]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_12 
       (.I0(\mem_reg[7]_6 [8]),
        .I1(\mem_reg[23]_22 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [8]),
        .O(\rs1_register_q[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_13 
       (.I0(\mem_reg[3]_2 [8]),
        .I1(\mem_reg[19]_18 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [8]),
        .O(\rs1_register_q[8]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_14 
       (.I0(\mem_reg[5]_4 [8]),
        .I1(\mem_reg[21]_20 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [8]),
        .O(\rs1_register_q[8]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_15 
       (.I0(\mem_reg[1]_0 [8]),
        .I1(\mem_reg[17]_16 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [8]),
        .O(\rs1_register_q[8]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_8 
       (.I0(\mem_reg[6]_5 [8]),
        .I1(\mem_reg[22]_21 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [8]),
        .O(\rs1_register_q[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_9 
       (.I0(\mem_reg[2]_1 [8]),
        .I1(\mem_reg[18]_17 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [8]),
        .O(\rs1_register_q[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_10 
       (.I0(\mem_reg[4]_3 [9]),
        .I1(\mem_reg[20]_19 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [9]),
        .O(\rs1_register_q[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[9]_i_11 
       (.I0(\mem_reg[16]_15 [9]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [9]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [9]),
        .O(\rs1_register_q[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_12 
       (.I0(\mem_reg[7]_6 [9]),
        .I1(\mem_reg[23]_22 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [9]),
        .O(\rs1_register_q[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_13 
       (.I0(\mem_reg[3]_2 [9]),
        .I1(\mem_reg[19]_18 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [9]),
        .O(\rs1_register_q[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_14 
       (.I0(\mem_reg[5]_4 [9]),
        .I1(\mem_reg[21]_20 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [9]),
        .O(\rs1_register_q[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_15 
       (.I0(\mem_reg[1]_0 [9]),
        .I1(\mem_reg[17]_16 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [9]),
        .O(\rs1_register_q[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_8 
       (.I0(\mem_reg[6]_5 [9]),
        .I1(\mem_reg[22]_21 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [9]),
        .O(\rs1_register_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_9 
       (.I0(\mem_reg[2]_1 [9]),
        .I1(\mem_reg[18]_17 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [9]),
        .O(\rs1_register_q[9]_i_9_n_1 ));
  MUXF8 \rs1_register_q_reg[0]_i_2 
       (.I0(\rs1_register_q_reg[0]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[0]_i_5_n_1 ),
        .O(\pc_register_q_reg[30] ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[0]_i_3 
       (.I0(\rs1_register_q_reg[0]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[0]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_0 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[0]_i_4 
       (.I0(\rs1_register_q[0]_i_8_n_1 ),
        .I1(\rs1_register_q[0]_i_9_n_1 ),
        .O(\rs1_register_q_reg[0]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_5 
       (.I0(\rs1_register_q[0]_i_10_n_1 ),
        .I1(\rs1_register_q[0]_i_11_n_1 ),
        .O(\rs1_register_q_reg[0]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_6 
       (.I0(\rs1_register_q[0]_i_12_n_1 ),
        .I1(\rs1_register_q[0]_i_13_n_1 ),
        .O(\rs1_register_q_reg[0]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_7 
       (.I0(\rs1_register_q[0]_i_14_n_1 ),
        .I1(\rs1_register_q[0]_i_15_n_1 ),
        .O(\rs1_register_q_reg[0]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[10]_i_2 
       (.I0(\rs1_register_q_reg[10]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[10]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_19 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[10]_i_3 
       (.I0(\rs1_register_q_reg[10]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[10]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_20 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[10]_i_4 
       (.I0(\rs1_register_q[10]_i_8_n_1 ),
        .I1(\rs1_register_q[10]_i_9_n_1 ),
        .O(\rs1_register_q_reg[10]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_5 
       (.I0(\rs1_register_q[10]_i_10_n_1 ),
        .I1(\rs1_register_q[10]_i_11_n_1 ),
        .O(\rs1_register_q_reg[10]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_6 
       (.I0(\rs1_register_q[10]_i_12_n_1 ),
        .I1(\rs1_register_q[10]_i_13_n_1 ),
        .O(\rs1_register_q_reg[10]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_7 
       (.I0(\rs1_register_q[10]_i_14_n_1 ),
        .I1(\rs1_register_q[10]_i_15_n_1 ),
        .O(\rs1_register_q_reg[10]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[11]_i_2 
       (.I0(\rs1_register_q_reg[11]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[11]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_21 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[11]_i_3 
       (.I0(\rs1_register_q_reg[11]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[11]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_22 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[11]_i_4 
       (.I0(\rs1_register_q[11]_i_8_n_1 ),
        .I1(\rs1_register_q[11]_i_9_n_1 ),
        .O(\rs1_register_q_reg[11]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_5 
       (.I0(\rs1_register_q[11]_i_10_n_1 ),
        .I1(\rs1_register_q[11]_i_11_n_1 ),
        .O(\rs1_register_q_reg[11]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_6 
       (.I0(\rs1_register_q[11]_i_12_n_1 ),
        .I1(\rs1_register_q[11]_i_13_n_1 ),
        .O(\rs1_register_q_reg[11]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_7 
       (.I0(\rs1_register_q[11]_i_14_n_1 ),
        .I1(\rs1_register_q[11]_i_15_n_1 ),
        .O(\rs1_register_q_reg[11]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[12]_i_2 
       (.I0(\rs1_register_q_reg[12]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[12]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_23 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[12]_i_3 
       (.I0(\rs1_register_q_reg[12]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[12]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_24 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[12]_i_4 
       (.I0(\rs1_register_q[12]_i_8_n_1 ),
        .I1(\rs1_register_q[12]_i_9_n_1 ),
        .O(\rs1_register_q_reg[12]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_5 
       (.I0(\rs1_register_q[12]_i_10_n_1 ),
        .I1(\rs1_register_q[12]_i_11_n_1 ),
        .O(\rs1_register_q_reg[12]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_6 
       (.I0(\rs1_register_q[12]_i_12_n_1 ),
        .I1(\rs1_register_q[12]_i_13_n_1 ),
        .O(\rs1_register_q_reg[12]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_7 
       (.I0(\rs1_register_q[12]_i_14_n_1 ),
        .I1(\rs1_register_q[12]_i_15_n_1 ),
        .O(\rs1_register_q_reg[12]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[13]_i_2 
       (.I0(\rs1_register_q_reg[13]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[13]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_25 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[13]_i_3 
       (.I0(\rs1_register_q_reg[13]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[13]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_26 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[13]_i_4 
       (.I0(\rs1_register_q[13]_i_8_n_1 ),
        .I1(\rs1_register_q[13]_i_9_n_1 ),
        .O(\rs1_register_q_reg[13]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_5 
       (.I0(\rs1_register_q[13]_i_10_n_1 ),
        .I1(\rs1_register_q[13]_i_11_n_1 ),
        .O(\rs1_register_q_reg[13]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_6 
       (.I0(\rs1_register_q[13]_i_12_n_1 ),
        .I1(\rs1_register_q[13]_i_13_n_1 ),
        .O(\rs1_register_q_reg[13]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_7 
       (.I0(\rs1_register_q[13]_i_14_n_1 ),
        .I1(\rs1_register_q[13]_i_15_n_1 ),
        .O(\rs1_register_q_reg[13]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[14]_i_2 
       (.I0(\rs1_register_q_reg[14]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[14]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_27 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[14]_i_3 
       (.I0(\rs1_register_q_reg[14]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[14]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_28 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[14]_i_4 
       (.I0(\rs1_register_q[14]_i_8_n_1 ),
        .I1(\rs1_register_q[14]_i_9_n_1 ),
        .O(\rs1_register_q_reg[14]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_5 
       (.I0(\rs1_register_q[14]_i_10_n_1 ),
        .I1(\rs1_register_q[14]_i_11_n_1 ),
        .O(\rs1_register_q_reg[14]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_6 
       (.I0(\rs1_register_q[14]_i_12_n_1 ),
        .I1(\rs1_register_q[14]_i_13_n_1 ),
        .O(\rs1_register_q_reg[14]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_7 
       (.I0(\rs1_register_q[14]_i_14_n_1 ),
        .I1(\rs1_register_q[14]_i_15_n_1 ),
        .O(\rs1_register_q_reg[14]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[15]_i_2 
       (.I0(\rs1_register_q_reg[15]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[15]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_29 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[15]_i_3 
       (.I0(\rs1_register_q_reg[15]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[15]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_30 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[15]_i_4 
       (.I0(\rs1_register_q[15]_i_8_n_1 ),
        .I1(\rs1_register_q[15]_i_9_n_1 ),
        .O(\rs1_register_q_reg[15]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_5 
       (.I0(\rs1_register_q[15]_i_10_n_1 ),
        .I1(\rs1_register_q[15]_i_11_n_1 ),
        .O(\rs1_register_q_reg[15]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_6 
       (.I0(\rs1_register_q[15]_i_12_n_1 ),
        .I1(\rs1_register_q[15]_i_13_n_1 ),
        .O(\rs1_register_q_reg[15]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_7 
       (.I0(\rs1_register_q[15]_i_14_n_1 ),
        .I1(\rs1_register_q[15]_i_15_n_1 ),
        .O(\rs1_register_q_reg[15]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[16]_i_2 
       (.I0(\rs1_register_q_reg[16]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[16]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_31 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[16]_i_3 
       (.I0(\rs1_register_q_reg[16]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[16]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_32 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[16]_i_4 
       (.I0(\rs1_register_q[16]_i_8_n_1 ),
        .I1(\rs1_register_q[16]_i_9_n_1 ),
        .O(\rs1_register_q_reg[16]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_5 
       (.I0(\rs1_register_q[16]_i_10_n_1 ),
        .I1(\rs1_register_q[16]_i_11_n_1 ),
        .O(\rs1_register_q_reg[16]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_6 
       (.I0(\rs1_register_q[16]_i_12_n_1 ),
        .I1(\rs1_register_q[16]_i_13_n_1 ),
        .O(\rs1_register_q_reg[16]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_7 
       (.I0(\rs1_register_q[16]_i_14_n_1 ),
        .I1(\rs1_register_q[16]_i_15_n_1 ),
        .O(\rs1_register_q_reg[16]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[17]_i_2 
       (.I0(\rs1_register_q_reg[17]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[17]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_33 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[17]_i_3 
       (.I0(\rs1_register_q_reg[17]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[17]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_34 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[17]_i_4 
       (.I0(\rs1_register_q[17]_i_8_n_1 ),
        .I1(\rs1_register_q[17]_i_9_n_1 ),
        .O(\rs1_register_q_reg[17]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_5 
       (.I0(\rs1_register_q[17]_i_10_n_1 ),
        .I1(\rs1_register_q[17]_i_11_n_1 ),
        .O(\rs1_register_q_reg[17]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_6 
       (.I0(\rs1_register_q[17]_i_12_n_1 ),
        .I1(\rs1_register_q[17]_i_13_n_1 ),
        .O(\rs1_register_q_reg[17]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_7 
       (.I0(\rs1_register_q[17]_i_14_n_1 ),
        .I1(\rs1_register_q[17]_i_15_n_1 ),
        .O(\rs1_register_q_reg[17]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[18]_i_2 
       (.I0(\rs1_register_q_reg[18]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[18]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_35 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[18]_i_3 
       (.I0(\rs1_register_q_reg[18]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[18]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_36 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[18]_i_4 
       (.I0(\rs1_register_q[18]_i_8_n_1 ),
        .I1(\rs1_register_q[18]_i_9_n_1 ),
        .O(\rs1_register_q_reg[18]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_5 
       (.I0(\rs1_register_q[18]_i_10_n_1 ),
        .I1(\rs1_register_q[18]_i_11_n_1 ),
        .O(\rs1_register_q_reg[18]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_6 
       (.I0(\rs1_register_q[18]_i_12_n_1 ),
        .I1(\rs1_register_q[18]_i_13_n_1 ),
        .O(\rs1_register_q_reg[18]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_7 
       (.I0(\rs1_register_q[18]_i_14_n_1 ),
        .I1(\rs1_register_q[18]_i_15_n_1 ),
        .O(\rs1_register_q_reg[18]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[19]_i_2 
       (.I0(\rs1_register_q_reg[19]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[19]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_37 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[19]_i_3 
       (.I0(\rs1_register_q_reg[19]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[19]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_38 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[19]_i_4 
       (.I0(\rs1_register_q[19]_i_8_n_1 ),
        .I1(\rs1_register_q[19]_i_9_n_1 ),
        .O(\rs1_register_q_reg[19]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_5 
       (.I0(\rs1_register_q[19]_i_10_n_1 ),
        .I1(\rs1_register_q[19]_i_11_n_1 ),
        .O(\rs1_register_q_reg[19]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_6 
       (.I0(\rs1_register_q[19]_i_12_n_1 ),
        .I1(\rs1_register_q[19]_i_13_n_1 ),
        .O(\rs1_register_q_reg[19]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_7 
       (.I0(\rs1_register_q[19]_i_14_n_1 ),
        .I1(\rs1_register_q[19]_i_15_n_1 ),
        .O(\rs1_register_q_reg[19]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[1]_i_2 
       (.I0(\rs1_register_q_reg[1]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[1]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_1 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[1]_i_3 
       (.I0(\rs1_register_q_reg[1]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[1]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_2 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[1]_i_4 
       (.I0(\rs1_register_q[1]_i_8_n_1 ),
        .I1(\rs1_register_q[1]_i_9_n_1 ),
        .O(\rs1_register_q_reg[1]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_5 
       (.I0(\rs1_register_q[1]_i_10_n_1 ),
        .I1(\rs1_register_q[1]_i_11_n_1 ),
        .O(\rs1_register_q_reg[1]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_6 
       (.I0(\rs1_register_q[1]_i_12_n_1 ),
        .I1(\rs1_register_q[1]_i_13_n_1 ),
        .O(\rs1_register_q_reg[1]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_7 
       (.I0(\rs1_register_q[1]_i_14_n_1 ),
        .I1(\rs1_register_q[1]_i_15_n_1 ),
        .O(\rs1_register_q_reg[1]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[20]_i_2 
       (.I0(\rs1_register_q_reg[20]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[20]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_39 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[20]_i_3 
       (.I0(\rs1_register_q_reg[20]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[20]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_40 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[20]_i_4 
       (.I0(\rs1_register_q[20]_i_8_n_1 ),
        .I1(\rs1_register_q[20]_i_9_n_1 ),
        .O(\rs1_register_q_reg[20]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_5 
       (.I0(\rs1_register_q[20]_i_10_n_1 ),
        .I1(\rs1_register_q[20]_i_11_n_1 ),
        .O(\rs1_register_q_reg[20]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_6 
       (.I0(\rs1_register_q[20]_i_12_n_1 ),
        .I1(\rs1_register_q[20]_i_13_n_1 ),
        .O(\rs1_register_q_reg[20]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_7 
       (.I0(\rs1_register_q[20]_i_14_n_1 ),
        .I1(\rs1_register_q[20]_i_15_n_1 ),
        .O(\rs1_register_q_reg[20]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[21]_i_2 
       (.I0(\rs1_register_q_reg[21]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[21]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_41 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[21]_i_3 
       (.I0(\rs1_register_q_reg[21]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[21]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_42 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[21]_i_4 
       (.I0(\rs1_register_q[21]_i_8_n_1 ),
        .I1(\rs1_register_q[21]_i_9_n_1 ),
        .O(\rs1_register_q_reg[21]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_5 
       (.I0(\rs1_register_q[21]_i_10_n_1 ),
        .I1(\rs1_register_q[21]_i_11_n_1 ),
        .O(\rs1_register_q_reg[21]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_6 
       (.I0(\rs1_register_q[21]_i_12_n_1 ),
        .I1(\rs1_register_q[21]_i_13_n_1 ),
        .O(\rs1_register_q_reg[21]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_7 
       (.I0(\rs1_register_q[21]_i_14_n_1 ),
        .I1(\rs1_register_q[21]_i_15_n_1 ),
        .O(\rs1_register_q_reg[21]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[22]_i_2 
       (.I0(\rs1_register_q_reg[22]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[22]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_43 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[22]_i_3 
       (.I0(\rs1_register_q_reg[22]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[22]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_44 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[22]_i_4 
       (.I0(\rs1_register_q[22]_i_8_n_1 ),
        .I1(\rs1_register_q[22]_i_9_n_1 ),
        .O(\rs1_register_q_reg[22]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_5 
       (.I0(\rs1_register_q[22]_i_10_n_1 ),
        .I1(\rs1_register_q[22]_i_11_n_1 ),
        .O(\rs1_register_q_reg[22]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_6 
       (.I0(\rs1_register_q[22]_i_12_n_1 ),
        .I1(\rs1_register_q[22]_i_13_n_1 ),
        .O(\rs1_register_q_reg[22]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_7 
       (.I0(\rs1_register_q[22]_i_14_n_1 ),
        .I1(\rs1_register_q[22]_i_15_n_1 ),
        .O(\rs1_register_q_reg[22]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[23]_i_2 
       (.I0(\rs1_register_q_reg[23]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[23]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_45 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[23]_i_3 
       (.I0(\rs1_register_q_reg[23]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[23]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_46 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[23]_i_4 
       (.I0(\rs1_register_q[23]_i_8_n_1 ),
        .I1(\rs1_register_q[23]_i_9_n_1 ),
        .O(\rs1_register_q_reg[23]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_5 
       (.I0(\rs1_register_q[23]_i_10_n_1 ),
        .I1(\rs1_register_q[23]_i_11_n_1 ),
        .O(\rs1_register_q_reg[23]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_6 
       (.I0(\rs1_register_q[23]_i_12_n_1 ),
        .I1(\rs1_register_q[23]_i_13_n_1 ),
        .O(\rs1_register_q_reg[23]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_7 
       (.I0(\rs1_register_q[23]_i_14_n_1 ),
        .I1(\rs1_register_q[23]_i_15_n_1 ),
        .O(\rs1_register_q_reg[23]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[24]_i_2 
       (.I0(\rs1_register_q_reg[24]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[24]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_47 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[24]_i_3 
       (.I0(\rs1_register_q_reg[24]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[24]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_48 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[24]_i_4 
       (.I0(\rs1_register_q[24]_i_8_n_1 ),
        .I1(\rs1_register_q[24]_i_9_n_1 ),
        .O(\rs1_register_q_reg[24]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_5 
       (.I0(\rs1_register_q[24]_i_10_n_1 ),
        .I1(\rs1_register_q[24]_i_11_n_1 ),
        .O(\rs1_register_q_reg[24]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_6 
       (.I0(\rs1_register_q[24]_i_12_n_1 ),
        .I1(\rs1_register_q[24]_i_13_n_1 ),
        .O(\rs1_register_q_reg[24]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_7 
       (.I0(\rs1_register_q[24]_i_14_n_1 ),
        .I1(\rs1_register_q[24]_i_15_n_1 ),
        .O(\rs1_register_q_reg[24]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[25]_i_2 
       (.I0(\rs1_register_q_reg[25]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[25]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_49 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[25]_i_3 
       (.I0(\rs1_register_q_reg[25]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[25]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_50 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[25]_i_4 
       (.I0(\rs1_register_q[25]_i_8_n_1 ),
        .I1(\rs1_register_q[25]_i_9_n_1 ),
        .O(\rs1_register_q_reg[25]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_5 
       (.I0(\rs1_register_q[25]_i_10_n_1 ),
        .I1(\rs1_register_q[25]_i_11_n_1 ),
        .O(\rs1_register_q_reg[25]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_6 
       (.I0(\rs1_register_q[25]_i_12_n_1 ),
        .I1(\rs1_register_q[25]_i_13_n_1 ),
        .O(\rs1_register_q_reg[25]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_7 
       (.I0(\rs1_register_q[25]_i_14_n_1 ),
        .I1(\rs1_register_q[25]_i_15_n_1 ),
        .O(\rs1_register_q_reg[25]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[26]_i_2 
       (.I0(\rs1_register_q_reg[26]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[26]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_51 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[26]_i_3 
       (.I0(\rs1_register_q_reg[26]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[26]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_52 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[26]_i_4 
       (.I0(\rs1_register_q[26]_i_8_n_1 ),
        .I1(\rs1_register_q[26]_i_9_n_1 ),
        .O(\rs1_register_q_reg[26]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_5 
       (.I0(\rs1_register_q[26]_i_10_n_1 ),
        .I1(\rs1_register_q[26]_i_11_n_1 ),
        .O(\rs1_register_q_reg[26]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_6 
       (.I0(\rs1_register_q[26]_i_12_n_1 ),
        .I1(\rs1_register_q[26]_i_13_n_1 ),
        .O(\rs1_register_q_reg[26]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_7 
       (.I0(\rs1_register_q[26]_i_14_n_1 ),
        .I1(\rs1_register_q[26]_i_15_n_1 ),
        .O(\rs1_register_q_reg[26]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[27]_i_2 
       (.I0(\rs1_register_q_reg[27]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[27]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_53 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[27]_i_3 
       (.I0(\rs1_register_q_reg[27]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[27]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_54 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[27]_i_4 
       (.I0(\rs1_register_q[27]_i_8_n_1 ),
        .I1(\rs1_register_q[27]_i_9_n_1 ),
        .O(\rs1_register_q_reg[27]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_5 
       (.I0(\rs1_register_q[27]_i_10_n_1 ),
        .I1(\rs1_register_q[27]_i_11_n_1 ),
        .O(\rs1_register_q_reg[27]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_6 
       (.I0(\rs1_register_q[27]_i_12_n_1 ),
        .I1(\rs1_register_q[27]_i_13_n_1 ),
        .O(\rs1_register_q_reg[27]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_7 
       (.I0(\rs1_register_q[27]_i_14_n_1 ),
        .I1(\rs1_register_q[27]_i_15_n_1 ),
        .O(\rs1_register_q_reg[27]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[28]_i_2 
       (.I0(\rs1_register_q_reg[28]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[28]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_55 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[28]_i_3 
       (.I0(\rs1_register_q_reg[28]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[28]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_56 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[28]_i_4 
       (.I0(\rs1_register_q[28]_i_8_n_1 ),
        .I1(\rs1_register_q[28]_i_9_n_1 ),
        .O(\rs1_register_q_reg[28]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_5 
       (.I0(\rs1_register_q[28]_i_10_n_1 ),
        .I1(\rs1_register_q[28]_i_11_n_1 ),
        .O(\rs1_register_q_reg[28]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_6 
       (.I0(\rs1_register_q[28]_i_12_n_1 ),
        .I1(\rs1_register_q[28]_i_13_n_1 ),
        .O(\rs1_register_q_reg[28]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_7 
       (.I0(\rs1_register_q[28]_i_14_n_1 ),
        .I1(\rs1_register_q[28]_i_15_n_1 ),
        .O(\rs1_register_q_reg[28]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[29]_i_2 
       (.I0(\rs1_register_q_reg[29]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[29]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_57 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[29]_i_3 
       (.I0(\rs1_register_q_reg[29]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[29]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_58 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[29]_i_4 
       (.I0(\rs1_register_q[29]_i_8_n_1 ),
        .I1(\rs1_register_q[29]_i_9_n_1 ),
        .O(\rs1_register_q_reg[29]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_5 
       (.I0(\rs1_register_q[29]_i_10_n_1 ),
        .I1(\rs1_register_q[29]_i_11_n_1 ),
        .O(\rs1_register_q_reg[29]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_6 
       (.I0(\rs1_register_q[29]_i_12_n_1 ),
        .I1(\rs1_register_q[29]_i_13_n_1 ),
        .O(\rs1_register_q_reg[29]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_7 
       (.I0(\rs1_register_q[29]_i_14_n_1 ),
        .I1(\rs1_register_q[29]_i_15_n_1 ),
        .O(\rs1_register_q_reg[29]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[2]_i_2 
       (.I0(\rs1_register_q_reg[2]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[2]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_3 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[2]_i_3 
       (.I0(\rs1_register_q_reg[2]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[2]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_4 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[2]_i_4 
       (.I0(\rs1_register_q[2]_i_8_n_1 ),
        .I1(\rs1_register_q[2]_i_9_n_1 ),
        .O(\rs1_register_q_reg[2]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_5 
       (.I0(\rs1_register_q[2]_i_10_n_1 ),
        .I1(\rs1_register_q[2]_i_11_n_1 ),
        .O(\rs1_register_q_reg[2]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_6 
       (.I0(\rs1_register_q[2]_i_12_n_1 ),
        .I1(\rs1_register_q[2]_i_13_n_1 ),
        .O(\rs1_register_q_reg[2]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_7 
       (.I0(\rs1_register_q[2]_i_14_n_1 ),
        .I1(\rs1_register_q[2]_i_15_n_1 ),
        .O(\rs1_register_q_reg[2]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[30]_i_2 
       (.I0(\rs1_register_q_reg[30]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[30]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_59 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[30]_i_3 
       (.I0(\rs1_register_q_reg[30]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[30]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_60 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[30]_i_4 
       (.I0(\rs1_register_q[30]_i_8_n_1 ),
        .I1(\rs1_register_q[30]_i_9_n_1 ),
        .O(\rs1_register_q_reg[30]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_5 
       (.I0(\rs1_register_q[30]_i_10_n_1 ),
        .I1(\rs1_register_q[30]_i_11_n_1 ),
        .O(\rs1_register_q_reg[30]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_6 
       (.I0(\rs1_register_q[30]_i_12_n_1 ),
        .I1(\rs1_register_q[30]_i_13_n_1 ),
        .O(\rs1_register_q_reg[30]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_7 
       (.I0(\rs1_register_q[30]_i_14_n_1 ),
        .I1(\rs1_register_q[30]_i_15_n_1 ),
        .O(\rs1_register_q_reg[30]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[31]_i_2 
       (.I0(\rs1_register_q_reg[31]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[31]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_61 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[31]_i_4 
       (.I0(\rs1_register_q_reg[31]_i_8_n_1 ),
        .I1(\rs1_register_q_reg[31]_i_9_n_1 ),
        .O(\pc_register_q_reg[30]_62 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[31]_i_6 
       (.I0(\rs1_register_q[31]_i_12_n_1 ),
        .I1(\rs1_register_q[31]_i_13_n_1 ),
        .O(\rs1_register_q_reg[31]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_7 
       (.I0(\rs1_register_q[31]_i_14_n_1 ),
        .I1(\rs1_register_q[31]_i_15_n_1 ),
        .O(\rs1_register_q_reg[31]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_8 
       (.I0(\rs1_register_q[31]_i_16_n_1 ),
        .I1(\rs1_register_q[31]_i_17_n_1 ),
        .O(\rs1_register_q_reg[31]_i_8_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_9 
       (.I0(\rs1_register_q[31]_i_18_n_1 ),
        .I1(\rs1_register_q[31]_i_19_n_1 ),
        .O(\rs1_register_q_reg[31]_i_9_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[3]_i_2 
       (.I0(\rs1_register_q_reg[3]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[3]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_5 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[3]_i_3 
       (.I0(\rs1_register_q_reg[3]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[3]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_6 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[3]_i_4 
       (.I0(\rs1_register_q[3]_i_8_n_1 ),
        .I1(\rs1_register_q[3]_i_9_n_1 ),
        .O(\rs1_register_q_reg[3]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_5 
       (.I0(\rs1_register_q[3]_i_10_n_1 ),
        .I1(\rs1_register_q[3]_i_11_n_1 ),
        .O(\rs1_register_q_reg[3]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_6 
       (.I0(\rs1_register_q[3]_i_12_n_1 ),
        .I1(\rs1_register_q[3]_i_13_n_1 ),
        .O(\rs1_register_q_reg[3]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_7 
       (.I0(\rs1_register_q[3]_i_14_n_1 ),
        .I1(\rs1_register_q[3]_i_15_n_1 ),
        .O(\rs1_register_q_reg[3]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[4]_i_2 
       (.I0(\rs1_register_q_reg[4]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[4]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_7 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[4]_i_3 
       (.I0(\rs1_register_q_reg[4]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[4]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_8 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[4]_i_4 
       (.I0(\rs1_register_q[4]_i_8_n_1 ),
        .I1(\rs1_register_q[4]_i_9_n_1 ),
        .O(\rs1_register_q_reg[4]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_5 
       (.I0(\rs1_register_q[4]_i_10_n_1 ),
        .I1(\rs1_register_q[4]_i_11_n_1 ),
        .O(\rs1_register_q_reg[4]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_6 
       (.I0(\rs1_register_q[4]_i_12_n_1 ),
        .I1(\rs1_register_q[4]_i_13_n_1 ),
        .O(\rs1_register_q_reg[4]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_7 
       (.I0(\rs1_register_q[4]_i_14_n_1 ),
        .I1(\rs1_register_q[4]_i_15_n_1 ),
        .O(\rs1_register_q_reg[4]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[5]_i_2 
       (.I0(\rs1_register_q_reg[5]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[5]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_9 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[5]_i_3 
       (.I0(\rs1_register_q_reg[5]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[5]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_10 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[5]_i_4 
       (.I0(\rs1_register_q[5]_i_8_n_1 ),
        .I1(\rs1_register_q[5]_i_9_n_1 ),
        .O(\rs1_register_q_reg[5]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_5 
       (.I0(\rs1_register_q[5]_i_10_n_1 ),
        .I1(\rs1_register_q[5]_i_11_n_1 ),
        .O(\rs1_register_q_reg[5]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_6 
       (.I0(\rs1_register_q[5]_i_12_n_1 ),
        .I1(\rs1_register_q[5]_i_13_n_1 ),
        .O(\rs1_register_q_reg[5]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_7 
       (.I0(\rs1_register_q[5]_i_14_n_1 ),
        .I1(\rs1_register_q[5]_i_15_n_1 ),
        .O(\rs1_register_q_reg[5]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[6]_i_2 
       (.I0(\rs1_register_q_reg[6]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[6]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_11 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[6]_i_3 
       (.I0(\rs1_register_q_reg[6]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[6]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_12 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[6]_i_4 
       (.I0(\rs1_register_q[6]_i_8_n_1 ),
        .I1(\rs1_register_q[6]_i_9_n_1 ),
        .O(\rs1_register_q_reg[6]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_5 
       (.I0(\rs1_register_q[6]_i_10_n_1 ),
        .I1(\rs1_register_q[6]_i_11_n_1 ),
        .O(\rs1_register_q_reg[6]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_6 
       (.I0(\rs1_register_q[6]_i_12_n_1 ),
        .I1(\rs1_register_q[6]_i_13_n_1 ),
        .O(\rs1_register_q_reg[6]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_7 
       (.I0(\rs1_register_q[6]_i_14_n_1 ),
        .I1(\rs1_register_q[6]_i_15_n_1 ),
        .O(\rs1_register_q_reg[6]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[7]_i_2 
       (.I0(\rs1_register_q_reg[7]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[7]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_13 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[7]_i_3 
       (.I0(\rs1_register_q_reg[7]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[7]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_14 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[7]_i_4 
       (.I0(\rs1_register_q[7]_i_8_n_1 ),
        .I1(\rs1_register_q[7]_i_9_n_1 ),
        .O(\rs1_register_q_reg[7]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_5 
       (.I0(\rs1_register_q[7]_i_10_n_1 ),
        .I1(\rs1_register_q[7]_i_11_n_1 ),
        .O(\rs1_register_q_reg[7]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_6 
       (.I0(\rs1_register_q[7]_i_12_n_1 ),
        .I1(\rs1_register_q[7]_i_13_n_1 ),
        .O(\rs1_register_q_reg[7]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_7 
       (.I0(\rs1_register_q[7]_i_14_n_1 ),
        .I1(\rs1_register_q[7]_i_15_n_1 ),
        .O(\rs1_register_q_reg[7]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[8]_i_2 
       (.I0(\rs1_register_q_reg[8]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[8]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_15 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[8]_i_3 
       (.I0(\rs1_register_q_reg[8]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[8]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_16 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[8]_i_4 
       (.I0(\rs1_register_q[8]_i_8_n_1 ),
        .I1(\rs1_register_q[8]_i_9_n_1 ),
        .O(\rs1_register_q_reg[8]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_5 
       (.I0(\rs1_register_q[8]_i_10_n_1 ),
        .I1(\rs1_register_q[8]_i_11_n_1 ),
        .O(\rs1_register_q_reg[8]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_6 
       (.I0(\rs1_register_q[8]_i_12_n_1 ),
        .I1(\rs1_register_q[8]_i_13_n_1 ),
        .O(\rs1_register_q_reg[8]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_7 
       (.I0(\rs1_register_q[8]_i_14_n_1 ),
        .I1(\rs1_register_q[8]_i_15_n_1 ),
        .O(\rs1_register_q_reg[8]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs1_register_q_reg[9]_i_2 
       (.I0(\rs1_register_q_reg[9]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[9]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_17 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[9]_i_3 
       (.I0(\rs1_register_q_reg[9]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[9]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_18 ),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[9]_i_4 
       (.I0(\rs1_register_q[9]_i_8_n_1 ),
        .I1(\rs1_register_q[9]_i_9_n_1 ),
        .O(\rs1_register_q_reg[9]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_5 
       (.I0(\rs1_register_q[9]_i_10_n_1 ),
        .I1(\rs1_register_q[9]_i_11_n_1 ),
        .O(\rs1_register_q_reg[9]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_6 
       (.I0(\rs1_register_q[9]_i_12_n_1 ),
        .I1(\rs1_register_q[9]_i_13_n_1 ),
        .O(\rs1_register_q_reg[9]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_7 
       (.I0(\rs1_register_q[9]_i_14_n_1 ),
        .I1(\rs1_register_q[9]_i_15_n_1 ),
        .O(\rs1_register_q_reg[9]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_4_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_10 
       (.I0(\mem_reg[4]_3 [0]),
        .I1(\mem_reg[20]_19 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [0]),
        .O(\rs2_register_q[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[0]_i_11 
       (.I0(\mem_reg[16]_15 [0]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [0]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [0]),
        .O(\rs2_register_q[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_12 
       (.I0(\mem_reg[7]_6 [0]),
        .I1(\mem_reg[23]_22 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [0]),
        .O(\rs2_register_q[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_13 
       (.I0(\mem_reg[3]_2 [0]),
        .I1(\mem_reg[19]_18 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [0]),
        .O(\rs2_register_q[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_14 
       (.I0(\mem_reg[5]_4 [0]),
        .I1(\mem_reg[21]_20 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [0]),
        .O(\rs2_register_q[0]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_15 
       (.I0(\mem_reg[1]_0 [0]),
        .I1(\mem_reg[17]_16 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [0]),
        .O(\rs2_register_q[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_8 
       (.I0(\mem_reg[6]_5 [0]),
        .I1(\mem_reg[22]_21 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [0]),
        .O(\rs2_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_9 
       (.I0(\mem_reg[2]_1 [0]),
        .I1(\mem_reg[18]_17 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [0]),
        .O(\rs2_register_q[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_10 
       (.I0(\mem_reg[4]_3 [10]),
        .I1(\mem_reg[20]_19 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [10]),
        .O(\rs2_register_q[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[10]_i_11 
       (.I0(\mem_reg[16]_15 [10]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [10]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [10]),
        .O(\rs2_register_q[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_12 
       (.I0(\mem_reg[7]_6 [10]),
        .I1(\mem_reg[23]_22 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [10]),
        .O(\rs2_register_q[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_13 
       (.I0(\mem_reg[3]_2 [10]),
        .I1(\mem_reg[19]_18 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [10]),
        .O(\rs2_register_q[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_14 
       (.I0(\mem_reg[5]_4 [10]),
        .I1(\mem_reg[21]_20 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [10]),
        .O(\rs2_register_q[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_15 
       (.I0(\mem_reg[1]_0 [10]),
        .I1(\mem_reg[17]_16 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [10]),
        .O(\rs2_register_q[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_8 
       (.I0(\mem_reg[6]_5 [10]),
        .I1(\mem_reg[22]_21 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [10]),
        .O(\rs2_register_q[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_9 
       (.I0(\mem_reg[2]_1 [10]),
        .I1(\mem_reg[18]_17 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [10]),
        .O(\rs2_register_q[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_10 
       (.I0(\mem_reg[4]_3 [11]),
        .I1(\mem_reg[20]_19 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [11]),
        .O(\rs2_register_q[11]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[11]_i_11 
       (.I0(\mem_reg[16]_15 [11]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [11]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [11]),
        .O(\rs2_register_q[11]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_12 
       (.I0(\mem_reg[7]_6 [11]),
        .I1(\mem_reg[23]_22 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [11]),
        .O(\rs2_register_q[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_13 
       (.I0(\mem_reg[3]_2 [11]),
        .I1(\mem_reg[19]_18 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [11]),
        .O(\rs2_register_q[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_14 
       (.I0(\mem_reg[5]_4 [11]),
        .I1(\mem_reg[21]_20 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [11]),
        .O(\rs2_register_q[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_15 
       (.I0(\mem_reg[1]_0 [11]),
        .I1(\mem_reg[17]_16 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [11]),
        .O(\rs2_register_q[11]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_8 
       (.I0(\mem_reg[6]_5 [11]),
        .I1(\mem_reg[22]_21 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [11]),
        .O(\rs2_register_q[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_9 
       (.I0(\mem_reg[2]_1 [11]),
        .I1(\mem_reg[18]_17 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [11]),
        .O(\rs2_register_q[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_10 
       (.I0(\mem_reg[4]_3 [12]),
        .I1(\mem_reg[20]_19 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [12]),
        .O(\rs2_register_q[12]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[12]_i_11 
       (.I0(\mem_reg[16]_15 [12]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [12]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [12]),
        .O(\rs2_register_q[12]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_12 
       (.I0(\mem_reg[7]_6 [12]),
        .I1(\mem_reg[23]_22 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [12]),
        .O(\rs2_register_q[12]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_13 
       (.I0(\mem_reg[3]_2 [12]),
        .I1(\mem_reg[19]_18 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [12]),
        .O(\rs2_register_q[12]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_14 
       (.I0(\mem_reg[5]_4 [12]),
        .I1(\mem_reg[21]_20 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [12]),
        .O(\rs2_register_q[12]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_15 
       (.I0(\mem_reg[1]_0 [12]),
        .I1(\mem_reg[17]_16 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [12]),
        .O(\rs2_register_q[12]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_8 
       (.I0(\mem_reg[6]_5 [12]),
        .I1(\mem_reg[22]_21 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [12]),
        .O(\rs2_register_q[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_9 
       (.I0(\mem_reg[2]_1 [12]),
        .I1(\mem_reg[18]_17 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [12]),
        .O(\rs2_register_q[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_10 
       (.I0(\mem_reg[4]_3 [13]),
        .I1(\mem_reg[20]_19 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [13]),
        .O(\rs2_register_q[13]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[13]_i_11 
       (.I0(\mem_reg[16]_15 [13]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [13]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [13]),
        .O(\rs2_register_q[13]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_12 
       (.I0(\mem_reg[7]_6 [13]),
        .I1(\mem_reg[23]_22 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [13]),
        .O(\rs2_register_q[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_13 
       (.I0(\mem_reg[3]_2 [13]),
        .I1(\mem_reg[19]_18 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [13]),
        .O(\rs2_register_q[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_14 
       (.I0(\mem_reg[5]_4 [13]),
        .I1(\mem_reg[21]_20 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [13]),
        .O(\rs2_register_q[13]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_15 
       (.I0(\mem_reg[1]_0 [13]),
        .I1(\mem_reg[17]_16 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [13]),
        .O(\rs2_register_q[13]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_8 
       (.I0(\mem_reg[6]_5 [13]),
        .I1(\mem_reg[22]_21 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [13]),
        .O(\rs2_register_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_9 
       (.I0(\mem_reg[2]_1 [13]),
        .I1(\mem_reg[18]_17 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [13]),
        .O(\rs2_register_q[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_10 
       (.I0(\mem_reg[4]_3 [14]),
        .I1(\mem_reg[20]_19 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [14]),
        .O(\rs2_register_q[14]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[14]_i_11 
       (.I0(\mem_reg[16]_15 [14]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [14]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [14]),
        .O(\rs2_register_q[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_12 
       (.I0(\mem_reg[7]_6 [14]),
        .I1(\mem_reg[23]_22 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [14]),
        .O(\rs2_register_q[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_13 
       (.I0(\mem_reg[3]_2 [14]),
        .I1(\mem_reg[19]_18 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [14]),
        .O(\rs2_register_q[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_14 
       (.I0(\mem_reg[5]_4 [14]),
        .I1(\mem_reg[21]_20 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [14]),
        .O(\rs2_register_q[14]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_15 
       (.I0(\mem_reg[1]_0 [14]),
        .I1(\mem_reg[17]_16 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [14]),
        .O(\rs2_register_q[14]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_8 
       (.I0(\mem_reg[6]_5 [14]),
        .I1(\mem_reg[22]_21 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [14]),
        .O(\rs2_register_q[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_9 
       (.I0(\mem_reg[2]_1 [14]),
        .I1(\mem_reg[18]_17 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [14]),
        .O(\rs2_register_q[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_10 
       (.I0(\mem_reg[4]_3 [15]),
        .I1(\mem_reg[20]_19 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [15]),
        .O(\rs2_register_q[15]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[15]_i_11 
       (.I0(\mem_reg[16]_15 [15]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [15]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [15]),
        .O(\rs2_register_q[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_12 
       (.I0(\mem_reg[7]_6 [15]),
        .I1(\mem_reg[23]_22 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [15]),
        .O(\rs2_register_q[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_13 
       (.I0(\mem_reg[3]_2 [15]),
        .I1(\mem_reg[19]_18 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [15]),
        .O(\rs2_register_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_14 
       (.I0(\mem_reg[5]_4 [15]),
        .I1(\mem_reg[21]_20 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [15]),
        .O(\rs2_register_q[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_15 
       (.I0(\mem_reg[1]_0 [15]),
        .I1(\mem_reg[17]_16 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [15]),
        .O(\rs2_register_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_8 
       (.I0(\mem_reg[6]_5 [15]),
        .I1(\mem_reg[22]_21 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [15]),
        .O(\rs2_register_q[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_9 
       (.I0(\mem_reg[2]_1 [15]),
        .I1(\mem_reg[18]_17 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [15]),
        .O(\rs2_register_q[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_10 
       (.I0(\mem_reg[4]_3 [16]),
        .I1(\mem_reg[20]_19 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [16]),
        .O(\rs2_register_q[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[16]_i_11 
       (.I0(\mem_reg[16]_15 [16]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [16]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [16]),
        .O(\rs2_register_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_12 
       (.I0(\mem_reg[7]_6 [16]),
        .I1(\mem_reg[23]_22 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [16]),
        .O(\rs2_register_q[16]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_13 
       (.I0(\mem_reg[3]_2 [16]),
        .I1(\mem_reg[19]_18 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [16]),
        .O(\rs2_register_q[16]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_14 
       (.I0(\mem_reg[5]_4 [16]),
        .I1(\mem_reg[21]_20 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [16]),
        .O(\rs2_register_q[16]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_15 
       (.I0(\mem_reg[1]_0 [16]),
        .I1(\mem_reg[17]_16 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [16]),
        .O(\rs2_register_q[16]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_8 
       (.I0(\mem_reg[6]_5 [16]),
        .I1(\mem_reg[22]_21 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [16]),
        .O(\rs2_register_q[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_9 
       (.I0(\mem_reg[2]_1 [16]),
        .I1(\mem_reg[18]_17 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [16]),
        .O(\rs2_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_10 
       (.I0(\mem_reg[4]_3 [17]),
        .I1(\mem_reg[20]_19 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [17]),
        .O(\rs2_register_q[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[17]_i_11 
       (.I0(\mem_reg[16]_15 [17]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [17]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [17]),
        .O(\rs2_register_q[17]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_12 
       (.I0(\mem_reg[7]_6 [17]),
        .I1(\mem_reg[23]_22 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [17]),
        .O(\rs2_register_q[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_13 
       (.I0(\mem_reg[3]_2 [17]),
        .I1(\mem_reg[19]_18 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [17]),
        .O(\rs2_register_q[17]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_14 
       (.I0(\mem_reg[5]_4 [17]),
        .I1(\mem_reg[21]_20 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [17]),
        .O(\rs2_register_q[17]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_15 
       (.I0(\mem_reg[1]_0 [17]),
        .I1(\mem_reg[17]_16 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [17]),
        .O(\rs2_register_q[17]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_8 
       (.I0(\mem_reg[6]_5 [17]),
        .I1(\mem_reg[22]_21 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [17]),
        .O(\rs2_register_q[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_9 
       (.I0(\mem_reg[2]_1 [17]),
        .I1(\mem_reg[18]_17 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [17]),
        .O(\rs2_register_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_10 
       (.I0(\mem_reg[4]_3 [18]),
        .I1(\mem_reg[20]_19 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [18]),
        .O(\rs2_register_q[18]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[18]_i_11 
       (.I0(\mem_reg[16]_15 [18]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [18]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [18]),
        .O(\rs2_register_q[18]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_12 
       (.I0(\mem_reg[7]_6 [18]),
        .I1(\mem_reg[23]_22 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [18]),
        .O(\rs2_register_q[18]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_13 
       (.I0(\mem_reg[3]_2 [18]),
        .I1(\mem_reg[19]_18 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [18]),
        .O(\rs2_register_q[18]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_14 
       (.I0(\mem_reg[5]_4 [18]),
        .I1(\mem_reg[21]_20 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [18]),
        .O(\rs2_register_q[18]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_15 
       (.I0(\mem_reg[1]_0 [18]),
        .I1(\mem_reg[17]_16 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [18]),
        .O(\rs2_register_q[18]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_8 
       (.I0(\mem_reg[6]_5 [18]),
        .I1(\mem_reg[22]_21 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [18]),
        .O(\rs2_register_q[18]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_9 
       (.I0(\mem_reg[2]_1 [18]),
        .I1(\mem_reg[18]_17 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [18]),
        .O(\rs2_register_q[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_10 
       (.I0(\mem_reg[4]_3 [19]),
        .I1(\mem_reg[20]_19 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [19]),
        .O(\rs2_register_q[19]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[19]_i_11 
       (.I0(\mem_reg[16]_15 [19]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [19]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [19]),
        .O(\rs2_register_q[19]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_12 
       (.I0(\mem_reg[7]_6 [19]),
        .I1(\mem_reg[23]_22 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [19]),
        .O(\rs2_register_q[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_13 
       (.I0(\mem_reg[3]_2 [19]),
        .I1(\mem_reg[19]_18 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [19]),
        .O(\rs2_register_q[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_14 
       (.I0(\mem_reg[5]_4 [19]),
        .I1(\mem_reg[21]_20 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [19]),
        .O(\rs2_register_q[19]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_15 
       (.I0(\mem_reg[1]_0 [19]),
        .I1(\mem_reg[17]_16 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [19]),
        .O(\rs2_register_q[19]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_8 
       (.I0(\mem_reg[6]_5 [19]),
        .I1(\mem_reg[22]_21 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [19]),
        .O(\rs2_register_q[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_9 
       (.I0(\mem_reg[2]_1 [19]),
        .I1(\mem_reg[18]_17 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [19]),
        .O(\rs2_register_q[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_10 
       (.I0(\mem_reg[4]_3 [1]),
        .I1(\mem_reg[20]_19 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [1]),
        .O(\rs2_register_q[1]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[1]_i_11 
       (.I0(\mem_reg[16]_15 [1]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [1]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [1]),
        .O(\rs2_register_q[1]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_12 
       (.I0(\mem_reg[7]_6 [1]),
        .I1(\mem_reg[23]_22 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [1]),
        .O(\rs2_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_13 
       (.I0(\mem_reg[3]_2 [1]),
        .I1(\mem_reg[19]_18 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [1]),
        .O(\rs2_register_q[1]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_14 
       (.I0(\mem_reg[5]_4 [1]),
        .I1(\mem_reg[21]_20 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [1]),
        .O(\rs2_register_q[1]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_15 
       (.I0(\mem_reg[1]_0 [1]),
        .I1(\mem_reg[17]_16 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [1]),
        .O(\rs2_register_q[1]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_8 
       (.I0(\mem_reg[6]_5 [1]),
        .I1(\mem_reg[22]_21 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [1]),
        .O(\rs2_register_q[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_9 
       (.I0(\mem_reg[2]_1 [1]),
        .I1(\mem_reg[18]_17 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [1]),
        .O(\rs2_register_q[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_10 
       (.I0(\mem_reg[4]_3 [20]),
        .I1(\mem_reg[20]_19 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [20]),
        .O(\rs2_register_q[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[20]_i_11 
       (.I0(\mem_reg[16]_15 [20]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [20]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [20]),
        .O(\rs2_register_q[20]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_12 
       (.I0(\mem_reg[7]_6 [20]),
        .I1(\mem_reg[23]_22 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [20]),
        .O(\rs2_register_q[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_13 
       (.I0(\mem_reg[3]_2 [20]),
        .I1(\mem_reg[19]_18 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [20]),
        .O(\rs2_register_q[20]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_14 
       (.I0(\mem_reg[5]_4 [20]),
        .I1(\mem_reg[21]_20 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [20]),
        .O(\rs2_register_q[20]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_15 
       (.I0(\mem_reg[1]_0 [20]),
        .I1(\mem_reg[17]_16 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [20]),
        .O(\rs2_register_q[20]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_8 
       (.I0(\mem_reg[6]_5 [20]),
        .I1(\mem_reg[22]_21 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [20]),
        .O(\rs2_register_q[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_9 
       (.I0(\mem_reg[2]_1 [20]),
        .I1(\mem_reg[18]_17 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [20]),
        .O(\rs2_register_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_10 
       (.I0(\mem_reg[4]_3 [21]),
        .I1(\mem_reg[20]_19 [21]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [21]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [21]),
        .O(\rs2_register_q[21]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[21]_i_11 
       (.I0(\mem_reg[16]_15 [21]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [21]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [21]),
        .O(\rs2_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_12 
       (.I0(\mem_reg[7]_6 [21]),
        .I1(\mem_reg[23]_22 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [21]),
        .O(\rs2_register_q[21]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_13 
       (.I0(\mem_reg[3]_2 [21]),
        .I1(\mem_reg[19]_18 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [21]),
        .O(\rs2_register_q[21]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_14 
       (.I0(\mem_reg[5]_4 [21]),
        .I1(\mem_reg[21]_20 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [21]),
        .O(\rs2_register_q[21]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_15 
       (.I0(\mem_reg[1]_0 [21]),
        .I1(\mem_reg[17]_16 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [21]),
        .O(\rs2_register_q[21]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_8 
       (.I0(\mem_reg[6]_5 [21]),
        .I1(\mem_reg[22]_21 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [21]),
        .O(\rs2_register_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_9 
       (.I0(\mem_reg[2]_1 [21]),
        .I1(\mem_reg[18]_17 [21]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [21]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [21]),
        .O(\rs2_register_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_10 
       (.I0(\mem_reg[4]_3 [22]),
        .I1(\mem_reg[20]_19 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [22]),
        .O(\rs2_register_q[22]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[22]_i_11 
       (.I0(\mem_reg[16]_15 [22]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [22]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [22]),
        .O(\rs2_register_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_12 
       (.I0(\mem_reg[7]_6 [22]),
        .I1(\mem_reg[23]_22 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [22]),
        .O(\rs2_register_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_13 
       (.I0(\mem_reg[3]_2 [22]),
        .I1(\mem_reg[19]_18 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [22]),
        .O(\rs2_register_q[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_14 
       (.I0(\mem_reg[5]_4 [22]),
        .I1(\mem_reg[21]_20 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [22]),
        .O(\rs2_register_q[22]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_15 
       (.I0(\mem_reg[1]_0 [22]),
        .I1(\mem_reg[17]_16 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [22]),
        .O(\rs2_register_q[22]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_8 
       (.I0(\mem_reg[6]_5 [22]),
        .I1(\mem_reg[22]_21 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [22]),
        .O(\rs2_register_q[22]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_9 
       (.I0(\mem_reg[2]_1 [22]),
        .I1(\mem_reg[18]_17 [22]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [22]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [22]),
        .O(\rs2_register_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_10 
       (.I0(\mem_reg[4]_3 [23]),
        .I1(\mem_reg[20]_19 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [23]),
        .O(\rs2_register_q[23]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[23]_i_11 
       (.I0(\mem_reg[16]_15 [23]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [23]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [23]),
        .O(\rs2_register_q[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_12 
       (.I0(\mem_reg[7]_6 [23]),
        .I1(\mem_reg[23]_22 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [23]),
        .O(\rs2_register_q[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_13 
       (.I0(\mem_reg[3]_2 [23]),
        .I1(\mem_reg[19]_18 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [23]),
        .O(\rs2_register_q[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_14 
       (.I0(\mem_reg[5]_4 [23]),
        .I1(\mem_reg[21]_20 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [23]),
        .O(\rs2_register_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_15 
       (.I0(\mem_reg[1]_0 [23]),
        .I1(\mem_reg[17]_16 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [23]),
        .O(\rs2_register_q[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_8 
       (.I0(\mem_reg[6]_5 [23]),
        .I1(\mem_reg[22]_21 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [23]),
        .O(\rs2_register_q[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_9 
       (.I0(\mem_reg[2]_1 [23]),
        .I1(\mem_reg[18]_17 [23]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [23]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [23]),
        .O(\rs2_register_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_10 
       (.I0(\mem_reg[4]_3 [24]),
        .I1(\mem_reg[20]_19 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [24]),
        .O(\rs2_register_q[24]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[24]_i_11 
       (.I0(\mem_reg[16]_15 [24]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [24]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [24]),
        .O(\rs2_register_q[24]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_12 
       (.I0(\mem_reg[7]_6 [24]),
        .I1(\mem_reg[23]_22 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [24]),
        .O(\rs2_register_q[24]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_13 
       (.I0(\mem_reg[3]_2 [24]),
        .I1(\mem_reg[19]_18 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [24]),
        .O(\rs2_register_q[24]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_14 
       (.I0(\mem_reg[5]_4 [24]),
        .I1(\mem_reg[21]_20 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [24]),
        .O(\rs2_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_15 
       (.I0(\mem_reg[1]_0 [24]),
        .I1(\mem_reg[17]_16 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [24]),
        .O(\rs2_register_q[24]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_8 
       (.I0(\mem_reg[6]_5 [24]),
        .I1(\mem_reg[22]_21 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [24]),
        .O(\rs2_register_q[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_9 
       (.I0(\mem_reg[2]_1 [24]),
        .I1(\mem_reg[18]_17 [24]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [24]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [24]),
        .O(\rs2_register_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_10 
       (.I0(\mem_reg[4]_3 [25]),
        .I1(\mem_reg[20]_19 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [25]),
        .O(\rs2_register_q[25]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[25]_i_11 
       (.I0(\mem_reg[16]_15 [25]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [25]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [25]),
        .O(\rs2_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_12 
       (.I0(\mem_reg[7]_6 [25]),
        .I1(\mem_reg[23]_22 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [25]),
        .O(\rs2_register_q[25]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_13 
       (.I0(\mem_reg[3]_2 [25]),
        .I1(\mem_reg[19]_18 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [25]),
        .O(\rs2_register_q[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_14 
       (.I0(\mem_reg[5]_4 [25]),
        .I1(\mem_reg[21]_20 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [25]),
        .O(\rs2_register_q[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_15 
       (.I0(\mem_reg[1]_0 [25]),
        .I1(\mem_reg[17]_16 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [25]),
        .O(\rs2_register_q[25]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_8 
       (.I0(\mem_reg[6]_5 [25]),
        .I1(\mem_reg[22]_21 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [25]),
        .O(\rs2_register_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_9 
       (.I0(\mem_reg[2]_1 [25]),
        .I1(\mem_reg[18]_17 [25]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [25]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [25]),
        .O(\rs2_register_q[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_10 
       (.I0(\mem_reg[4]_3 [26]),
        .I1(\mem_reg[20]_19 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [26]),
        .O(\rs2_register_q[26]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[26]_i_11 
       (.I0(\mem_reg[16]_15 [26]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [26]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [26]),
        .O(\rs2_register_q[26]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_12 
       (.I0(\mem_reg[7]_6 [26]),
        .I1(\mem_reg[23]_22 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [26]),
        .O(\rs2_register_q[26]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_13 
       (.I0(\mem_reg[3]_2 [26]),
        .I1(\mem_reg[19]_18 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [26]),
        .O(\rs2_register_q[26]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_14 
       (.I0(\mem_reg[5]_4 [26]),
        .I1(\mem_reg[21]_20 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [26]),
        .O(\rs2_register_q[26]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_15 
       (.I0(\mem_reg[1]_0 [26]),
        .I1(\mem_reg[17]_16 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [26]),
        .O(\rs2_register_q[26]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_8 
       (.I0(\mem_reg[6]_5 [26]),
        .I1(\mem_reg[22]_21 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [26]),
        .O(\rs2_register_q[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_9 
       (.I0(\mem_reg[2]_1 [26]),
        .I1(\mem_reg[18]_17 [26]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [26]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [26]),
        .O(\rs2_register_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_10 
       (.I0(\mem_reg[4]_3 [27]),
        .I1(\mem_reg[20]_19 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [27]),
        .O(\rs2_register_q[27]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[27]_i_11 
       (.I0(\mem_reg[16]_15 [27]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [27]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [27]),
        .O(\rs2_register_q[27]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_12 
       (.I0(\mem_reg[7]_6 [27]),
        .I1(\mem_reg[23]_22 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [27]),
        .O(\rs2_register_q[27]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_13 
       (.I0(\mem_reg[3]_2 [27]),
        .I1(\mem_reg[19]_18 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [27]),
        .O(\rs2_register_q[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_14 
       (.I0(\mem_reg[5]_4 [27]),
        .I1(\mem_reg[21]_20 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [27]),
        .O(\rs2_register_q[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_15 
       (.I0(\mem_reg[1]_0 [27]),
        .I1(\mem_reg[17]_16 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [27]),
        .O(\rs2_register_q[27]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_8 
       (.I0(\mem_reg[6]_5 [27]),
        .I1(\mem_reg[22]_21 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [27]),
        .O(\rs2_register_q[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_9 
       (.I0(\mem_reg[2]_1 [27]),
        .I1(\mem_reg[18]_17 [27]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [27]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [27]),
        .O(\rs2_register_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_10 
       (.I0(\mem_reg[4]_3 [28]),
        .I1(\mem_reg[20]_19 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [28]),
        .O(\rs2_register_q[28]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[28]_i_11 
       (.I0(\mem_reg[16]_15 [28]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [28]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [28]),
        .O(\rs2_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_12 
       (.I0(\mem_reg[7]_6 [28]),
        .I1(\mem_reg[23]_22 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [28]),
        .O(\rs2_register_q[28]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_13 
       (.I0(\mem_reg[3]_2 [28]),
        .I1(\mem_reg[19]_18 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [28]),
        .O(\rs2_register_q[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_14 
       (.I0(\mem_reg[5]_4 [28]),
        .I1(\mem_reg[21]_20 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [28]),
        .O(\rs2_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_15 
       (.I0(\mem_reg[1]_0 [28]),
        .I1(\mem_reg[17]_16 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [28]),
        .O(\rs2_register_q[28]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_8 
       (.I0(\mem_reg[6]_5 [28]),
        .I1(\mem_reg[22]_21 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [28]),
        .O(\rs2_register_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_9 
       (.I0(\mem_reg[2]_1 [28]),
        .I1(\mem_reg[18]_17 [28]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [28]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [28]),
        .O(\rs2_register_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_10 
       (.I0(\mem_reg[4]_3 [29]),
        .I1(\mem_reg[20]_19 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [29]),
        .O(\rs2_register_q[29]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[29]_i_11 
       (.I0(\mem_reg[16]_15 [29]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [29]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [29]),
        .O(\rs2_register_q[29]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_12 
       (.I0(\mem_reg[7]_6 [29]),
        .I1(\mem_reg[23]_22 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [29]),
        .O(\rs2_register_q[29]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_13 
       (.I0(\mem_reg[3]_2 [29]),
        .I1(\mem_reg[19]_18 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [29]),
        .O(\rs2_register_q[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_14 
       (.I0(\mem_reg[5]_4 [29]),
        .I1(\mem_reg[21]_20 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [29]),
        .O(\rs2_register_q[29]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_15 
       (.I0(\mem_reg[1]_0 [29]),
        .I1(\mem_reg[17]_16 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [29]),
        .O(\rs2_register_q[29]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_8 
       (.I0(\mem_reg[6]_5 [29]),
        .I1(\mem_reg[22]_21 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [29]),
        .O(\rs2_register_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_9 
       (.I0(\mem_reg[2]_1 [29]),
        .I1(\mem_reg[18]_17 [29]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [29]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [29]),
        .O(\rs2_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_10 
       (.I0(\mem_reg[4]_3 [2]),
        .I1(\mem_reg[20]_19 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [2]),
        .O(\rs2_register_q[2]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[2]_i_11 
       (.I0(\mem_reg[16]_15 [2]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [2]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [2]),
        .O(\rs2_register_q[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_12 
       (.I0(\mem_reg[7]_6 [2]),
        .I1(\mem_reg[23]_22 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [2]),
        .O(\rs2_register_q[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_13 
       (.I0(\mem_reg[3]_2 [2]),
        .I1(\mem_reg[19]_18 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [2]),
        .O(\rs2_register_q[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_14 
       (.I0(\mem_reg[5]_4 [2]),
        .I1(\mem_reg[21]_20 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [2]),
        .O(\rs2_register_q[2]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_15 
       (.I0(\mem_reg[1]_0 [2]),
        .I1(\mem_reg[17]_16 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [2]),
        .O(\rs2_register_q[2]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_8 
       (.I0(\mem_reg[6]_5 [2]),
        .I1(\mem_reg[22]_21 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [2]),
        .O(\rs2_register_q[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_9 
       (.I0(\mem_reg[2]_1 [2]),
        .I1(\mem_reg[18]_17 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [2]),
        .O(\rs2_register_q[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_10 
       (.I0(\mem_reg[4]_3 [30]),
        .I1(\mem_reg[20]_19 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [30]),
        .O(\rs2_register_q[30]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[30]_i_11 
       (.I0(\mem_reg[16]_15 [30]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [30]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [30]),
        .O(\rs2_register_q[30]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_12 
       (.I0(\mem_reg[7]_6 [30]),
        .I1(\mem_reg[23]_22 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[15]_14 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[31]_30 [30]),
        .O(\rs2_register_q[30]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_13 
       (.I0(\mem_reg[3]_2 [30]),
        .I1(\mem_reg[19]_18 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [30]),
        .O(\rs2_register_q[30]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_14 
       (.I0(\mem_reg[5]_4 [30]),
        .I1(\mem_reg[21]_20 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [30]),
        .O(\rs2_register_q[30]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_15 
       (.I0(\mem_reg[1]_0 [30]),
        .I1(\mem_reg[17]_16 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [30]),
        .O(\rs2_register_q[30]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_8 
       (.I0(\mem_reg[6]_5 [30]),
        .I1(\mem_reg[22]_21 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [30]),
        .O(\rs2_register_q[30]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_9 
       (.I0(\mem_reg[2]_1 [30]),
        .I1(\mem_reg[18]_17 [30]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [30]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [30]),
        .O(\rs2_register_q[30]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_12 
       (.I0(\mem_reg[6]_5 [31]),
        .I1(\mem_reg[22]_21 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[14]_13 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[30]_29 [31]),
        .O(\rs2_register_q[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_13 
       (.I0(\mem_reg[2]_1 [31]),
        .I1(\mem_reg[18]_17 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[10]_9 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[26]_25 [31]),
        .O(\rs2_register_q[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_14 
       (.I0(\mem_reg[4]_3 [31]),
        .I1(\mem_reg[20]_19 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[12]_11 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[28]_27 [31]),
        .O(\rs2_register_q[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[31]_i_15 
       (.I0(\mem_reg[16]_15 [31]),
        .I1(\rs2_register_q_reg[31]_i_8_0 ),
        .I2(\mem_reg[8]_7 [31]),
        .I3(\rs2_register_q_reg[31]_i_8_1 ),
        .I4(\mem_reg[24]_23 [31]),
        .O(\rs2_register_q[31]_i_15_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \rs2_register_q[31]_i_16 
       (.I0(\mem_reg[7]_6 [31]),
        .I1(\mem_reg[23]_22 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_2 ),
        .I3(\mem_reg[15]_14 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_3 ),
        .I5(\mem_reg[31]_30 [31]),
        .O(\rs2_register_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_17 
       (.I0(\mem_reg[3]_2 [31]),
        .I1(\mem_reg[19]_18 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[11]_10 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[27]_26 [31]),
        .O(\rs2_register_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_18 
       (.I0(\mem_reg[5]_4 [31]),
        .I1(\mem_reg[21]_20 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[13]_12 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[29]_28 [31]),
        .O(\rs2_register_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_19 
       (.I0(\mem_reg[1]_0 [31]),
        .I1(\mem_reg[17]_16 [31]),
        .I2(\rs2_register_q_reg[31]_i_8_0 ),
        .I3(\mem_reg[9]_8 [31]),
        .I4(\rs2_register_q_reg[31]_i_8_1 ),
        .I5(\mem_reg[25]_24 [31]),
        .O(\rs2_register_q[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_10 
       (.I0(\mem_reg[4]_3 [3]),
        .I1(\mem_reg[20]_19 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [3]),
        .O(\rs2_register_q[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[3]_i_11 
       (.I0(\mem_reg[16]_15 [3]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [3]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [3]),
        .O(\rs2_register_q[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_12 
       (.I0(\mem_reg[7]_6 [3]),
        .I1(\mem_reg[23]_22 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [3]),
        .O(\rs2_register_q[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_13 
       (.I0(\mem_reg[3]_2 [3]),
        .I1(\mem_reg[19]_18 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [3]),
        .O(\rs2_register_q[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_14 
       (.I0(\mem_reg[5]_4 [3]),
        .I1(\mem_reg[21]_20 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [3]),
        .O(\rs2_register_q[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_15 
       (.I0(\mem_reg[1]_0 [3]),
        .I1(\mem_reg[17]_16 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [3]),
        .O(\rs2_register_q[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_8 
       (.I0(\mem_reg[6]_5 [3]),
        .I1(\mem_reg[22]_21 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [3]),
        .O(\rs2_register_q[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_9 
       (.I0(\mem_reg[2]_1 [3]),
        .I1(\mem_reg[18]_17 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [3]),
        .O(\rs2_register_q[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_10 
       (.I0(\mem_reg[4]_3 [4]),
        .I1(\mem_reg[20]_19 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [4]),
        .O(\rs2_register_q[4]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[4]_i_11 
       (.I0(\mem_reg[16]_15 [4]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [4]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [4]),
        .O(\rs2_register_q[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_12 
       (.I0(\mem_reg[7]_6 [4]),
        .I1(\mem_reg[23]_22 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [4]),
        .O(\rs2_register_q[4]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_13 
       (.I0(\mem_reg[3]_2 [4]),
        .I1(\mem_reg[19]_18 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [4]),
        .O(\rs2_register_q[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_14 
       (.I0(\mem_reg[5]_4 [4]),
        .I1(\mem_reg[21]_20 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [4]),
        .O(\rs2_register_q[4]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_15 
       (.I0(\mem_reg[1]_0 [4]),
        .I1(\mem_reg[17]_16 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [4]),
        .O(\rs2_register_q[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_8 
       (.I0(\mem_reg[6]_5 [4]),
        .I1(\mem_reg[22]_21 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [4]),
        .O(\rs2_register_q[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_9 
       (.I0(\mem_reg[2]_1 [4]),
        .I1(\mem_reg[18]_17 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [4]),
        .O(\rs2_register_q[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_10 
       (.I0(\mem_reg[4]_3 [5]),
        .I1(\mem_reg[20]_19 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [5]),
        .O(\rs2_register_q[5]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[5]_i_11 
       (.I0(\mem_reg[16]_15 [5]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [5]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [5]),
        .O(\rs2_register_q[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_12 
       (.I0(\mem_reg[7]_6 [5]),
        .I1(\mem_reg[23]_22 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [5]),
        .O(\rs2_register_q[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_13 
       (.I0(\mem_reg[3]_2 [5]),
        .I1(\mem_reg[19]_18 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [5]),
        .O(\rs2_register_q[5]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_14 
       (.I0(\mem_reg[5]_4 [5]),
        .I1(\mem_reg[21]_20 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [5]),
        .O(\rs2_register_q[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_15 
       (.I0(\mem_reg[1]_0 [5]),
        .I1(\mem_reg[17]_16 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [5]),
        .O(\rs2_register_q[5]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_8 
       (.I0(\mem_reg[6]_5 [5]),
        .I1(\mem_reg[22]_21 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [5]),
        .O(\rs2_register_q[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_9 
       (.I0(\mem_reg[2]_1 [5]),
        .I1(\mem_reg[18]_17 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [5]),
        .O(\rs2_register_q[5]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_10 
       (.I0(\mem_reg[4]_3 [6]),
        .I1(\mem_reg[20]_19 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [6]),
        .O(\rs2_register_q[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[6]_i_11 
       (.I0(\mem_reg[16]_15 [6]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [6]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [6]),
        .O(\rs2_register_q[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_12 
       (.I0(\mem_reg[7]_6 [6]),
        .I1(\mem_reg[23]_22 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [6]),
        .O(\rs2_register_q[6]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_13 
       (.I0(\mem_reg[3]_2 [6]),
        .I1(\mem_reg[19]_18 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [6]),
        .O(\rs2_register_q[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_14 
       (.I0(\mem_reg[5]_4 [6]),
        .I1(\mem_reg[21]_20 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [6]),
        .O(\rs2_register_q[6]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_15 
       (.I0(\mem_reg[1]_0 [6]),
        .I1(\mem_reg[17]_16 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [6]),
        .O(\rs2_register_q[6]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_8 
       (.I0(\mem_reg[6]_5 [6]),
        .I1(\mem_reg[22]_21 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [6]),
        .O(\rs2_register_q[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_9 
       (.I0(\mem_reg[2]_1 [6]),
        .I1(\mem_reg[18]_17 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [6]),
        .O(\rs2_register_q[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_10 
       (.I0(\mem_reg[4]_3 [7]),
        .I1(\mem_reg[20]_19 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [7]),
        .O(\rs2_register_q[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[7]_i_11 
       (.I0(\mem_reg[16]_15 [7]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [7]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [7]),
        .O(\rs2_register_q[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_12 
       (.I0(\mem_reg[7]_6 [7]),
        .I1(\mem_reg[23]_22 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [7]),
        .O(\rs2_register_q[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_13 
       (.I0(\mem_reg[3]_2 [7]),
        .I1(\mem_reg[19]_18 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [7]),
        .O(\rs2_register_q[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_14 
       (.I0(\mem_reg[5]_4 [7]),
        .I1(\mem_reg[21]_20 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [7]),
        .O(\rs2_register_q[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_15 
       (.I0(\mem_reg[1]_0 [7]),
        .I1(\mem_reg[17]_16 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [7]),
        .O(\rs2_register_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_8 
       (.I0(\mem_reg[6]_5 [7]),
        .I1(\mem_reg[22]_21 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [7]),
        .O(\rs2_register_q[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_9 
       (.I0(\mem_reg[2]_1 [7]),
        .I1(\mem_reg[18]_17 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [7]),
        .O(\rs2_register_q[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_10 
       (.I0(\mem_reg[4]_3 [8]),
        .I1(\mem_reg[20]_19 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [8]),
        .O(\rs2_register_q[8]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[8]_i_11 
       (.I0(\mem_reg[16]_15 [8]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [8]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [8]),
        .O(\rs2_register_q[8]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_12 
       (.I0(\mem_reg[7]_6 [8]),
        .I1(\mem_reg[23]_22 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [8]),
        .O(\rs2_register_q[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_13 
       (.I0(\mem_reg[3]_2 [8]),
        .I1(\mem_reg[19]_18 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [8]),
        .O(\rs2_register_q[8]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_14 
       (.I0(\mem_reg[5]_4 [8]),
        .I1(\mem_reg[21]_20 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [8]),
        .O(\rs2_register_q[8]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_15 
       (.I0(\mem_reg[1]_0 [8]),
        .I1(\mem_reg[17]_16 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [8]),
        .O(\rs2_register_q[8]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_8 
       (.I0(\mem_reg[6]_5 [8]),
        .I1(\mem_reg[22]_21 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [8]),
        .O(\rs2_register_q[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_9 
       (.I0(\mem_reg[2]_1 [8]),
        .I1(\mem_reg[18]_17 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [8]),
        .O(\rs2_register_q[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_10 
       (.I0(\mem_reg[4]_3 [9]),
        .I1(\mem_reg[20]_19 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [9]),
        .O(\rs2_register_q[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[9]_i_11 
       (.I0(\mem_reg[16]_15 [9]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [9]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [9]),
        .O(\rs2_register_q[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_12 
       (.I0(\mem_reg[7]_6 [9]),
        .I1(\mem_reg[23]_22 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [9]),
        .O(\rs2_register_q[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_13 
       (.I0(\mem_reg[3]_2 [9]),
        .I1(\mem_reg[19]_18 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [9]),
        .O(\rs2_register_q[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_14 
       (.I0(\mem_reg[5]_4 [9]),
        .I1(\mem_reg[21]_20 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [9]),
        .O(\rs2_register_q[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_15 
       (.I0(\mem_reg[1]_0 [9]),
        .I1(\mem_reg[17]_16 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [9]),
        .O(\rs2_register_q[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_8 
       (.I0(\mem_reg[6]_5 [9]),
        .I1(\mem_reg[22]_21 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [9]),
        .O(\rs2_register_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_9 
       (.I0(\mem_reg[2]_1 [9]),
        .I1(\mem_reg[18]_17 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [9]),
        .O(\rs2_register_q[9]_i_9_n_1 ));
  MUXF8 \rs2_register_q_reg[0]_i_2 
       (.I0(\rs2_register_q_reg[0]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[0]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_63 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[0]_i_3 
       (.I0(\rs2_register_q_reg[0]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[0]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_64 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[0]_i_4 
       (.I0(\rs2_register_q[0]_i_8_n_1 ),
        .I1(\rs2_register_q[0]_i_9_n_1 ),
        .O(\rs2_register_q_reg[0]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_5 
       (.I0(\rs2_register_q[0]_i_10_n_1 ),
        .I1(\rs2_register_q[0]_i_11_n_1 ),
        .O(\rs2_register_q_reg[0]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_6 
       (.I0(\rs2_register_q[0]_i_12_n_1 ),
        .I1(\rs2_register_q[0]_i_13_n_1 ),
        .O(\rs2_register_q_reg[0]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_7 
       (.I0(\rs2_register_q[0]_i_14_n_1 ),
        .I1(\rs2_register_q[0]_i_15_n_1 ),
        .O(\rs2_register_q_reg[0]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[10]_i_2 
       (.I0(\rs2_register_q_reg[10]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[10]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_83 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[10]_i_3 
       (.I0(\rs2_register_q_reg[10]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[10]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_84 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[10]_i_4 
       (.I0(\rs2_register_q[10]_i_8_n_1 ),
        .I1(\rs2_register_q[10]_i_9_n_1 ),
        .O(\rs2_register_q_reg[10]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_5 
       (.I0(\rs2_register_q[10]_i_10_n_1 ),
        .I1(\rs2_register_q[10]_i_11_n_1 ),
        .O(\rs2_register_q_reg[10]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_6 
       (.I0(\rs2_register_q[10]_i_12_n_1 ),
        .I1(\rs2_register_q[10]_i_13_n_1 ),
        .O(\rs2_register_q_reg[10]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_7 
       (.I0(\rs2_register_q[10]_i_14_n_1 ),
        .I1(\rs2_register_q[10]_i_15_n_1 ),
        .O(\rs2_register_q_reg[10]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[11]_i_2 
       (.I0(\rs2_register_q_reg[11]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[11]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_85 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[11]_i_3 
       (.I0(\rs2_register_q_reg[11]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[11]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_86 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[11]_i_4 
       (.I0(\rs2_register_q[11]_i_8_n_1 ),
        .I1(\rs2_register_q[11]_i_9_n_1 ),
        .O(\rs2_register_q_reg[11]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_5 
       (.I0(\rs2_register_q[11]_i_10_n_1 ),
        .I1(\rs2_register_q[11]_i_11_n_1 ),
        .O(\rs2_register_q_reg[11]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_6 
       (.I0(\rs2_register_q[11]_i_12_n_1 ),
        .I1(\rs2_register_q[11]_i_13_n_1 ),
        .O(\rs2_register_q_reg[11]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_7 
       (.I0(\rs2_register_q[11]_i_14_n_1 ),
        .I1(\rs2_register_q[11]_i_15_n_1 ),
        .O(\rs2_register_q_reg[11]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[12]_i_2 
       (.I0(\rs2_register_q_reg[12]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[12]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_87 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[12]_i_3 
       (.I0(\rs2_register_q_reg[12]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[12]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_88 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[12]_i_4 
       (.I0(\rs2_register_q[12]_i_8_n_1 ),
        .I1(\rs2_register_q[12]_i_9_n_1 ),
        .O(\rs2_register_q_reg[12]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_5 
       (.I0(\rs2_register_q[12]_i_10_n_1 ),
        .I1(\rs2_register_q[12]_i_11_n_1 ),
        .O(\rs2_register_q_reg[12]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_6 
       (.I0(\rs2_register_q[12]_i_12_n_1 ),
        .I1(\rs2_register_q[12]_i_13_n_1 ),
        .O(\rs2_register_q_reg[12]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_7 
       (.I0(\rs2_register_q[12]_i_14_n_1 ),
        .I1(\rs2_register_q[12]_i_15_n_1 ),
        .O(\rs2_register_q_reg[12]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[13]_i_2 
       (.I0(\rs2_register_q_reg[13]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[13]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_89 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[13]_i_3 
       (.I0(\rs2_register_q_reg[13]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[13]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_90 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[13]_i_4 
       (.I0(\rs2_register_q[13]_i_8_n_1 ),
        .I1(\rs2_register_q[13]_i_9_n_1 ),
        .O(\rs2_register_q_reg[13]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_5 
       (.I0(\rs2_register_q[13]_i_10_n_1 ),
        .I1(\rs2_register_q[13]_i_11_n_1 ),
        .O(\rs2_register_q_reg[13]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_6 
       (.I0(\rs2_register_q[13]_i_12_n_1 ),
        .I1(\rs2_register_q[13]_i_13_n_1 ),
        .O(\rs2_register_q_reg[13]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_7 
       (.I0(\rs2_register_q[13]_i_14_n_1 ),
        .I1(\rs2_register_q[13]_i_15_n_1 ),
        .O(\rs2_register_q_reg[13]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[14]_i_2 
       (.I0(\rs2_register_q_reg[14]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[14]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_91 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[14]_i_3 
       (.I0(\rs2_register_q_reg[14]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[14]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_92 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[14]_i_4 
       (.I0(\rs2_register_q[14]_i_8_n_1 ),
        .I1(\rs2_register_q[14]_i_9_n_1 ),
        .O(\rs2_register_q_reg[14]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_5 
       (.I0(\rs2_register_q[14]_i_10_n_1 ),
        .I1(\rs2_register_q[14]_i_11_n_1 ),
        .O(\rs2_register_q_reg[14]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_6 
       (.I0(\rs2_register_q[14]_i_12_n_1 ),
        .I1(\rs2_register_q[14]_i_13_n_1 ),
        .O(\rs2_register_q_reg[14]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_7 
       (.I0(\rs2_register_q[14]_i_14_n_1 ),
        .I1(\rs2_register_q[14]_i_15_n_1 ),
        .O(\rs2_register_q_reg[14]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[15]_i_2 
       (.I0(\rs2_register_q_reg[15]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[15]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_93 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[15]_i_3 
       (.I0(\rs2_register_q_reg[15]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[15]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_94 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[15]_i_4 
       (.I0(\rs2_register_q[15]_i_8_n_1 ),
        .I1(\rs2_register_q[15]_i_9_n_1 ),
        .O(\rs2_register_q_reg[15]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_5 
       (.I0(\rs2_register_q[15]_i_10_n_1 ),
        .I1(\rs2_register_q[15]_i_11_n_1 ),
        .O(\rs2_register_q_reg[15]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_6 
       (.I0(\rs2_register_q[15]_i_12_n_1 ),
        .I1(\rs2_register_q[15]_i_13_n_1 ),
        .O(\rs2_register_q_reg[15]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_7 
       (.I0(\rs2_register_q[15]_i_14_n_1 ),
        .I1(\rs2_register_q[15]_i_15_n_1 ),
        .O(\rs2_register_q_reg[15]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[16]_i_2 
       (.I0(\rs2_register_q_reg[16]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[16]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_95 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[16]_i_3 
       (.I0(\rs2_register_q_reg[16]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[16]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_96 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[16]_i_4 
       (.I0(\rs2_register_q[16]_i_8_n_1 ),
        .I1(\rs2_register_q[16]_i_9_n_1 ),
        .O(\rs2_register_q_reg[16]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_5 
       (.I0(\rs2_register_q[16]_i_10_n_1 ),
        .I1(\rs2_register_q[16]_i_11_n_1 ),
        .O(\rs2_register_q_reg[16]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_6 
       (.I0(\rs2_register_q[16]_i_12_n_1 ),
        .I1(\rs2_register_q[16]_i_13_n_1 ),
        .O(\rs2_register_q_reg[16]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_7 
       (.I0(\rs2_register_q[16]_i_14_n_1 ),
        .I1(\rs2_register_q[16]_i_15_n_1 ),
        .O(\rs2_register_q_reg[16]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[17]_i_2 
       (.I0(\rs2_register_q_reg[17]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[17]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_97 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[17]_i_3 
       (.I0(\rs2_register_q_reg[17]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[17]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_98 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[17]_i_4 
       (.I0(\rs2_register_q[17]_i_8_n_1 ),
        .I1(\rs2_register_q[17]_i_9_n_1 ),
        .O(\rs2_register_q_reg[17]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_5 
       (.I0(\rs2_register_q[17]_i_10_n_1 ),
        .I1(\rs2_register_q[17]_i_11_n_1 ),
        .O(\rs2_register_q_reg[17]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_6 
       (.I0(\rs2_register_q[17]_i_12_n_1 ),
        .I1(\rs2_register_q[17]_i_13_n_1 ),
        .O(\rs2_register_q_reg[17]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_7 
       (.I0(\rs2_register_q[17]_i_14_n_1 ),
        .I1(\rs2_register_q[17]_i_15_n_1 ),
        .O(\rs2_register_q_reg[17]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[18]_i_2 
       (.I0(\rs2_register_q_reg[18]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[18]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_99 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[18]_i_3 
       (.I0(\rs2_register_q_reg[18]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[18]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_100 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[18]_i_4 
       (.I0(\rs2_register_q[18]_i_8_n_1 ),
        .I1(\rs2_register_q[18]_i_9_n_1 ),
        .O(\rs2_register_q_reg[18]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_5 
       (.I0(\rs2_register_q[18]_i_10_n_1 ),
        .I1(\rs2_register_q[18]_i_11_n_1 ),
        .O(\rs2_register_q_reg[18]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_6 
       (.I0(\rs2_register_q[18]_i_12_n_1 ),
        .I1(\rs2_register_q[18]_i_13_n_1 ),
        .O(\rs2_register_q_reg[18]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_7 
       (.I0(\rs2_register_q[18]_i_14_n_1 ),
        .I1(\rs2_register_q[18]_i_15_n_1 ),
        .O(\rs2_register_q_reg[18]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[19]_i_2 
       (.I0(\rs2_register_q_reg[19]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[19]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_101 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[19]_i_3 
       (.I0(\rs2_register_q_reg[19]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[19]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_102 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[19]_i_4 
       (.I0(\rs2_register_q[19]_i_8_n_1 ),
        .I1(\rs2_register_q[19]_i_9_n_1 ),
        .O(\rs2_register_q_reg[19]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_5 
       (.I0(\rs2_register_q[19]_i_10_n_1 ),
        .I1(\rs2_register_q[19]_i_11_n_1 ),
        .O(\rs2_register_q_reg[19]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_6 
       (.I0(\rs2_register_q[19]_i_12_n_1 ),
        .I1(\rs2_register_q[19]_i_13_n_1 ),
        .O(\rs2_register_q_reg[19]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_7 
       (.I0(\rs2_register_q[19]_i_14_n_1 ),
        .I1(\rs2_register_q[19]_i_15_n_1 ),
        .O(\rs2_register_q_reg[19]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[1]_i_2 
       (.I0(\rs2_register_q_reg[1]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[1]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_65 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[1]_i_3 
       (.I0(\rs2_register_q_reg[1]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[1]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_66 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[1]_i_4 
       (.I0(\rs2_register_q[1]_i_8_n_1 ),
        .I1(\rs2_register_q[1]_i_9_n_1 ),
        .O(\rs2_register_q_reg[1]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_5 
       (.I0(\rs2_register_q[1]_i_10_n_1 ),
        .I1(\rs2_register_q[1]_i_11_n_1 ),
        .O(\rs2_register_q_reg[1]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_6 
       (.I0(\rs2_register_q[1]_i_12_n_1 ),
        .I1(\rs2_register_q[1]_i_13_n_1 ),
        .O(\rs2_register_q_reg[1]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_7 
       (.I0(\rs2_register_q[1]_i_14_n_1 ),
        .I1(\rs2_register_q[1]_i_15_n_1 ),
        .O(\rs2_register_q_reg[1]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[20]_i_2 
       (.I0(\rs2_register_q_reg[20]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[20]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_103 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[20]_i_3 
       (.I0(\rs2_register_q_reg[20]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[20]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_104 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[20]_i_4 
       (.I0(\rs2_register_q[20]_i_8_n_1 ),
        .I1(\rs2_register_q[20]_i_9_n_1 ),
        .O(\rs2_register_q_reg[20]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_5 
       (.I0(\rs2_register_q[20]_i_10_n_1 ),
        .I1(\rs2_register_q[20]_i_11_n_1 ),
        .O(\rs2_register_q_reg[20]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_6 
       (.I0(\rs2_register_q[20]_i_12_n_1 ),
        .I1(\rs2_register_q[20]_i_13_n_1 ),
        .O(\rs2_register_q_reg[20]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_7 
       (.I0(\rs2_register_q[20]_i_14_n_1 ),
        .I1(\rs2_register_q[20]_i_15_n_1 ),
        .O(\rs2_register_q_reg[20]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[21]_i_2 
       (.I0(\rs2_register_q_reg[21]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[21]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_105 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[21]_i_3 
       (.I0(\rs2_register_q_reg[21]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[21]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_106 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[21]_i_4 
       (.I0(\rs2_register_q[21]_i_8_n_1 ),
        .I1(\rs2_register_q[21]_i_9_n_1 ),
        .O(\rs2_register_q_reg[21]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_5 
       (.I0(\rs2_register_q[21]_i_10_n_1 ),
        .I1(\rs2_register_q[21]_i_11_n_1 ),
        .O(\rs2_register_q_reg[21]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_6 
       (.I0(\rs2_register_q[21]_i_12_n_1 ),
        .I1(\rs2_register_q[21]_i_13_n_1 ),
        .O(\rs2_register_q_reg[21]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_7 
       (.I0(\rs2_register_q[21]_i_14_n_1 ),
        .I1(\rs2_register_q[21]_i_15_n_1 ),
        .O(\rs2_register_q_reg[21]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[22]_i_2 
       (.I0(\rs2_register_q_reg[22]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[22]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_107 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[22]_i_3 
       (.I0(\rs2_register_q_reg[22]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[22]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_108 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[22]_i_4 
       (.I0(\rs2_register_q[22]_i_8_n_1 ),
        .I1(\rs2_register_q[22]_i_9_n_1 ),
        .O(\rs2_register_q_reg[22]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_5 
       (.I0(\rs2_register_q[22]_i_10_n_1 ),
        .I1(\rs2_register_q[22]_i_11_n_1 ),
        .O(\rs2_register_q_reg[22]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_6 
       (.I0(\rs2_register_q[22]_i_12_n_1 ),
        .I1(\rs2_register_q[22]_i_13_n_1 ),
        .O(\rs2_register_q_reg[22]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_7 
       (.I0(\rs2_register_q[22]_i_14_n_1 ),
        .I1(\rs2_register_q[22]_i_15_n_1 ),
        .O(\rs2_register_q_reg[22]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[23]_i_2 
       (.I0(\rs2_register_q_reg[23]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[23]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_109 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[23]_i_3 
       (.I0(\rs2_register_q_reg[23]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[23]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_110 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[23]_i_4 
       (.I0(\rs2_register_q[23]_i_8_n_1 ),
        .I1(\rs2_register_q[23]_i_9_n_1 ),
        .O(\rs2_register_q_reg[23]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_5 
       (.I0(\rs2_register_q[23]_i_10_n_1 ),
        .I1(\rs2_register_q[23]_i_11_n_1 ),
        .O(\rs2_register_q_reg[23]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_6 
       (.I0(\rs2_register_q[23]_i_12_n_1 ),
        .I1(\rs2_register_q[23]_i_13_n_1 ),
        .O(\rs2_register_q_reg[23]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_7 
       (.I0(\rs2_register_q[23]_i_14_n_1 ),
        .I1(\rs2_register_q[23]_i_15_n_1 ),
        .O(\rs2_register_q_reg[23]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[24]_i_2 
       (.I0(\rs2_register_q_reg[24]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[24]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_111 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[24]_i_3 
       (.I0(\rs2_register_q_reg[24]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[24]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_112 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[24]_i_4 
       (.I0(\rs2_register_q[24]_i_8_n_1 ),
        .I1(\rs2_register_q[24]_i_9_n_1 ),
        .O(\rs2_register_q_reg[24]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_5 
       (.I0(\rs2_register_q[24]_i_10_n_1 ),
        .I1(\rs2_register_q[24]_i_11_n_1 ),
        .O(\rs2_register_q_reg[24]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_6 
       (.I0(\rs2_register_q[24]_i_12_n_1 ),
        .I1(\rs2_register_q[24]_i_13_n_1 ),
        .O(\rs2_register_q_reg[24]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_7 
       (.I0(\rs2_register_q[24]_i_14_n_1 ),
        .I1(\rs2_register_q[24]_i_15_n_1 ),
        .O(\rs2_register_q_reg[24]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[25]_i_2 
       (.I0(\rs2_register_q_reg[25]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[25]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_113 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[25]_i_3 
       (.I0(\rs2_register_q_reg[25]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[25]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_114 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[25]_i_4 
       (.I0(\rs2_register_q[25]_i_8_n_1 ),
        .I1(\rs2_register_q[25]_i_9_n_1 ),
        .O(\rs2_register_q_reg[25]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_5 
       (.I0(\rs2_register_q[25]_i_10_n_1 ),
        .I1(\rs2_register_q[25]_i_11_n_1 ),
        .O(\rs2_register_q_reg[25]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_6 
       (.I0(\rs2_register_q[25]_i_12_n_1 ),
        .I1(\rs2_register_q[25]_i_13_n_1 ),
        .O(\rs2_register_q_reg[25]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_7 
       (.I0(\rs2_register_q[25]_i_14_n_1 ),
        .I1(\rs2_register_q[25]_i_15_n_1 ),
        .O(\rs2_register_q_reg[25]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[26]_i_2 
       (.I0(\rs2_register_q_reg[26]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[26]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_115 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[26]_i_3 
       (.I0(\rs2_register_q_reg[26]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[26]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_116 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[26]_i_4 
       (.I0(\rs2_register_q[26]_i_8_n_1 ),
        .I1(\rs2_register_q[26]_i_9_n_1 ),
        .O(\rs2_register_q_reg[26]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_5 
       (.I0(\rs2_register_q[26]_i_10_n_1 ),
        .I1(\rs2_register_q[26]_i_11_n_1 ),
        .O(\rs2_register_q_reg[26]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_6 
       (.I0(\rs2_register_q[26]_i_12_n_1 ),
        .I1(\rs2_register_q[26]_i_13_n_1 ),
        .O(\rs2_register_q_reg[26]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_7 
       (.I0(\rs2_register_q[26]_i_14_n_1 ),
        .I1(\rs2_register_q[26]_i_15_n_1 ),
        .O(\rs2_register_q_reg[26]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[27]_i_2 
       (.I0(\rs2_register_q_reg[27]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[27]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_117 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[27]_i_3 
       (.I0(\rs2_register_q_reg[27]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[27]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_118 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[27]_i_4 
       (.I0(\rs2_register_q[27]_i_8_n_1 ),
        .I1(\rs2_register_q[27]_i_9_n_1 ),
        .O(\rs2_register_q_reg[27]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_5 
       (.I0(\rs2_register_q[27]_i_10_n_1 ),
        .I1(\rs2_register_q[27]_i_11_n_1 ),
        .O(\rs2_register_q_reg[27]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_6 
       (.I0(\rs2_register_q[27]_i_12_n_1 ),
        .I1(\rs2_register_q[27]_i_13_n_1 ),
        .O(\rs2_register_q_reg[27]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_7 
       (.I0(\rs2_register_q[27]_i_14_n_1 ),
        .I1(\rs2_register_q[27]_i_15_n_1 ),
        .O(\rs2_register_q_reg[27]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[28]_i_2 
       (.I0(\rs2_register_q_reg[28]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[28]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_119 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[28]_i_3 
       (.I0(\rs2_register_q_reg[28]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[28]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_120 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[28]_i_4 
       (.I0(\rs2_register_q[28]_i_8_n_1 ),
        .I1(\rs2_register_q[28]_i_9_n_1 ),
        .O(\rs2_register_q_reg[28]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_5 
       (.I0(\rs2_register_q[28]_i_10_n_1 ),
        .I1(\rs2_register_q[28]_i_11_n_1 ),
        .O(\rs2_register_q_reg[28]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_6 
       (.I0(\rs2_register_q[28]_i_12_n_1 ),
        .I1(\rs2_register_q[28]_i_13_n_1 ),
        .O(\rs2_register_q_reg[28]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_7 
       (.I0(\rs2_register_q[28]_i_14_n_1 ),
        .I1(\rs2_register_q[28]_i_15_n_1 ),
        .O(\rs2_register_q_reg[28]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[29]_i_2 
       (.I0(\rs2_register_q_reg[29]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[29]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_121 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[29]_i_3 
       (.I0(\rs2_register_q_reg[29]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[29]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_122 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[29]_i_4 
       (.I0(\rs2_register_q[29]_i_8_n_1 ),
        .I1(\rs2_register_q[29]_i_9_n_1 ),
        .O(\rs2_register_q_reg[29]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_5 
       (.I0(\rs2_register_q[29]_i_10_n_1 ),
        .I1(\rs2_register_q[29]_i_11_n_1 ),
        .O(\rs2_register_q_reg[29]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_6 
       (.I0(\rs2_register_q[29]_i_12_n_1 ),
        .I1(\rs2_register_q[29]_i_13_n_1 ),
        .O(\rs2_register_q_reg[29]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_7 
       (.I0(\rs2_register_q[29]_i_14_n_1 ),
        .I1(\rs2_register_q[29]_i_15_n_1 ),
        .O(\rs2_register_q_reg[29]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[2]_i_2 
       (.I0(\rs2_register_q_reg[2]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[2]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_67 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[2]_i_3 
       (.I0(\rs2_register_q_reg[2]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[2]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_68 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[2]_i_4 
       (.I0(\rs2_register_q[2]_i_8_n_1 ),
        .I1(\rs2_register_q[2]_i_9_n_1 ),
        .O(\rs2_register_q_reg[2]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_5 
       (.I0(\rs2_register_q[2]_i_10_n_1 ),
        .I1(\rs2_register_q[2]_i_11_n_1 ),
        .O(\rs2_register_q_reg[2]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_6 
       (.I0(\rs2_register_q[2]_i_12_n_1 ),
        .I1(\rs2_register_q[2]_i_13_n_1 ),
        .O(\rs2_register_q_reg[2]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_7 
       (.I0(\rs2_register_q[2]_i_14_n_1 ),
        .I1(\rs2_register_q[2]_i_15_n_1 ),
        .O(\rs2_register_q_reg[2]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[30]_i_2 
       (.I0(\rs2_register_q_reg[30]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[30]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_123 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[30]_i_3 
       (.I0(\rs2_register_q_reg[30]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[30]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_124 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[30]_i_4 
       (.I0(\rs2_register_q[30]_i_8_n_1 ),
        .I1(\rs2_register_q[30]_i_9_n_1 ),
        .O(\rs2_register_q_reg[30]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_5 
       (.I0(\rs2_register_q[30]_i_10_n_1 ),
        .I1(\rs2_register_q[30]_i_11_n_1 ),
        .O(\rs2_register_q_reg[30]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_6 
       (.I0(\rs2_register_q[30]_i_12_n_1 ),
        .I1(\rs2_register_q[30]_i_13_n_1 ),
        .O(\rs2_register_q_reg[30]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_7 
       (.I0(\rs2_register_q[30]_i_14_n_1 ),
        .I1(\rs2_register_q[30]_i_15_n_1 ),
        .O(\rs2_register_q_reg[30]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[31]_i_2 
       (.I0(\rs2_register_q_reg[31]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[31]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_125 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[31]_i_4 
       (.I0(\rs2_register_q_reg[31]_i_8_n_1 ),
        .I1(\rs2_register_q_reg[31]_i_9_n_1 ),
        .O(\pc_register_q_reg[30]_126 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[31]_i_6 
       (.I0(\rs2_register_q[31]_i_12_n_1 ),
        .I1(\rs2_register_q[31]_i_13_n_1 ),
        .O(\rs2_register_q_reg[31]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_7 
       (.I0(\rs2_register_q[31]_i_14_n_1 ),
        .I1(\rs2_register_q[31]_i_15_n_1 ),
        .O(\rs2_register_q_reg[31]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_8 
       (.I0(\rs2_register_q[31]_i_16_n_1 ),
        .I1(\rs2_register_q[31]_i_17_n_1 ),
        .O(\rs2_register_q_reg[31]_i_8_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_9 
       (.I0(\rs2_register_q[31]_i_18_n_1 ),
        .I1(\rs2_register_q[31]_i_19_n_1 ),
        .O(\rs2_register_q_reg[31]_i_9_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[3]_i_2 
       (.I0(\rs2_register_q_reg[3]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[3]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_69 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[3]_i_3 
       (.I0(\rs2_register_q_reg[3]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[3]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_70 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[3]_i_4 
       (.I0(\rs2_register_q[3]_i_8_n_1 ),
        .I1(\rs2_register_q[3]_i_9_n_1 ),
        .O(\rs2_register_q_reg[3]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_5 
       (.I0(\rs2_register_q[3]_i_10_n_1 ),
        .I1(\rs2_register_q[3]_i_11_n_1 ),
        .O(\rs2_register_q_reg[3]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_6 
       (.I0(\rs2_register_q[3]_i_12_n_1 ),
        .I1(\rs2_register_q[3]_i_13_n_1 ),
        .O(\rs2_register_q_reg[3]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_7 
       (.I0(\rs2_register_q[3]_i_14_n_1 ),
        .I1(\rs2_register_q[3]_i_15_n_1 ),
        .O(\rs2_register_q_reg[3]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[4]_i_2 
       (.I0(\rs2_register_q_reg[4]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[4]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_71 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[4]_i_3 
       (.I0(\rs2_register_q_reg[4]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[4]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_72 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[4]_i_4 
       (.I0(\rs2_register_q[4]_i_8_n_1 ),
        .I1(\rs2_register_q[4]_i_9_n_1 ),
        .O(\rs2_register_q_reg[4]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_5 
       (.I0(\rs2_register_q[4]_i_10_n_1 ),
        .I1(\rs2_register_q[4]_i_11_n_1 ),
        .O(\rs2_register_q_reg[4]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_6 
       (.I0(\rs2_register_q[4]_i_12_n_1 ),
        .I1(\rs2_register_q[4]_i_13_n_1 ),
        .O(\rs2_register_q_reg[4]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_7 
       (.I0(\rs2_register_q[4]_i_14_n_1 ),
        .I1(\rs2_register_q[4]_i_15_n_1 ),
        .O(\rs2_register_q_reg[4]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[5]_i_2 
       (.I0(\rs2_register_q_reg[5]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[5]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_73 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[5]_i_3 
       (.I0(\rs2_register_q_reg[5]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[5]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_74 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[5]_i_4 
       (.I0(\rs2_register_q[5]_i_8_n_1 ),
        .I1(\rs2_register_q[5]_i_9_n_1 ),
        .O(\rs2_register_q_reg[5]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_5 
       (.I0(\rs2_register_q[5]_i_10_n_1 ),
        .I1(\rs2_register_q[5]_i_11_n_1 ),
        .O(\rs2_register_q_reg[5]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_6 
       (.I0(\rs2_register_q[5]_i_12_n_1 ),
        .I1(\rs2_register_q[5]_i_13_n_1 ),
        .O(\rs2_register_q_reg[5]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_7 
       (.I0(\rs2_register_q[5]_i_14_n_1 ),
        .I1(\rs2_register_q[5]_i_15_n_1 ),
        .O(\rs2_register_q_reg[5]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[6]_i_2 
       (.I0(\rs2_register_q_reg[6]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[6]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_75 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[6]_i_3 
       (.I0(\rs2_register_q_reg[6]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[6]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_76 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[6]_i_4 
       (.I0(\rs2_register_q[6]_i_8_n_1 ),
        .I1(\rs2_register_q[6]_i_9_n_1 ),
        .O(\rs2_register_q_reg[6]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_5 
       (.I0(\rs2_register_q[6]_i_10_n_1 ),
        .I1(\rs2_register_q[6]_i_11_n_1 ),
        .O(\rs2_register_q_reg[6]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_6 
       (.I0(\rs2_register_q[6]_i_12_n_1 ),
        .I1(\rs2_register_q[6]_i_13_n_1 ),
        .O(\rs2_register_q_reg[6]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_7 
       (.I0(\rs2_register_q[6]_i_14_n_1 ),
        .I1(\rs2_register_q[6]_i_15_n_1 ),
        .O(\rs2_register_q_reg[6]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[7]_i_2 
       (.I0(\rs2_register_q_reg[7]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[7]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_77 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[7]_i_3 
       (.I0(\rs2_register_q_reg[7]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[7]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_78 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[7]_i_4 
       (.I0(\rs2_register_q[7]_i_8_n_1 ),
        .I1(\rs2_register_q[7]_i_9_n_1 ),
        .O(\rs2_register_q_reg[7]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_5 
       (.I0(\rs2_register_q[7]_i_10_n_1 ),
        .I1(\rs2_register_q[7]_i_11_n_1 ),
        .O(\rs2_register_q_reg[7]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_6 
       (.I0(\rs2_register_q[7]_i_12_n_1 ),
        .I1(\rs2_register_q[7]_i_13_n_1 ),
        .O(\rs2_register_q_reg[7]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_7 
       (.I0(\rs2_register_q[7]_i_14_n_1 ),
        .I1(\rs2_register_q[7]_i_15_n_1 ),
        .O(\rs2_register_q_reg[7]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[8]_i_2 
       (.I0(\rs2_register_q_reg[8]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[8]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_79 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[8]_i_3 
       (.I0(\rs2_register_q_reg[8]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[8]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_80 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[8]_i_4 
       (.I0(\rs2_register_q[8]_i_8_n_1 ),
        .I1(\rs2_register_q[8]_i_9_n_1 ),
        .O(\rs2_register_q_reg[8]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_5 
       (.I0(\rs2_register_q[8]_i_10_n_1 ),
        .I1(\rs2_register_q[8]_i_11_n_1 ),
        .O(\rs2_register_q_reg[8]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_6 
       (.I0(\rs2_register_q[8]_i_12_n_1 ),
        .I1(\rs2_register_q[8]_i_13_n_1 ),
        .O(\rs2_register_q_reg[8]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_7 
       (.I0(\rs2_register_q[8]_i_14_n_1 ),
        .I1(\rs2_register_q[8]_i_15_n_1 ),
        .O(\rs2_register_q_reg[8]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF8 \rs2_register_q_reg[9]_i_2 
       (.I0(\rs2_register_q_reg[9]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[9]_i_5_n_1 ),
        .O(\pc_register_q_reg[30]_81 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[9]_i_3 
       (.I0(\rs2_register_q_reg[9]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[9]_i_7_n_1 ),
        .O(\pc_register_q_reg[30]_82 ),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[9]_i_4 
       (.I0(\rs2_register_q[9]_i_8_n_1 ),
        .I1(\rs2_register_q[9]_i_9_n_1 ),
        .O(\rs2_register_q_reg[9]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_5 
       (.I0(\rs2_register_q[9]_i_10_n_1 ),
        .I1(\rs2_register_q[9]_i_11_n_1 ),
        .O(\rs2_register_q_reg[9]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_6 
       (.I0(\rs2_register_q[9]_i_12_n_1 ),
        .I1(\rs2_register_q[9]_i_13_n_1 ),
        .O(\rs2_register_q_reg[9]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_7 
       (.I0(\rs2_register_q[9]_i_14_n_1 ),
        .I1(\rs2_register_q[9]_i_15_n_1 ),
        .O(\rs2_register_q_reg[9]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_4_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer" *) 
module synchronizer__parameterized0
   (async_signal_tmp2,
    BUTTONS_IBUF,
    cpu_clk);
  output [0:0]async_signal_tmp2;
  input [0:0]BUTTONS_IBUF;
  input cpu_clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]BUTTONS_IBUF;
  wire [0:0]async_signal_tmp1;
  wire [0:0]async_signal_tmp2;
  wire cpu_clk;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \async_signal_tmp1_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(BUTTONS_IBUF),
        .Q(async_signal_tmp1),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \async_signal_tmp2_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(async_signal_tmp1),
        .Q(async_signal_tmp2),
        .R(\<const0> ));
endmodule

module uart
   (imm_gen_out,
    \instruction_decode_register_q_reg[5] ,
    .instruction_counter_reg_0_sp_1(instruction_counter_reg_0_sn_1),
    .instruction_counter_reg_1_sp_1(instruction_counter_reg_1_sn_1),
    \rx_shift_reg[3] ,
    \rx_shift_reg[4] ,
    \rx_shift_reg[5] ,
    \rx_shift_reg[6] ,
    \rx_shift_reg[7] ,
    \rx_shift_reg[8] ,
    \instruction_decode_register_q_reg[5]_0 ,
    serial_out,
    buttons_pressed,
    cpu_clk_locked,
    imem_dina,
    tx_running_reg,
    tx_running_reg_0,
    cpu_reset,
    \bit_counter_reg[3] ,
    Q,
    mem_reg_0_0_i_102,
    mem_reg_0_0_i_101,
    mem_reg_0_0_i_101_0,
    instruction_counter_reg,
    cycle_counter_reg,
    \bit_counter[3]_i_6 ,
    \bit_counter_reg[0] ,
    \bit_counter[3]_i_6_0 ,
    \bit_counter_reg[0]_0 ,
    \ldx_out_reg[2]_i_6 ,
    cpu_clk,
    serial_in);
  output [4:0]imm_gen_out;
  output \instruction_decode_register_q_reg[5] ;
  output \rx_shift_reg[3] ;
  output \rx_shift_reg[4] ;
  output \rx_shift_reg[5] ;
  output \rx_shift_reg[6] ;
  output \rx_shift_reg[7] ;
  output \rx_shift_reg[8] ;
  output \instruction_decode_register_q_reg[5]_0 ;
  output serial_out;
  input buttons_pressed;
  input cpu_clk_locked;
  input [7:0]imem_dina;
  input tx_running_reg;
  input tx_running_reg_0;
  input cpu_reset;
  input \bit_counter_reg[3] ;
  input [19:0]Q;
  input mem_reg_0_0_i_102;
  input mem_reg_0_0_i_101;
  input mem_reg_0_0_i_101_0;
  input [7:0]instruction_counter_reg;
  input [7:0]cycle_counter_reg;
  input [3:0]\bit_counter[3]_i_6 ;
  input \bit_counter_reg[0] ;
  input [4:0]\bit_counter[3]_i_6_0 ;
  input \bit_counter_reg[0]_0 ;
  input \ldx_out_reg[2]_i_6 ;
  input cpu_clk;
  input serial_in;
  output instruction_counter_reg_0_sn_1;
  output instruction_counter_reg_1_sn_1;

  wire \<const1> ;
  wire [19:0]Q;
  wire [3:0]\bit_counter[3]_i_6 ;
  wire [4:0]\bit_counter[3]_i_6_0 ;
  wire \bit_counter_reg[0] ;
  wire \bit_counter_reg[0]_0 ;
  wire \bit_counter_reg[3] ;
  wire buttons_pressed;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [7:0]cycle_counter_reg;
  wire [7:0]imem_dina;
  wire [4:0]imm_gen_out;
  wire [7:0]instruction_counter_reg;
  wire instruction_counter_reg_0_sn_1;
  wire instruction_counter_reg_1_sn_1;
  wire \instruction_decode_register_q_reg[5] ;
  wire \instruction_decode_register_q_reg[5]_0 ;
  wire \ldx_out_reg[2]_i_6 ;
  wire mem_reg_0_0_i_101;
  wire mem_reg_0_0_i_101_0;
  wire mem_reg_0_0_i_102;
  wire \rx_shift_reg[3] ;
  wire \rx_shift_reg[4] ;
  wire \rx_shift_reg[5] ;
  wire \rx_shift_reg[6] ;
  wire \rx_shift_reg[7] ;
  wire \rx_shift_reg[8] ;
  wire serial_in;
  wire serial_in_reg;
  wire serial_out;
  wire tx_running_reg;
  wire tx_running_reg_0;
  wire [0:0]tx_shift;
  wire uart_rx_data_out_ready;
  wire uatransmit_n_1;

  VCC VCC
       (.P(\<const1> ));
  FDSE #(
    .INIT(1'b1)) 
    serial_in_reg_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(serial_in),
        .Q(serial_in_reg),
        .S(cpu_reset));
  FDSE #(
    .INIT(1'b1)) 
    serial_out_reg_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(tx_shift),
        .Q(serial_out),
        .S(cpu_reset));
  uart_receiver uareceive
       (.buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .cycle_counter_reg(cycle_counter_reg),
        .instruction_counter_reg(instruction_counter_reg),
        .instruction_counter_reg_0_sp_1(instruction_counter_reg_0_sn_1),
        .instruction_counter_reg_1_sp_1(instruction_counter_reg_1_sn_1),
        .\ldx_out_reg[0]_i_8 (\bit_counter[3]_i_6 [1:0]),
        .\ldx_out_reg[0]_i_8_0 (uatransmit_n_1),
        .\ldx_out_reg[2]_i_6 (\bit_counter_reg[0]_0 ),
        .\ldx_out_reg[2]_i_6_0 (\ldx_out_reg[2]_i_6 ),
        .\rx_shift_reg[3]_0 (\rx_shift_reg[3] ),
        .\rx_shift_reg[4]_0 (\rx_shift_reg[4] ),
        .\rx_shift_reg[5]_0 (\rx_shift_reg[5] ),
        .\rx_shift_reg[6]_0 (\rx_shift_reg[6] ),
        .\rx_shift_reg[7]_0 (\rx_shift_reg[7] ),
        .\rx_shift_reg[8]_0 (\rx_shift_reg[8] ),
        .serial_in_reg(serial_in_reg),
        .uart_rx_data_out_ready(uart_rx_data_out_ready));
  uart_transmitter uatransmit
       (.Q(tx_shift),
        .\bit_counter[3]_i_6_0 (\bit_counter[3]_i_6_0 ),
        .\bit_counter[3]_i_6_1 (\bit_counter[3]_i_6 [3:2]),
        .\bit_counter_reg[0]_0 (\bit_counter_reg[0] ),
        .\bit_counter_reg[0]_1 (\bit_counter_reg[0]_0 ),
        .\bit_counter_reg[3]_0 (\bit_counter_reg[3] ),
        .buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .imem_dina(imem_dina),
        .imm_gen_out(imm_gen_out),
        .\instruction_decode_register_q_reg[5] (\instruction_decode_register_q_reg[5] ),
        .\instruction_decode_register_q_reg[5]_0 (\instruction_decode_register_q_reg[5]_0 ),
        .mem_reg_0_0_i_101(mem_reg_0_0_i_101),
        .mem_reg_0_0_i_101_0(mem_reg_0_0_i_101_0),
        .mem_reg_0_0_i_102(mem_reg_0_0_i_102),
        .mem_reg_0_0_i_43(Q),
        .tx_running_reg_0(uatransmit_n_1),
        .tx_running_reg_1(tx_running_reg),
        .tx_running_reg_2(tx_running_reg_0),
        .uart_rx_data_out_ready(uart_rx_data_out_ready));
endmodule

module uart_receiver
   (.instruction_counter_reg_0_sp_1(instruction_counter_reg_0_sn_1),
    .instruction_counter_reg_1_sp_1(instruction_counter_reg_1_sn_1),
    \rx_shift_reg[3]_0 ,
    \rx_shift_reg[4]_0 ,
    \rx_shift_reg[5]_0 ,
    \rx_shift_reg[6]_0 ,
    \rx_shift_reg[7]_0 ,
    \rx_shift_reg[8]_0 ,
    cpu_reset,
    cpu_clk,
    instruction_counter_reg,
    cycle_counter_reg,
    \ldx_out_reg[0]_i_8 ,
    \ldx_out_reg[0]_i_8_0 ,
    \ldx_out_reg[2]_i_6 ,
    \ldx_out_reg[2]_i_6_0 ,
    buttons_pressed,
    cpu_clk_locked,
    serial_in_reg,
    uart_rx_data_out_ready);
  output \rx_shift_reg[3]_0 ;
  output \rx_shift_reg[4]_0 ;
  output \rx_shift_reg[5]_0 ;
  output \rx_shift_reg[6]_0 ;
  output \rx_shift_reg[7]_0 ;
  output \rx_shift_reg[8]_0 ;
  input cpu_reset;
  input cpu_clk;
  input [7:0]instruction_counter_reg;
  input [7:0]cycle_counter_reg;
  input [1:0]\ldx_out_reg[0]_i_8 ;
  input \ldx_out_reg[0]_i_8_0 ;
  input \ldx_out_reg[2]_i_6 ;
  input \ldx_out_reg[2]_i_6_0 ;
  input buttons_pressed;
  input cpu_clk_locked;
  input serial_in_reg;
  input uart_rx_data_out_ready;
  output instruction_counter_reg_0_sn_1;
  output instruction_counter_reg_1_sn_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]bit_counter;
  wire bit_counter0;
  wire \bit_counter[0]_i_1_n_1 ;
  wire \bit_counter[0]_i_2_n_1 ;
  wire \bit_counter[1]_i_1_n_1 ;
  wire \bit_counter[2]_i_1_n_1 ;
  wire \bit_counter[3]_i_1_n_1 ;
  wire \bit_counter[3]_i_2_n_1 ;
  wire \bit_counter[3]_i_3__0_n_1 ;
  wire buttons_pressed;
  wire \clock_counter[0]_i_1__0_n_1 ;
  wire \clock_counter[1]_i_1__0_n_1 ;
  wire \clock_counter[2]_i_1__0_n_1 ;
  wire \clock_counter[3]_i_1__0_n_1 ;
  wire \clock_counter[4]_i_1__0_n_1 ;
  wire \clock_counter[5]_i_1__0_n_1 ;
  wire \clock_counter[6]_i_1__0_n_1 ;
  wire \clock_counter[7]_i_1__0_n_1 ;
  wire \clock_counter[8]_i_1__0_n_1 ;
  wire \clock_counter[8]_i_2__0_n_1 ;
  wire \clock_counter[8]_i_3__0_n_1 ;
  wire [8:0]clock_counter_reg;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [7:0]cycle_counter_reg;
  wire has_byte;
  wire has_byte0;
  wire has_byte_i_1_n_1;
  wire [7:0]instruction_counter_reg;
  wire instruction_counter_reg_0_sn_1;
  wire instruction_counter_reg_1_sn_1;
  wire [1:0]\ldx_out_reg[0]_i_8 ;
  wire \ldx_out_reg[0]_i_8_0 ;
  wire \ldx_out_reg[2]_i_6 ;
  wire \ldx_out_reg[2]_i_6_0 ;
  wire [1:1]p_1_in;
  wire [9:9]rx_shift;
  wire rx_shift0;
  wire \rx_shift[9]_i_2_n_1 ;
  wire \rx_shift_reg[3]_0 ;
  wire \rx_shift_reg[4]_0 ;
  wire \rx_shift_reg[5]_0 ;
  wire \rx_shift_reg[6]_0 ;
  wire \rx_shift_reg[7]_0 ;
  wire \rx_shift_reg[8]_0 ;
  wire serial_in_reg;
  wire start;
  wire [7:0]uart_rx_data_out;
  wire uart_rx_data_out_ready;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h06000A0006000000)) 
    \bit_counter[0]_i_1 
       (.I0(bit_counter[0]),
        .I1(\bit_counter[3]_i_2_n_1 ),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(\bit_counter[0]_i_2_n_1 ),
        .I5(serial_in_reg),
        .O(\bit_counter[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[0]_i_2 
       (.I0(bit_counter[2]),
        .I1(bit_counter[0]),
        .I2(bit_counter[1]),
        .I3(bit_counter[3]),
        .O(\bit_counter[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFF5500AAFF5500A3)) 
    \bit_counter[1]_i_1 
       (.I0(\bit_counter[3]_i_2_n_1 ),
        .I1(serial_in_reg),
        .I2(bit_counter[2]),
        .I3(bit_counter[0]),
        .I4(bit_counter[1]),
        .I5(bit_counter[3]),
        .O(\bit_counter[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000AAA6)) 
    \bit_counter[2]_i_1 
       (.I0(bit_counter[2]),
        .I1(bit_counter0),
        .I2(bit_counter[1]),
        .I3(bit_counter[0]),
        .I4(cpu_reset),
        .I5(start),
        .O(\bit_counter[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \bit_counter[2]_i_2 
       (.I0(\bit_counter[3]_i_2_n_1 ),
        .I1(bit_counter[3]),
        .I2(bit_counter[1]),
        .I3(bit_counter[0]),
        .I4(bit_counter[2]),
        .O(bit_counter0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bit_counter[2]_i_3 
       (.I0(bit_counter[3]),
        .I1(bit_counter[1]),
        .I2(bit_counter[0]),
        .I3(bit_counter[2]),
        .I4(serial_in_reg),
        .O(start));
  LUT6 #(
    .INIT(64'hFFFFFFF500000003)) 
    \bit_counter[3]_i_1 
       (.I0(\bit_counter[3]_i_2_n_1 ),
        .I1(serial_in_reg),
        .I2(bit_counter[2]),
        .I3(bit_counter[0]),
        .I4(bit_counter[1]),
        .I5(bit_counter[3]),
        .O(\bit_counter[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bit_counter[3]_i_2 
       (.I0(clock_counter_reg[8]),
        .I1(clock_counter_reg[3]),
        .I2(clock_counter_reg[6]),
        .I3(clock_counter_reg[4]),
        .I4(clock_counter_reg[5]),
        .I5(\bit_counter[3]_i_3__0_n_1 ),
        .O(\bit_counter[3]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bit_counter[3]_i_3__0 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[7]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[0]),
        .O(\bit_counter[3]_i_3__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[0]_i_1_n_1 ),
        .Q(bit_counter[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[1]_i_1_n_1 ),
        .Q(bit_counter[1]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[2]_i_1_n_1 ),
        .Q(bit_counter[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[3]_i_1_n_1 ),
        .Q(bit_counter[3]),
        .R(cpu_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_counter[0]_i_1__0 
       (.I0(clock_counter_reg[0]),
        .O(\clock_counter[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[1]_i_1__0 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .O(\clock_counter[1]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[2]_i_1__0 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .O(\clock_counter[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[3]_i_1__0 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[3]),
        .O(\clock_counter[3]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[4]_i_1__0 
       (.I0(clock_counter_reg[3]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[0]),
        .I3(clock_counter_reg[2]),
        .I4(clock_counter_reg[4]),
        .O(\clock_counter[4]_i_1__0_n_1 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "146" *) 
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_counter[5]_i_1__0 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[2]),
        .I2(clock_counter_reg[0]),
        .I3(clock_counter_reg[1]),
        .I4(clock_counter_reg[3]),
        .I5(clock_counter_reg[5]),
        .O(\clock_counter[5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \clock_counter[6]_i_1__0 
       (.I0(\clock_counter[8]_i_3__0_n_1 ),
        .I1(clock_counter_reg[4]),
        .I2(clock_counter_reg[5]),
        .I3(clock_counter_reg[6]),
        .O(\clock_counter[6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \clock_counter[7]_i_1__0 
       (.I0(clock_counter_reg[6]),
        .I1(clock_counter_reg[5]),
        .I2(clock_counter_reg[4]),
        .I3(\clock_counter[8]_i_3__0_n_1 ),
        .I4(clock_counter_reg[7]),
        .O(\clock_counter[7]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFBBBF)) 
    \clock_counter[8]_i_1__0 
       (.I0(buttons_pressed),
        .I1(cpu_clk_locked),
        .I2(\bit_counter[0]_i_2_n_1 ),
        .I3(serial_in_reg),
        .I4(\bit_counter[3]_i_2_n_1 ),
        .O(\clock_counter[8]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \clock_counter[8]_i_2__0 
       (.I0(clock_counter_reg[7]),
        .I1(\clock_counter[8]_i_3__0_n_1 ),
        .I2(clock_counter_reg[4]),
        .I3(clock_counter_reg[5]),
        .I4(clock_counter_reg[6]),
        .I5(clock_counter_reg[8]),
        .O(\clock_counter[8]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \clock_counter[8]_i_3__0 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[3]),
        .O(\clock_counter[8]_i_3__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[0]_i_1__0_n_1 ),
        .Q(clock_counter_reg[0]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[1]_i_1__0_n_1 ),
        .Q(clock_counter_reg[1]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[2]_i_1__0_n_1 ),
        .Q(clock_counter_reg[2]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[3]_i_1__0_n_1 ),
        .Q(clock_counter_reg[3]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[4]_i_1__0_n_1 ),
        .Q(clock_counter_reg[4]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[5]_i_1__0_n_1 ),
        .Q(clock_counter_reg[5]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[6]_i_1__0_n_1 ),
        .Q(clock_counter_reg[6]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[7]_i_1__0_n_1 ),
        .Q(clock_counter_reg[7]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[8]_i_2__0_n_1 ),
        .Q(clock_counter_reg[8]),
        .R(\clock_counter[8]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    has_byte_i_1
       (.I0(has_byte0),
        .I1(uart_rx_data_out_ready),
        .I2(has_byte),
        .O(has_byte_i_1_n_1));
  LUT5 #(
    .INIT(32'h00100000)) 
    has_byte_i_2
       (.I0(bit_counter[2]),
        .I1(bit_counter[3]),
        .I2(bit_counter[0]),
        .I3(bit_counter[1]),
        .I4(\bit_counter[3]_i_2_n_1 ),
        .O(has_byte0));
  FDRE #(
    .INIT(1'b0)) 
    has_byte_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(has_byte_i_1_n_1),
        .Q(has_byte),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \ldx_out_reg[0]_i_9 
       (.I0(instruction_counter_reg[0]),
        .I1(cycle_counter_reg[0]),
        .I2(\ldx_out_reg[0]_i_8 [1]),
        .I3(uart_rx_data_out[0]),
        .I4(\ldx_out_reg[0]_i_8 [0]),
        .I5(\ldx_out_reg[0]_i_8_0 ),
        .O(instruction_counter_reg_0_sn_1));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ldx_out_reg[1]_i_10 
       (.I0(has_byte),
        .I1(bit_counter[3]),
        .I2(bit_counter[1]),
        .I3(bit_counter[0]),
        .I4(bit_counter[2]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ldx_out_reg[1]_i_9 
       (.I0(instruction_counter_reg[1]),
        .I1(cycle_counter_reg[1]),
        .I2(\ldx_out_reg[0]_i_8 [1]),
        .I3(uart_rx_data_out[1]),
        .I4(\ldx_out_reg[0]_i_8 [0]),
        .I5(p_1_in),
        .O(instruction_counter_reg_1_sn_1));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[2]_i_8 
       (.I0(uart_rx_data_out[2]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[2]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[2]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[31]_i_9 
       (.I0(uart_rx_data_out[7]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[7]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[7]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[3]_i_8 
       (.I0(uart_rx_data_out[3]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[3]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[3]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[4]_i_8 
       (.I0(uart_rx_data_out[4]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[4]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[4]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[5]_i_8 
       (.I0(uart_rx_data_out[5]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[5]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[5]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \ldx_out_reg[6]_i_8 
       (.I0(uart_rx_data_out[6]),
        .I1(\ldx_out_reg[2]_i_6 ),
        .I2(instruction_counter_reg[6]),
        .I3(\ldx_out_reg[0]_i_8 [0]),
        .I4(cycle_counter_reg[6]),
        .I5(\ldx_out_reg[2]_i_6_0 ),
        .O(\rx_shift_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \rx_shift[9]_i_1 
       (.I0(\bit_counter[0]_i_2_n_1 ),
        .I1(\rx_shift[9]_i_2_n_1 ),
        .I2(clock_counter_reg[0]),
        .I3(clock_counter_reg[1]),
        .I4(clock_counter_reg[7]),
        .I5(clock_counter_reg[2]),
        .O(rx_shift0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \rx_shift[9]_i_2 
       (.I0(clock_counter_reg[3]),
        .I1(clock_counter_reg[4]),
        .I2(clock_counter_reg[5]),
        .I3(clock_counter_reg[8]),
        .I4(clock_counter_reg[6]),
        .O(\rx_shift[9]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[1] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[1]),
        .Q(uart_rx_data_out[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[2] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[2]),
        .Q(uart_rx_data_out[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[3] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[3]),
        .Q(uart_rx_data_out[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[4] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[4]),
        .Q(uart_rx_data_out[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[5] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[5]),
        .Q(uart_rx_data_out[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[6] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[6]),
        .Q(uart_rx_data_out[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[7] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[7]),
        .Q(uart_rx_data_out[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[8] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(rx_shift),
        .Q(uart_rx_data_out[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[9] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(serial_in_reg),
        .Q(rx_shift),
        .R(\<const0> ));
endmodule

module uart_transmitter
   (tx_running_reg_0,
    Q,
    uart_rx_data_out_ready,
    imm_gen_out,
    \instruction_decode_register_q_reg[5] ,
    \instruction_decode_register_q_reg[5]_0 ,
    cpu_reset,
    cpu_clk,
    buttons_pressed,
    cpu_clk_locked,
    imem_dina,
    tx_running_reg_1,
    tx_running_reg_2,
    \bit_counter_reg[3]_0 ,
    mem_reg_0_0_i_43,
    mem_reg_0_0_i_102,
    mem_reg_0_0_i_101,
    mem_reg_0_0_i_101_0,
    \bit_counter_reg[0]_0 ,
    \bit_counter[3]_i_6_0 ,
    \bit_counter_reg[0]_1 ,
    \bit_counter[3]_i_6_1 );
  output tx_running_reg_0;
  output [0:0]Q;
  output uart_rx_data_out_ready;
  output [4:0]imm_gen_out;
  output \instruction_decode_register_q_reg[5] ;
  output \instruction_decode_register_q_reg[5]_0 ;
  input cpu_reset;
  input cpu_clk;
  input buttons_pressed;
  input cpu_clk_locked;
  input [7:0]imem_dina;
  input tx_running_reg_1;
  input tx_running_reg_2;
  input \bit_counter_reg[3]_0 ;
  input [19:0]mem_reg_0_0_i_43;
  input mem_reg_0_0_i_102;
  input mem_reg_0_0_i_101;
  input mem_reg_0_0_i_101_0;
  input \bit_counter_reg[0]_0 ;
  input [4:0]\bit_counter[3]_i_6_0 ;
  input \bit_counter_reg[0]_1 ;
  input [1:0]\bit_counter[3]_i_6_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]Q;
  wire bit_counter;
  wire \bit_counter[0]_i_1_n_1 ;
  wire \bit_counter[1]_i_1_n_1 ;
  wire \bit_counter[1]_i_2_n_1 ;
  wire \bit_counter[2]_i_1_n_1 ;
  wire \bit_counter[2]_i_2__0_n_1 ;
  wire \bit_counter[3]_i_12_n_1 ;
  wire \bit_counter[3]_i_2__0_n_1 ;
  wire \bit_counter[3]_i_3_n_1 ;
  wire \bit_counter[3]_i_4_n_1 ;
  wire [4:0]\bit_counter[3]_i_6_0 ;
  wire [1:0]\bit_counter[3]_i_6_1 ;
  wire \bit_counter_reg[0]_0 ;
  wire \bit_counter_reg[0]_1 ;
  wire \bit_counter_reg[3]_0 ;
  wire \bit_counter_reg_n_1_[0] ;
  wire \bit_counter_reg_n_1_[1] ;
  wire \bit_counter_reg_n_1_[2] ;
  wire \bit_counter_reg_n_1_[3] ;
  wire buttons_pressed;
  wire \clock_counter[0]_i_1_n_1 ;
  wire \clock_counter[1]_i_1_n_1 ;
  wire \clock_counter[2]_i_1_n_1 ;
  wire \clock_counter[3]_i_1_n_1 ;
  wire \clock_counter[4]_i_1_n_1 ;
  wire \clock_counter[5]_i_1_n_1 ;
  wire \clock_counter[6]_i_1_n_1 ;
  wire \clock_counter[7]_i_1_n_1 ;
  wire \clock_counter[7]_i_2_n_1 ;
  wire \clock_counter[8]_i_1_n_1 ;
  wire \clock_counter[8]_i_2_n_1 ;
  wire \clock_counter[8]_i_3_n_1 ;
  wire [8:0]clock_counter_reg;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [7:0]imem_dina;
  wire [4:0]imm_gen_out;
  wire \instruction_decode_register_q_reg[5] ;
  wire \instruction_decode_register_q_reg[5]_0 ;
  wire mem_reg_0_0_i_101;
  wire mem_reg_0_0_i_101_0;
  wire mem_reg_0_0_i_102;
  wire mem_reg_0_0_i_316_n_1;
  wire mem_reg_0_0_i_317_n_1;
  wire [19:0]mem_reg_0_0_i_43;
  wire [8:0]p_1_in_0;
  wire tx_running_i_1_n_1;
  wire tx_running_i_2_n_1;
  wire tx_running_reg_0;
  wire tx_running_reg_1;
  wire tx_running_reg_2;
  wire [8:1]tx_shift;
  wire \tx_shift[8]_i_1_n_1 ;
  wire uart_rx_data_out_ready;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h20002C0500000000)) 
    \alu_register_q[16]_i_12 
       (.I0(mem_reg_0_0_i_43[3]),
        .I1(mem_reg_0_0_i_43[2]),
        .I2(mem_reg_0_0_i_43[4]),
        .I3(mem_reg_0_0_i_43[0]),
        .I4(mem_reg_0_0_i_43[1]),
        .I5(mem_reg_0_0_i_43[11]),
        .O(\instruction_decode_register_q_reg[5] ));
  LUT6 #(
    .INIT(64'h55557555AAAABAAA)) 
    \bit_counter[0]_i_1 
       (.I0(bit_counter),
        .I1(tx_running_reg_0),
        .I2(tx_running_reg_2),
        .I3(tx_running_reg_1),
        .I4(uart_rx_data_out_ready),
        .I5(\bit_counter_reg_n_1_[0] ),
        .O(\bit_counter[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \bit_counter[0]_i_2__0 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(\bit_counter_reg_n_1_[3] ),
        .I3(\bit_counter_reg_n_1_[1] ),
        .I4(\bit_counter_reg_n_1_[0] ),
        .I5(\bit_counter_reg_n_1_[2] ),
        .O(bit_counter));
  LUT6 #(
    .INIT(64'h2222222220222222)) 
    \bit_counter[1]_i_1 
       (.I0(\bit_counter[1]_i_2_n_1 ),
        .I1(cpu_reset),
        .I2(uart_rx_data_out_ready),
        .I3(tx_running_reg_1),
        .I4(tx_running_reg_2),
        .I5(tx_running_reg_0),
        .O(\bit_counter[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFF00BB44FF00BB40)) 
    \bit_counter[1]_i_2 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(\bit_counter_reg_n_1_[3] ),
        .I3(\bit_counter_reg_n_1_[1] ),
        .I4(\bit_counter_reg_n_1_[0] ),
        .I5(\bit_counter_reg_n_1_[2] ),
        .O(\bit_counter[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h2222222220222222)) 
    \bit_counter[2]_i_1 
       (.I0(\bit_counter[2]_i_2__0_n_1 ),
        .I1(cpu_reset),
        .I2(uart_rx_data_out_ready),
        .I3(tx_running_reg_1),
        .I4(tx_running_reg_2),
        .I5(tx_running_reg_0),
        .O(\bit_counter[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFBB00000040)) 
    \bit_counter[2]_i_2__0 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(\bit_counter_reg_n_1_[3] ),
        .I3(\bit_counter_reg_n_1_[1] ),
        .I4(\bit_counter_reg_n_1_[0] ),
        .I5(\bit_counter_reg_n_1_[2] ),
        .O(\bit_counter[2]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_12 
       (.I0(\bit_counter[3]_i_6_1 [0]),
        .I1(\bit_counter[3]_i_6_1 [1]),
        .I2(\bit_counter[3]_i_6_0 [4]),
        .I3(\bit_counter[3]_i_6_0 [2]),
        .O(\bit_counter[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFB00FB00FB33FB00)) 
    \bit_counter[3]_i_2__0 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(\bit_counter[3]_i_4_n_1 ),
        .I3(\bit_counter_reg_n_1_[3] ),
        .I4(\bit_counter_reg[3]_0 ),
        .I5(uart_rx_data_out_ready),
        .O(\bit_counter[3]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \bit_counter[3]_i_3 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[3]),
        .I2(clock_counter_reg[8]),
        .I3(clock_counter_reg[6]),
        .I4(clock_counter_reg[1]),
        .I5(\clock_counter[8]_i_3_n_1 ),
        .O(\bit_counter[3]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \bit_counter[3]_i_4 
       (.I0(\bit_counter_reg_n_1_[1] ),
        .I1(\bit_counter_reg_n_1_[0] ),
        .I2(\bit_counter_reg_n_1_[2] ),
        .O(\bit_counter[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bit_counter[3]_i_6 
       (.I0(\bit_counter_reg[0]_0 ),
        .I1(\bit_counter[3]_i_6_0 [1]),
        .I2(\bit_counter[3]_i_6_0 [0]),
        .I3(\bit_counter[3]_i_6_0 [3]),
        .I4(\bit_counter[3]_i_12_n_1 ),
        .I5(\bit_counter_reg[0]_1 ),
        .O(uart_rx_data_out_ready));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[0]_i_1_n_1 ),
        .Q(\bit_counter_reg_n_1_[0] ),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[1]_i_1_n_1 ),
        .Q(\bit_counter_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[2]_i_1_n_1 ),
        .Q(\bit_counter_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[3]_i_2__0_n_1 ),
        .Q(\bit_counter_reg_n_1_[3] ),
        .R(cpu_reset));
  (* \PinAttr:I0:HOLD_DETOUR  = "188" *) 
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_counter[0]_i_1 
       (.I0(clock_counter_reg[0]),
        .O(\clock_counter[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[1]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .O(\clock_counter[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[2]_i_1 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .O(\clock_counter[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[3]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[3]),
        .O(\clock_counter[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[4]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[2]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[3]),
        .I4(clock_counter_reg[4]),
        .O(\clock_counter[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_counter[5]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[4]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[1]),
        .I4(clock_counter_reg[3]),
        .I5(clock_counter_reg[5]),
        .O(\clock_counter[5]_i_1_n_1 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "188" *) 
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \clock_counter[6]_i_1 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[5]),
        .I3(\clock_counter[7]_i_2_n_1 ),
        .I4(clock_counter_reg[6]),
        .O(\clock_counter[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \clock_counter[7]_i_1 
       (.I0(clock_counter_reg[6]),
        .I1(\clock_counter[7]_i_2_n_1 ),
        .I2(clock_counter_reg[5]),
        .I3(clock_counter_reg[0]),
        .I4(clock_counter_reg[4]),
        .I5(clock_counter_reg[7]),
        .O(\clock_counter[7]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \clock_counter[7]_i_2 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[3]),
        .O(\clock_counter[7]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \clock_counter[8]_i_1 
       (.I0(tx_running_reg_0),
        .I1(buttons_pressed),
        .I2(cpu_clk_locked),
        .I3(\bit_counter[3]_i_3_n_1 ),
        .O(\clock_counter[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC6CCCCCCC)) 
    \clock_counter[8]_i_2 
       (.I0(clock_counter_reg[6]),
        .I1(clock_counter_reg[8]),
        .I2(clock_counter_reg[3]),
        .I3(clock_counter_reg[1]),
        .I4(clock_counter_reg[2]),
        .I5(\clock_counter[8]_i_3_n_1 ),
        .O(\clock_counter[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \clock_counter[8]_i_3 
       (.I0(clock_counter_reg[5]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[4]),
        .I3(clock_counter_reg[7]),
        .O(\clock_counter[8]_i_3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[0]_i_1_n_1 ),
        .Q(clock_counter_reg[0]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[1]_i_1_n_1 ),
        .Q(clock_counter_reg[1]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[2]_i_1_n_1 ),
        .Q(clock_counter_reg[2]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[3]_i_1_n_1 ),
        .Q(clock_counter_reg[3]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[4]_i_1_n_1 ),
        .Q(clock_counter_reg[4]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[5]_i_1_n_1 ),
        .Q(clock_counter_reg[5]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[6]_i_1_n_1 ),
        .Q(clock_counter_reg[6]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[7]_i_1_n_1 ),
        .Q(clock_counter_reg[7]),
        .R(\clock_counter[8]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\clock_counter[8]_i_2_n_1 ),
        .Q(clock_counter_reg[8]),
        .R(\clock_counter[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8FF003300C0C0)) 
    mem_reg_0_0_i_143
       (.I0(mem_reg_0_0_i_43[12]),
        .I1(mem_reg_0_0_i_102),
        .I2(mem_reg_0_0_i_43[7]),
        .I3(mem_reg_0_0_i_43[17]),
        .I4(mem_reg_0_0_i_101),
        .I5(mem_reg_0_0_i_101_0),
        .O(imm_gen_out[2]));
  LUT6 #(
    .INIT(64'hB8B8FF003300C0C0)) 
    mem_reg_0_0_i_146
       (.I0(mem_reg_0_0_i_43[14]),
        .I1(mem_reg_0_0_i_102),
        .I2(mem_reg_0_0_i_43[9]),
        .I3(mem_reg_0_0_i_43[19]),
        .I4(mem_reg_0_0_i_101),
        .I5(mem_reg_0_0_i_101_0),
        .O(imm_gen_out[4]));
  LUT6 #(
    .INIT(64'hB8B8FF003300C0C0)) 
    mem_reg_0_0_i_223
       (.I0(mem_reg_0_0_i_43[13]),
        .I1(mem_reg_0_0_i_102),
        .I2(mem_reg_0_0_i_43[8]),
        .I3(mem_reg_0_0_i_43[18]),
        .I4(mem_reg_0_0_i_101),
        .I5(mem_reg_0_0_i_101_0),
        .O(imm_gen_out[3]));
  LUT6 #(
    .INIT(64'hB8B8FF003300C0C0)) 
    mem_reg_0_0_i_229
       (.I0(mem_reg_0_0_i_43[11]),
        .I1(mem_reg_0_0_i_102),
        .I2(mem_reg_0_0_i_43[6]),
        .I3(mem_reg_0_0_i_43[16]),
        .I4(mem_reg_0_0_i_101),
        .I5(mem_reg_0_0_i_101_0),
        .O(imm_gen_out[1]));
  LUT6 #(
    .INIT(64'hBB33B800B800B800)) 
    mem_reg_0_0_i_230
       (.I0(mem_reg_0_0_i_43[10]),
        .I1(mem_reg_0_0_i_102),
        .I2(mem_reg_0_0_i_43[5]),
        .I3(mem_reg_0_0_i_316_n_1),
        .I4(mem_reg_0_0_i_43[15]),
        .I5(mem_reg_0_0_i_317_n_1),
        .O(imm_gen_out[0]));
  LUT5 #(
    .INIT(32'h10010000)) 
    mem_reg_0_0_i_316
       (.I0(mem_reg_0_0_i_43[1]),
        .I1(mem_reg_0_0_i_43[0]),
        .I2(mem_reg_0_0_i_43[4]),
        .I3(mem_reg_0_0_i_43[2]),
        .I4(mem_reg_0_0_i_43[3]),
        .O(mem_reg_0_0_i_316_n_1));
  LUT5 #(
    .INIT(32'h04C00501)) 
    mem_reg_0_0_i_317
       (.I0(mem_reg_0_0_i_43[1]),
        .I1(mem_reg_0_0_i_43[0]),
        .I2(mem_reg_0_0_i_43[4]),
        .I3(mem_reg_0_0_i_43[2]),
        .I4(mem_reg_0_0_i_43[3]),
        .O(mem_reg_0_0_i_317_n_1));
  LUT5 #(
    .INIT(32'h00000002)) 
    mem_reg_0_0_i_31__0
       (.I0(mem_reg_0_0_i_43[3]),
        .I1(mem_reg_0_0_i_43[2]),
        .I2(mem_reg_0_0_i_43[1]),
        .I3(mem_reg_0_0_i_43[4]),
        .I4(mem_reg_0_0_i_43[0]),
        .O(\instruction_decode_register_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8FBC8C8C8)) 
    tx_running_i_1
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(tx_running_i_2_n_1),
        .I3(tx_running_reg_2),
        .I4(tx_running_reg_1),
        .I5(uart_rx_data_out_ready),
        .O(tx_running_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tx_running_i_2
       (.I0(\bit_counter_reg_n_1_[2] ),
        .I1(\bit_counter_reg_n_1_[0] ),
        .I2(\bit_counter_reg_n_1_[1] ),
        .I3(\bit_counter_reg_n_1_[3] ),
        .O(tx_running_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    tx_running_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(tx_running_i_1_n_1),
        .Q(tx_running_reg_0),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \tx_shift[0]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(tx_shift[1]),
        .I3(cpu_clk_locked),
        .I4(buttons_pressed),
        .O(p_1_in_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[1]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[2]),
        .I5(imem_dina[0]),
        .O(p_1_in_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[2]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[3]),
        .I5(imem_dina[1]),
        .O(p_1_in_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[3]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[4]),
        .I5(imem_dina[2]),
        .O(p_1_in_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[4]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[5]),
        .I5(imem_dina[3]),
        .O(p_1_in_0[4]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[5]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[6]),
        .I5(imem_dina[4]),
        .O(p_1_in_0[5]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[6]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[7]),
        .I5(imem_dina[5]),
        .O(p_1_in_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFBFFF4FFF0FF)) 
    \tx_shift[7]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(tx_shift[8]),
        .I5(imem_dina[6]),
        .O(p_1_in_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47444444)) 
    \tx_shift[8]_i_1 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(uart_rx_data_out_ready),
        .I3(tx_running_reg_1),
        .I4(tx_running_reg_2),
        .I5(cpu_reset),
        .O(\tx_shift[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \tx_shift[8]_i_2 
       (.I0(\bit_counter[3]_i_3_n_1 ),
        .I1(tx_running_reg_0),
        .I2(buttons_pressed),
        .I3(cpu_clk_locked),
        .I4(imem_dina[7]),
        .O(p_1_in_0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[0] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[0]),
        .Q(Q),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[1] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[1]),
        .Q(tx_shift[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[2] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[2]),
        .Q(tx_shift[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[3] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[3]),
        .Q(tx_shift[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[4] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[4]),
        .Q(tx_shift[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[5] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[5]),
        .Q(tx_shift[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[6] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[6]),
        .Q(tx_shift[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[7] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[7]),
        .Q(tx_shift[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_shift_reg[8] 
       (.C(cpu_clk),
        .CE(\tx_shift[8]_i_1_n_1 ),
        .D(p_1_in_0[8]),
        .Q(tx_shift[8]),
        .R(\<const0> ));
endmodule

(* BAUD_RATE = "115200" *) (* B_PULSE_CNT_MAX = "200" *) (* B_SAMPLE_CNT_MAX = "25000" *) 
(* CPU_CLK_CLKFBOUT_MULT = "34" *) (* CPU_CLK_CLKOUT_DIVIDE = "17" *) (* CPU_CLK_DIVCLK_DIVIDE = "5" *) 
(* CPU_CLOCK_FREQ = "50000000" *) (* ECO_CHECKSUM = "ff26fda7" *) (* N_VOICES = "1" *) 
(* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) (* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* RESET_PC = "1073741824" *) 
(* STRUCTURAL_NETLIST = "yes" *)
(* \DesignAttr:ENABLE_NOC_NETLIST_VIEW  *) 
(* \DesignAttr:ENABLE_AIE_NETLIST_VIEW  *) 
module z1top
   (CLK_125MHZ_FPGA,
    BUTTONS,
    SWITCHES,
    LEDS,
    FPGA_SERIAL_RX,
    FPGA_SERIAL_TX,
    AUD_PWM,
    AUD_SD);
  input CLK_125MHZ_FPGA;
  input [3:0]BUTTONS;
  input [1:0]SWITCHES;
  output [5:0]LEDS;
  input FPGA_SERIAL_RX;
  output FPGA_SERIAL_TX;
  output AUD_PWM;
  output AUD_SD;

  wire \<const0> ;
  wire \<const1> ;
  wire AUD_PWM;
  wire AUD_SD;
  wire [3:0]BUTTONS;
  wire [0:0]BUTTONS_IBUF;
  wire CLK_125MHZ_FPGA;
  wire CLK_125MHZ_FPGA_IBUF;
  wire FPGA_SERIAL_RX;
  wire FPGA_SERIAL_RX_IBUF;
  wire FPGA_SERIAL_TX;
  wire FPGA_SERIAL_TX_OBUF;
  wire [5:0]LEDS;
  wire buttons_pressed;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire cpu_tx;
  wire fpga_serial_rx_iob;
  wire n_0_2087_BUFG;
  wire n_0_2087_BUFG_inst_n_1;

  OBUF AUD_PWM_OBUF_inst
       (.I(\<const0> ),
        .O(AUD_PWM));
  OBUF AUD_SD_OBUF_inst
       (.I(\<const1> ),
        .O(AUD_SD));
  IBUF \BUTTONS_IBUF[0]_inst 
       (.I(BUTTONS[0]),
        .O(BUTTONS_IBUF));
  IBUF CLK_125MHZ_FPGA_IBUF_inst
       (.I(CLK_125MHZ_FPGA),
        .O(CLK_125MHZ_FPGA_IBUF));
  IBUF FPGA_SERIAL_RX_IBUF_inst
       (.I(FPGA_SERIAL_RX),
        .O(FPGA_SERIAL_RX_IBUF));
  OBUF FPGA_SERIAL_TX_OBUF_inst
       (.I(FPGA_SERIAL_TX_OBUF),
        .O(FPGA_SERIAL_TX));
  GND GND
       (.G(\<const0> ));
  OBUFT \LEDS_OBUF[0]_inst 
       (.I(\<const0> ),
        .O(LEDS[0]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[1]_inst 
       (.I(\<const0> ),
        .O(LEDS[1]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[2]_inst 
       (.I(\<const0> ),
        .O(LEDS[2]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[3]_inst 
       (.I(\<const0> ),
        .O(LEDS[3]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[4]_inst 
       (.I(\<const0> ),
        .O(LEDS[4]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[5]_inst 
       (.I(\<const0> ),
        .O(LEDS[5]),
        .T(\<const1> ));
  VCC VCC
       (.P(\<const1> ));
  button_parser bp
       (.BUTTONS_IBUF(BUTTONS_IBUF),
        .buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset));
  clocks clk_gen
       (.clk_125mhz(CLK_125MHZ_FPGA_IBUF),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked));
  cpu cpu
       (.E(n_0_2087_BUFG),
        .buttons_pressed(buttons_pressed),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .n_0_2087_BUFG_inst_n_1(n_0_2087_BUFG_inst_n_1),
        .serial_in(fpga_serial_rx_iob),
        .serial_out(cpu_tx));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    fpga_serial_rx_iob_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(FPGA_SERIAL_RX_IBUF),
        .Q(fpga_serial_rx_iob),
        .R(\<const0> ));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    fpga_serial_tx_iob_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(cpu_tx),
        .Q(FPGA_SERIAL_TX_OBUF),
        .R(\<const0> ));
  BUFG n_0_2087_BUFG_inst
       (.I(n_0_2087_BUFG_inst_n_1),
        .O(n_0_2087_BUFG));
endmodule
