"E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd=work"
