phy	,	V_9
parent	,	V_15
ENOMEM	,	V_49
dev_get_drvdata	,	F_6
spin_lock_init	,	F_26
__iomem	,	T_1
USE_MAX_PLL_RATE	,	V_32
phy_id	,	V_47
phy_get_drvdata	,	F_5
phy_provider	,	V_44
pdev	,	V_41
dev	,	V_14
u32	,	T_2
reg	,	V_2
phy_berlin_sata_phy_xlate	,	F_13
lock	,	V_20
phy_berlin_sata_reg_setbits	,	F_1
priv	,	V_13
GENMASK	,	F_9
val	,	V_4
ret	,	V_18
ARRAY_SIZE	,	F_30
phy_berlin_power_down_bits	,	V_56
res	,	V_46
clk	,	V_19
"reg"	,	L_1
resource	,	V_45
phys	,	V_39
index	,	V_17
PORT_VSR_ADDR	,	V_7
DATA_BIT_WIDTH_40	,	V_31
PTR_ERR	,	F_23
phy_berlin_desc	,	V_10
devm_of_phy_provider_register	,	F_33
phy_berlin_sata_power_off	,	F_12
power_bit	,	V_24
PHY_BASE	,	V_6
name	,	V_55
of_node	,	V_53
GFP_KERNEL	,	V_48
platform_get_resource	,	F_18
HOST_VSA_ADDR	,	V_22
device	,	V_34
desc	,	V_11
child	,	V_43
dev_set_drvdata	,	F_25
devm_kzalloc	,	F_17
ENODEV	,	V_38
PHY_GEN_MAX_6_0	,	V_30
nphys	,	V_37
regval	,	V_5
CONTROL_REGISTER	,	V_21
"invalid reg in node %s\n"	,	L_3
PORT_SCR_CTL	,	V_33
phy_berlin_sata_power_on	,	F_4
REF_FREF_SEL_25	,	V_28
device_node	,	V_42
ctrl_reg	,	V_1
dev_err	,	F_29
of_property_read_u32	,	F_28
"missing reg property in node %s\n"	,	L_2
phy_set_drvdata	,	F_32
of_phandle_args	,	V_35
spin_lock	,	F_8
"failed to create PHY %d\n"	,	L_4
IORESOURCE_MEM	,	V_50
clk_prepare_enable	,	F_7
mask	,	V_3
phy_desc	,	V_54
readl	,	F_3
devm_clk_get	,	F_21
writel	,	F_2
phy_berlin_sata_probe	,	F_16
devm_ioremap	,	F_19
PORT_VSR_DATA	,	V_8
start	,	V_52
MBUS_WRITE_REQUEST_SIZE_128	,	V_26
spin_unlock	,	F_10
clk_disable_unprepare	,	F_11
i	,	V_36
WARN_ON	,	F_14
phy_berlin_priv	,	V_12
devm_phy_create	,	F_31
EINVAL	,	V_51
MBUS_SIZE_CONTROL	,	V_25
resource_size	,	F_20
phy_berlin_sata_ops	,	V_57
of_get_child_count	,	F_24
HOST_VSA_DATA	,	V_23
MBUS_READ_REQUEST_SIZE_128	,	V_27
PHY_MODE_SATA	,	V_29
platform_device	,	V_40
for_each_available_child_of_node	,	F_27
base	,	V_16
ERR_PTR	,	F_15
IS_ERR	,	F_22
