
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001614  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80003800  80003800  00003c00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000144  80003a00  80003a00  00003e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80003b44  80003b44  00003f44  2**0
                  ALLOC
  6 .data         00000006  00000004  80003b48  00004004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000006  0000000a  80003b4e  0000400a  2**0
                  ALLOC
  8 .bss          00000580  00000010  80003b50  00004010  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000400a  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000968  00000000  00000000  00004040  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 000017ef  00000000  00000000  000049a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00011175  00000000  00000000  00006197  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001df6  00000000  00000000  0001730c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000837c  00000000  00000000  00019102  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000016dc  00000000  00000000  00021480  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000311c  00000000  00000000  00022b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00003672  00000000  00000000  00025c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00c637e4  00000000  00000000  000292ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 000008c8  00000000  00000000  00c8cad0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf f4 28 	sub	pc,pc,-3032

Disassembly of section .text:

80002004 <flashc_set_wait_state>:
80002004:	fe 68 14 00 	mov	r8,-125952
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002008:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000200a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000200e:	91 09       	st.w	r8[0x0],r9
}
80002010:	5e fc       	retal	r12

80002012 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002012:	f8 08 16 05 	lsr	r8,r12,0x5
80002016:	a9 68       	lsl	r8,0x8
80002018:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000201c:	58 1b       	cp.w	r11,1
8000201e:	c0 d0       	breq	80002038 <gpio_enable_module_pin+0x26>
80002020:	c0 63       	brcs	8000202c <gpio_enable_module_pin+0x1a>
80002022:	58 2b       	cp.w	r11,2
80002024:	c1 00       	breq	80002044 <gpio_enable_module_pin+0x32>
80002026:	58 3b       	cp.w	r11,3
80002028:	c1 40       	breq	80002050 <gpio_enable_module_pin+0x3e>
8000202a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000202c:	30 19       	mov	r9,1
8000202e:	f2 0c 09 49 	lsl	r9,r9,r12
80002032:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002034:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002036:	c1 28       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002038:	30 19       	mov	r9,1
8000203a:	f2 0c 09 49 	lsl	r9,r9,r12
8000203e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002040:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002042:	c0 c8       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002044:	30 19       	mov	r9,1
80002046:	f2 0c 09 49 	lsl	r9,r9,r12
8000204a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000204c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000204e:	c0 68       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002050:	30 19       	mov	r9,1
80002052:	f2 0c 09 49 	lsl	r9,r9,r12
80002056:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002058:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000205a:	30 19       	mov	r9,1
8000205c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002060:	91 2c       	st.w	r8[0x8],r12
80002062:	5e fd       	retal	0

80002064 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002064:	d4 21       	pushm	r4-r7,lr
80002066:	18 97       	mov	r7,r12
80002068:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000206a:	58 0b       	cp.w	r11,0
8000206c:	c0 31       	brne	80002072 <gpio_enable_module+0xe>
8000206e:	30 05       	mov	r5,0
80002070:	c0 d8       	rjmp	8000208a <gpio_enable_module+0x26>
80002072:	30 06       	mov	r6,0
80002074:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002076:	6e 1b       	ld.w	r11,r7[0x4]
80002078:	6e 0c       	ld.w	r12,r7[0x0]
8000207a:	f0 1f 00 06 	mcall	80002090 <gpio_enable_module+0x2c>
8000207e:	18 45       	or	r5,r12
		gpiomap++;
80002080:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002082:	2f f6       	sub	r6,-1
80002084:	0c 34       	cp.w	r4,r6
80002086:	fe 9b ff f8 	brhi	80002076 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000208a:	0a 9c       	mov	r12,r5
8000208c:	d8 22       	popm	r4-r7,pc
8000208e:	00 00       	add	r0,r0
80002090:	80 00       	ld.sh	r0,r0[0x0]
80002092:	20 12       	sub	r2,1

80002094 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002094:	f8 08 16 05 	lsr	r8,r12,0x5
80002098:	a9 68       	lsl	r8,0x8
8000209a:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->puers = 1 << (pin & 0x1F);
8000209e:	30 19       	mov	r9,1
800020a0:	f2 0c 09 4c 	lsl	r12,r9,r12
800020a4:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
#endif
}
800020a8:	5e fc       	retal	r12

800020aa <gpio_configure_group>:
 * \param mask The mask.
 * \param flags The configuration.
 */
void gpio_configure_group(uint32_t port, uint32_t mask, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
800020aa:	a9 6c       	lsl	r12,0x8
800020ac:	e0 2c f0 00 	sub	r12,61440
	} else {
		gpio_port->pderc = mask;
	}

#endif
	if (flags & GPIO_PULL_UP) {
800020b0:	14 98       	mov	r8,r10
800020b2:	e2 18 00 04 	andl	r8,0x4,COH
		gpio_port->puers = mask;
800020b6:	f9 fb 1a 1d 	st.wne	r12[0x74],r11
	} else {
		gpio_port->puerc = mask;
800020ba:	f9 fb 0a 1e 	st.weq	r12[0x78],r11
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800020be:	14 98       	mov	r8,r10
800020c0:	e2 18 00 80 	andl	r8,0x80,COH
800020c4:	c1 a0       	breq	800020f8 <gpio_configure_group+0x4e>
		if (flags & GPIO_BOTHEDGES) {
800020c6:	14 98       	mov	r8,r10
800020c8:	e2 18 01 80 	andl	r8,0x180,COH
800020cc:	c0 60       	breq	800020d8 <gpio_configure_group+0x2e>
			gpio_port->imr0c = mask;
800020ce:	f9 4b 00 a8 	st.w	r12[168],r11
			gpio_port->imr1c = mask;
800020d2:	f9 4b 00 b8 	st.w	r12[184],r11
800020d6:	c1 18       	rjmp	800020f8 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_RISING) {
800020d8:	14 98       	mov	r8,r10
800020da:	e2 18 02 80 	andl	r8,0x280,COH
800020de:	c0 60       	breq	800020ea <gpio_configure_group+0x40>
			gpio_port->imr0s = mask;
800020e0:	f9 4b 00 a4 	st.w	r12[164],r11
			gpio_port->imr1c = mask;
800020e4:	f9 4b 00 b8 	st.w	r12[184],r11
800020e8:	c0 88       	rjmp	800020f8 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_FALLING) {
800020ea:	14 98       	mov	r8,r10
800020ec:	e2 18 03 80 	andl	r8,0x380,COH
			gpio_port->imr0c = mask;
800020f0:	f9 fb 1a 2a 	st.wne	r12[0xa8],r11
			gpio_port->imr1s = mask;
800020f4:	f9 fb 1a 2d 	st.wne	r12[0xb4],r11
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800020f8:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
800020fc:	c0 a0       	breq	80002110 <gpio_configure_group+0x66>
		if (flags & GPIO_INIT_HIGH) {
800020fe:	e2 1a 00 02 	andl	r10,0x2,COH
			gpio_port->ovrs = mask;
80002102:	f9 fb 1a 15 	st.wne	r12[0x54],r11
		} else {
			gpio_port->ovrc = mask;
80002106:	f9 fb 0a 16 	st.weq	r12[0x58],r11
		}

		gpio_port->oders = mask;
8000210a:	f9 4b 00 44 	st.w	r12[68],r11
8000210e:	c0 38       	rjmp	80002114 <gpio_configure_group+0x6a>
	} else {
		gpio_port->oderc = mask;
80002110:	f9 4b 00 48 	st.w	r12[72],r11
	}

	/* Enable GPIO */
	gpio_port->gpers = mask;
80002114:	99 1b       	st.w	r12[0x4],r11
}
80002116:	5e fc       	retal	r12

80002118 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002118:	f8 08 16 05 	lsr	r8,r12,0x5
8000211c:	a9 68       	lsl	r8,0x8
8000211e:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002122:	30 19       	mov	r9,1
80002124:	f2 0c 09 4c 	lsl	r12,r9,r12
80002128:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000212c:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002130:	91 1c       	st.w	r8[0x4],r12
}
80002132:	5e fc       	retal	r12

80002134 <gpio_set_group_high>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_high(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
80002134:	a9 6c       	lsl	r12,0x8
80002136:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 1. */
	gpio_port->ovrs  = mask;
8000213a:	f9 4b 00 54 	st.w	r12[84],r11
}
8000213e:	5e fc       	retal	r12

80002140 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002140:	f8 08 16 05 	lsr	r8,r12,0x5
80002144:	a9 68       	lsl	r8,0x8
80002146:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
8000214a:	30 19       	mov	r9,1
8000214c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002150:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002154:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002158:	91 1c       	st.w	r8[0x4],r12
}
8000215a:	5e fc       	retal	r12

8000215c <gpio_set_group_low>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_low(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
8000215c:	a9 6c       	lsl	r12,0x8
8000215e:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 0. */
	gpio_port->ovrc  = mask;
80002162:	f9 4b 00 58 	st.w	r12[88],r11
}
80002166:	5e fc       	retal	r12

80002168 <gpio_enable_pin_glitch_filter>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_glitch_filter(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002168:	f8 08 16 05 	lsr	r8,r12,0x5
8000216c:	a9 68       	lsl	r8,0x8
8000216e:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->gfers = 1 << (pin & 0x1F);
80002172:	30 19       	mov	r9,1
80002174:	f2 0c 09 4c 	lsl	r12,r9,r12
80002178:	f1 4c 00 c4 	st.w	r8[196],r12
}
8000217c:	5e fc       	retal	r12

8000217e <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000217e:	f8 08 16 05 	lsr	r8,r12,0x5
80002182:	a9 68       	lsl	r8,0x8
80002184:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80002188:	30 19       	mov	r9,1
8000218a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000218e:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80002192:	12 3b       	cp.w	r11,r9
80002194:	c0 a0       	breq	800021a8 <gpio_enable_pin_interrupt+0x2a>
80002196:	c0 43       	brcs	8000219e <gpio_enable_pin_interrupt+0x20>
80002198:	58 2b       	cp.w	r11,2
8000219a:	c1 11       	brne	800021bc <gpio_enable_pin_interrupt+0x3e>
8000219c:	c0 b8       	rjmp	800021b2 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
8000219e:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800021a2:	f1 4c 00 b8 	st.w	r8[184],r12
800021a6:	c0 c8       	rjmp	800021be <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800021a8:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800021ac:	f1 4c 00 b8 	st.w	r8[184],r12
800021b0:	c0 78       	rjmp	800021be <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800021b2:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
800021b6:	f1 4c 00 b4 	st.w	r8[180],r12
800021ba:	c0 28       	rjmp	800021be <gpio_enable_pin_interrupt+0x40>
800021bc:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
800021be:	f1 4c 00 94 	st.w	r8[148],r12
800021c2:	5e fd       	retal	0

800021c4 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800021c4:	f8 08 16 05 	lsr	r8,r12,0x5
800021c8:	a9 68       	lsl	r8,0x8
800021ca:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
800021ce:	30 19       	mov	r9,1
800021d0:	f2 0c 09 4c 	lsl	r12,r9,r12
800021d4:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
800021d8:	5e fc       	retal	r12

800021da <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800021da:	c0 08       	rjmp	800021da <_unhandled_interrupt>

800021dc <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800021dc:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800021e0:	49 99       	lddpc	r9,80002244 <INTC_register_interrupt+0x68>
800021e2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800021e6:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800021ea:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800021ec:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800021f0:	58 0a       	cp.w	r10,0
800021f2:	c0 91       	brne	80002204 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800021f4:	49 59       	lddpc	r9,80002248 <INTC_register_interrupt+0x6c>
800021f6:	49 6a       	lddpc	r10,8000224c <INTC_register_interrupt+0x70>
800021f8:	12 1a       	sub	r10,r9
800021fa:	fe 79 08 00 	mov	r9,-63488
800021fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002202:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002204:	58 1a       	cp.w	r10,1
80002206:	c0 a1       	brne	8000221a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002208:	49 09       	lddpc	r9,80002248 <INTC_register_interrupt+0x6c>
8000220a:	49 2a       	lddpc	r10,80002250 <INTC_register_interrupt+0x74>
8000220c:	12 1a       	sub	r10,r9
8000220e:	bf aa       	sbr	r10,0x1e
80002210:	fe 79 08 00 	mov	r9,-63488
80002214:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002218:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000221a:	58 2a       	cp.w	r10,2
8000221c:	c0 a1       	brne	80002230 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000221e:	48 b9       	lddpc	r9,80002248 <INTC_register_interrupt+0x6c>
80002220:	48 da       	lddpc	r10,80002254 <INTC_register_interrupt+0x78>
80002222:	12 1a       	sub	r10,r9
80002224:	bf ba       	sbr	r10,0x1f
80002226:	fe 79 08 00 	mov	r9,-63488
8000222a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000222e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002230:	48 69       	lddpc	r9,80002248 <INTC_register_interrupt+0x6c>
80002232:	48 aa       	lddpc	r10,80002258 <INTC_register_interrupt+0x7c>
80002234:	12 1a       	sub	r10,r9
80002236:	ea 1a c0 00 	orh	r10,0xc000
8000223a:	fe 79 08 00 	mov	r9,-63488
8000223e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002242:	5e fc       	retal	r12
80002244:	80 00       	ld.sh	r0,r0[0x0]
80002246:	3a 00       	mov	r0,-96
80002248:	80 00       	ld.sh	r0,r0[0x0]
8000224a:	38 00       	mov	r0,-128
8000224c:	80 00       	ld.sh	r0,r0[0x0]
8000224e:	39 04       	mov	r4,-112
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	39 12       	mov	r2,-111
80002254:	80 00       	ld.sh	r0,r0[0x0]
80002256:	39 20       	mov	r0,-110
80002258:	80 00       	ld.sh	r0,r0[0x0]
8000225a:	39 2e       	mov	lr,-110

8000225c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000225c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000225e:	49 18       	lddpc	r8,800022a0 <INTC_init_interrupts+0x44>
80002260:	e3 b8 00 01 	mtsr	0x4,r8
80002264:	49 0e       	lddpc	lr,800022a4 <INTC_init_interrupts+0x48>
80002266:	30 07       	mov	r7,0
80002268:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000226a:	49 0c       	lddpc	r12,800022a8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000226c:	49 05       	lddpc	r5,800022ac <INTC_init_interrupts+0x50>
8000226e:	10 15       	sub	r5,r8
80002270:	fe 76 08 00 	mov	r6,-63488
80002274:	c1 08       	rjmp	80002294 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002276:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002278:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000227a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000227c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002280:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002282:	10 3a       	cp.w	r10,r8
80002284:	fe 9b ff fc 	brhi	8000227c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002288:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000228c:	2f f7       	sub	r7,-1
8000228e:	2f 8e       	sub	lr,-8
80002290:	59 47       	cp.w	r7,20
80002292:	c0 50       	breq	8000229c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002294:	7c 08       	ld.w	r8,lr[0x0]
80002296:	58 08       	cp.w	r8,0
80002298:	ce f1       	brne	80002276 <INTC_init_interrupts+0x1a>
8000229a:	cf 7b       	rjmp	80002288 <INTC_init_interrupts+0x2c>
8000229c:	d8 22       	popm	r4-r7,pc
8000229e:	00 00       	add	r0,r0
800022a0:	80 00       	ld.sh	r0,r0[0x0]
800022a2:	38 00       	mov	r0,-128
800022a4:	80 00       	ld.sh	r0,r0[0x0]
800022a6:	3a 00       	mov	r0,-96
800022a8:	80 00       	ld.sh	r0,r0[0x0]
800022aa:	21 da       	sub	r10,29
800022ac:	80 00       	ld.sh	r0,r0[0x0]
800022ae:	39 04       	mov	r4,-112

800022b0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800022b0:	fe 78 08 00 	mov	r8,-63488
800022b4:	e0 69 00 83 	mov	r9,131
800022b8:	f2 0c 01 0c 	sub	r12,r9,r12
800022bc:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800022c0:	f2 ca ff c0 	sub	r10,r9,-64
800022c4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800022c8:	58 08       	cp.w	r8,0
800022ca:	c0 21       	brne	800022ce <_get_interrupt_handler+0x1e>
800022cc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
800022ce:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
800022d2:	48 5a       	lddpc	r10,800022e4 <_get_interrupt_handler+0x34>
800022d4:	f4 09 00 39 	add	r9,r10,r9<<0x3
800022d8:	f0 08 11 1f 	rsub	r8,r8,31
800022dc:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800022de:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800022e2:	5e fc       	retal	r12
800022e4:	80 00       	ld.sh	r0,r0[0x0]
800022e6:	3a 00       	mov	r0,-96

800022e8 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800022e8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800022ea:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800022ee:	99 a8       	st.w	r12[0x28],r8
}
800022f0:	5e fc       	retal	r12
800022f2:	d7 03       	nop

800022f4 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800022f4:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800022f6:	ec 5b bb 9f 	cp.w	r11,899999
800022fa:	e0 8b 00 04 	brhi	80002302 <pm_enable_osc0_crystal+0xe>
800022fe:	30 4b       	mov	r11,4
80002300:	c1 38       	rjmp	80002326 <pm_enable_osc0_crystal+0x32>
80002302:	e0 68 c6 bf 	mov	r8,50879
80002306:	ea 18 00 2d 	orh	r8,0x2d
8000230a:	10 3b       	cp.w	r11,r8
8000230c:	e0 8b 00 04 	brhi	80002314 <pm_enable_osc0_crystal+0x20>
80002310:	30 5b       	mov	r11,5
80002312:	c0 a8       	rjmp	80002326 <pm_enable_osc0_crystal+0x32>
80002314:	e0 68 12 00 	mov	r8,4608
80002318:	ea 18 00 7a 	orh	r8,0x7a
8000231c:	10 3b       	cp.w	r11,r8
8000231e:	f9 bb 03 06 	movlo	r11,6
80002322:	f9 bb 02 07 	movhs	r11,7
80002326:	f0 1f 00 02 	mcall	8000232c <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
8000232a:	d8 02       	popm	pc
8000232c:	80 00       	ld.sh	r0,r0[0x0]
8000232e:	22 e8       	sub	r8,46

80002330 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002330:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002332:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002336:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002338:	78 08       	ld.w	r8,r12[0x0]
8000233a:	a3 a8       	sbr	r8,0x2
8000233c:	99 08       	st.w	r12[0x0],r8
}
8000233e:	5e fc       	retal	r12

80002340 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002340:	79 58       	ld.w	r8,r12[0x54]
80002342:	e2 18 00 80 	andl	r8,0x80,COH
80002346:	cf d0       	breq	80002340 <pm_wait_for_clk0_ready>
}
80002348:	5e fc       	retal	r12
8000234a:	d7 03       	nop

8000234c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
8000234c:	eb cd 40 80 	pushm	r7,lr
80002350:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002352:	f0 1f 00 04 	mcall	80002360 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002356:	0e 9c       	mov	r12,r7
80002358:	f0 1f 00 03 	mcall	80002364 <pm_enable_clk0+0x18>
}
8000235c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002360:	80 00       	ld.sh	r0,r0[0x0]
80002362:	23 30       	sub	r0,51
80002364:	80 00       	ld.sh	r0,r0[0x0]
80002366:	23 40       	sub	r0,52

80002368 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002368:	eb cd 40 d0 	pushm	r4,r6-r7,lr
8000236c:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002370:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002372:	09 f7       	ld.ub	r7,r4[0x7]
80002374:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002378:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
8000237c:	09 b4       	ld.ub	r4,r4[0x3]
8000237e:	08 96       	mov	r6,r4
80002380:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002384:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002388:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
8000238c:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002390:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002394:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002398:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
8000239c:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
800023a0:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
800023a2:	79 58       	ld.w	r8,r12[0x54]
800023a4:	e2 18 00 20 	andl	r8,0x20,COH
800023a8:	cf d0       	breq	800023a2 <pm_cksel+0x3a>
}
800023aa:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

800023ae <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
800023ae:	eb cd 40 80 	pushm	r7,lr
800023b2:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
800023b4:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
800023b6:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
800023ba:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
800023be:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
800023c2:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
800023c6:	2f 8b       	sub	r11,-8
800023c8:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
800023cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800023d0 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
800023d0:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
800023d2:	2f 8b       	sub	r11,-8
800023d4:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
800023d8:	f5 e9 10 19 	or	r9,r10,r9<<0x1
800023dc:	f3 e8 10 28 	or	r8,r9,r8<<0x2
800023e0:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
800023e4:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
800023e8:	d8 02       	popm	pc

800023ea <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
800023ea:	2f 8b       	sub	r11,-8
800023ec:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
800023f0:	a1 a8       	sbr	r8,0x0
800023f2:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
800023f6:	5e fc       	retal	r12

800023f8 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
800023f8:	79 58       	ld.w	r8,r12[0x54]
800023fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800023fe:	cf d0       	breq	800023f8 <pm_wait_for_pll0_locked>
}
80002400:	5e fc       	retal	r12

80002402 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002402:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002404:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002408:	99 08       	st.w	r12[0x0],r8
}
8000240a:	5e fc       	retal	r12

8000240c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
8000240c:	eb cd 40 c0 	pushm	r6-r7,lr
80002410:	18 97       	mov	r7,r12
80002412:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002414:	f0 1f 00 06 	mcall	8000242c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002418:	0c 9b       	mov	r11,r6
8000241a:	0e 9c       	mov	r12,r7
8000241c:	f0 1f 00 05 	mcall	80002430 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002420:	30 1b       	mov	r11,1
80002422:	0e 9c       	mov	r12,r7
80002424:	f0 1f 00 04 	mcall	80002434 <pm_switch_to_osc0+0x28>
}
80002428:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000242c:	80 00       	ld.sh	r0,r0[0x0]
8000242e:	22 f4       	sub	r4,47
80002430:	80 00       	ld.sh	r0,r0[0x0]
80002432:	23 4c       	sub	r12,52
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	24 02       	sub	r2,64

80002438 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002438:	f8 c8 00 01 	sub	r8,r12,1
8000243c:	f0 0b 00 0b 	add	r11,r8,r11
80002440:	f6 0c 0d 0a 	divu	r10,r11,r12
80002444:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002446:	f4 c8 00 01 	sub	r8,r10,1
8000244a:	e0 48 00 fe 	cp.w	r8,254
8000244e:	e0 88 00 03 	brls	80002454 <getBaudDiv+0x1c>
80002452:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002454:	5c 8c       	casts.h	r12
}
80002456:	5e fc       	retal	r12

80002458 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002458:	f7 39 00 0d 	ld.ub	r9,r11[13]
8000245c:	30 18       	mov	r8,1
8000245e:	f0 09 18 00 	cp.b	r9,r8
80002462:	e0 88 00 04 	brls	8000246a <spi_initMaster+0x12>
80002466:	30 2c       	mov	r12,2
80002468:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000246a:	e0 68 00 80 	mov	r8,128
8000246e:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002470:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002472:	30 19       	mov	r9,1
80002474:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002478:	f7 39 00 0d 	ld.ub	r9,r11[13]
8000247c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002480:	30 09       	mov	r9,0
80002482:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002486:	30 fa       	mov	r10,15
80002488:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
8000248c:	99 18       	st.w	r12[0x4],r8
8000248e:	5e f9       	retal	r9

80002490 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002490:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002492:	30 18       	mov	r8,1
80002494:	f0 0b 18 00 	cp.b	r11,r8
80002498:	5f be       	srhi	lr
8000249a:	f0 0a 18 00 	cp.b	r10,r8
8000249e:	5f b8       	srhi	r8
800024a0:	fd e8 10 08 	or	r8,lr,r8
800024a4:	c0 30       	breq	800024aa <spi_selectionMode+0x1a>
800024a6:	30 2c       	mov	r12,2
800024a8:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800024aa:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800024ac:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800024b0:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800024b4:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800024b8:	99 18       	st.w	r12[0x4],r8
800024ba:	d8 0a       	popm	pc,r12=0

800024bc <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800024bc:	eb cd 40 f8 	pushm	r3-r7,lr
800024c0:	18 95       	mov	r5,r12
800024c2:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800024c4:	f7 36 00 0c 	ld.ub	r6,r11[12]
800024c8:	30 38       	mov	r8,3
800024ca:	f0 06 18 00 	cp.b	r6,r8
800024ce:	e0 8b 00 4d 	brhi	80002568 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
800024d2:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800024d6:	30 18       	mov	r8,1
800024d8:	f0 04 18 00 	cp.b	r4,r8
800024dc:	e0 8b 00 46 	brhi	80002568 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800024e0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800024e4:	30 78       	mov	r8,7
800024e6:	f0 03 18 00 	cp.b	r3,r8
800024ea:	e0 88 00 3f 	brls	80002568 <spi_setupChipReg+0xac>
800024ee:	31 08       	mov	r8,16
800024f0:	f0 03 18 00 	cp.b	r3,r8
800024f4:	e0 8b 00 3a 	brhi	80002568 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800024f8:	14 9b       	mov	r11,r10
800024fa:	6e 1c       	ld.w	r12,r7[0x4]
800024fc:	f0 1f 00 1d 	mcall	80002570 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002500:	c3 45       	brlt	80002568 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002502:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002504:	ec 09 16 01 	lsr	r9,r6,0x1
80002508:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
8000250c:	ec 16 00 01 	eorl	r6,0x1
80002510:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002514:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002518:	20 83       	sub	r3,8
8000251a:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000251e:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002522:	ef 39 00 09 	ld.ub	r9,r7[9]
80002526:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
8000252a:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000252e:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002532:	0f 89       	ld.ub	r9,r7[0x0]
80002534:	30 1a       	mov	r10,1
80002536:	f4 09 18 00 	cp.b	r9,r10
8000253a:	c0 e0       	breq	80002556 <spi_setupChipReg+0x9a>
8000253c:	c0 a3       	brcs	80002550 <spi_setupChipReg+0x94>
8000253e:	30 2a       	mov	r10,2
80002540:	f4 09 18 00 	cp.b	r9,r10
80002544:	c0 c0       	breq	8000255c <spi_setupChipReg+0xa0>
80002546:	30 3a       	mov	r10,3
80002548:	f4 09 18 00 	cp.b	r9,r10
8000254c:	c0 e1       	brne	80002568 <spi_setupChipReg+0xac>
8000254e:	c0 a8       	rjmp	80002562 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002550:	8b c8       	st.w	r5[0x30],r8
80002552:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002556:	8b d8       	st.w	r5[0x34],r8
80002558:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000255c:	8b e8       	st.w	r5[0x38],r8
8000255e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002562:	8b f8       	st.w	r5[0x3c],r8
80002564:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002568:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000256a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000256e:	00 00       	add	r0,r0
80002570:	80 00       	ld.sh	r0,r0[0x0]
80002572:	24 38       	sub	r8,67

80002574 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002574:	30 18       	mov	r8,1
80002576:	99 08       	st.w	r12[0x0],r8
}
80002578:	5e fc       	retal	r12

8000257a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000257a:	76 09       	ld.w	r9,r11[0x0]
8000257c:	58 29       	cp.w	r9,2
8000257e:	e0 88 00 03 	brls	80002584 <tc_init_waveform+0xa>
80002582:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002584:	76 18       	ld.w	r8,r11[0x4]
80002586:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000258a:	af ba       	sbr	r10,0xf
8000258c:	10 9b       	mov	r11,r8
8000258e:	e6 1b c0 00 	andh	r11,0xc000,COH
80002592:	16 4a       	or	r10,r11
80002594:	10 9b       	mov	r11,r8
80002596:	e6 1b 30 00 	andh	r11,0x3000,COH
8000259a:	16 4a       	or	r10,r11
8000259c:	10 9b       	mov	r11,r8
8000259e:	e6 1b 0c 00 	andh	r11,0xc00,COH
800025a2:	16 4a       	or	r10,r11
800025a4:	10 9b       	mov	r11,r8
800025a6:	e6 1b 03 00 	andh	r11,0x300,COH
800025aa:	16 4a       	or	r10,r11
800025ac:	10 9b       	mov	r11,r8
800025ae:	e6 1b 00 c0 	andh	r11,0xc0,COH
800025b2:	16 4a       	or	r10,r11
800025b4:	10 9b       	mov	r11,r8
800025b6:	e6 1b 00 30 	andh	r11,0x30,COH
800025ba:	16 4a       	or	r10,r11
800025bc:	10 9b       	mov	r11,r8
800025be:	e6 1b 00 0c 	andh	r11,0xc,COH
800025c2:	16 4a       	or	r10,r11
800025c4:	10 9b       	mov	r11,r8
800025c6:	e6 1b 00 03 	andh	r11,0x3,COH
800025ca:	16 4a       	or	r10,r11
800025cc:	10 9b       	mov	r11,r8
800025ce:	e2 1b 60 00 	andl	r11,0x6000,COH
800025d2:	16 4a       	or	r10,r11
800025d4:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800025d8:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800025dc:	10 9b       	mov	r11,r8
800025de:	e2 1b 0c 00 	andl	r11,0xc00,COH
800025e2:	16 4a       	or	r10,r11
800025e4:	10 9b       	mov	r11,r8
800025e6:	e2 1b 03 00 	andl	r11,0x300,COH
800025ea:	16 4a       	or	r10,r11
800025ec:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800025f0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800025f4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800025f8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800025fc:	10 9b       	mov	r11,r8
800025fe:	e2 1b 00 30 	andl	r11,0x30,COH
80002602:	16 4a       	or	r10,r11
80002604:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002608:	f5 e8 10 38 	or	r8,r10,r8<<0x3
8000260c:	a5 69       	lsl	r9,0x4
8000260e:	2f f9       	sub	r9,-1
80002610:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002614:	5e fd       	retal	0

80002616 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002616:	58 2b       	cp.w	r11,2
80002618:	e0 88 00 03 	brls	8000261e <tc_write_rc+0x8>
8000261c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000261e:	f6 08 15 04 	lsl	r8,r11,0x4
80002622:	2f f8       	sub	r8,-1
80002624:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002628:	e2 18 80 00 	andl	r8,0x8000,COH
8000262c:	c0 c0       	breq	80002644 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
8000262e:	a7 6b       	lsl	r11,0x6
80002630:	16 0c       	add	r12,r11
80002632:	2e 4c       	sub	r12,-28
80002634:	78 08       	ld.w	r8,r12[0x0]
80002636:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000263a:	e0 18 00 00 	andl	r8,0x0
8000263e:	f3 e8 10 08 	or	r8,r9,r8
80002642:	99 08       	st.w	r12[0x0],r8

  return value;
80002644:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002648:	5e fc       	retal	r12

8000264a <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
8000264a:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000264e:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002652:	58 2b       	cp.w	r11,2
80002654:	e0 88 00 04 	brls	8000265c <tc_configure_interrupts+0x12>
80002658:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000265c:	ee 19 00 01 	eorh	r9,0x1
80002660:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002664:	74 08       	ld.w	r8,r10[0x0]
80002666:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000266a:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
8000266e:	a7 6e       	lsl	lr,0x6
80002670:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002674:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002678:	0e 4e       	or	lr,r7
8000267a:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
8000267e:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002682:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002686:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000268a:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
8000268e:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002692:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002696:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000269a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000269e:	fd e8 10 18 	or	r8,lr,r8<<0x1
800026a2:	f6 0e 15 06 	lsl	lr,r11,0x6
800026a6:	f8 0e 00 0e 	add	lr,r12,lr
800026aa:	2d ce       	sub	lr,-36
800026ac:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800026ae:	58 09       	cp.w	r9,0
800026b0:	c0 20       	breq	800026b4 <tc_configure_interrupts+0x6a>
800026b2:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800026b4:	74 08       	ld.w	r8,r10[0x0]
800026b6:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800026ba:	e0 65 00 80 	mov	r5,128
800026be:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800026c2:	74 08       	ld.w	r8,r10[0x0]
800026c4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800026c8:	f9 b4 00 40 	moveq	r4,64
800026cc:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800026d0:	74 08       	ld.w	r8,r10[0x0]
800026d2:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800026d6:	f9 b3 00 20 	moveq	r3,32
800026da:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800026de:	74 08       	ld.w	r8,r10[0x0]
800026e0:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800026e4:	f9 b2 00 10 	moveq	r2,16
800026e8:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800026ec:	74 08       	ld.w	r8,r10[0x0]
800026ee:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800026f2:	f9 b6 00 08 	moveq	r6,8
800026f6:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800026fa:	74 08       	ld.w	r8,r10[0x0]
800026fc:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002700:	f9 b7 00 04 	moveq	r7,4
80002704:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002708:	74 08       	ld.w	r8,r10[0x0]
8000270a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000270e:	f9 be 00 02 	moveq	lr,2
80002712:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002716:	74 08       	ld.w	r8,r10[0x0]
80002718:	ec 18 00 01 	eorl	r8,0x1
8000271c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002720:	eb e8 10 08 	or	r8,r5,r8
80002724:	08 48       	or	r8,r4
80002726:	06 48       	or	r8,r3
80002728:	04 48       	or	r8,r2
8000272a:	0c 48       	or	r8,r6
8000272c:	0e 48       	or	r8,r7
8000272e:	1c 48       	or	r8,lr
80002730:	f6 0a 15 06 	lsl	r10,r11,0x6
80002734:	f8 0a 00 0a 	add	r10,r12,r10
80002738:	2d 8a       	sub	r10,-40
8000273a:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
8000273c:	a7 6b       	lsl	r11,0x6
8000273e:	2e 0b       	sub	r11,-32
80002740:	16 0c       	add	r12,r11
80002742:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002744:	58 09       	cp.w	r9,0
80002746:	c0 31       	brne	8000274c <tc_configure_interrupts+0x102>
80002748:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000274c:	d5 03       	csrf	0x10
8000274e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002752:	d7 03       	nop

80002754 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80002754:	4a 78       	lddpc	r8,800027f0 <twi_master_interrupt_handler+0x9c>
80002756:	70 08       	ld.w	r8,r8[0x0]
80002758:	70 89       	ld.w	r9,r8[0x20]
8000275a:	4a 7a       	lddpc	r10,800027f4 <twi_master_interrupt_handler+0xa0>
8000275c:	74 0a       	ld.w	r10,r10[0x0]
8000275e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80002762:	12 9a       	mov	r10,r9
80002764:	e2 1a 01 00 	andl	r10,0x100,COH
80002768:	c3 91       	brne	800027da <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
8000276a:	12 9a       	mov	r10,r9
8000276c:	e2 1a 00 02 	andl	r10,0x2,COH
80002770:	c1 70       	breq	8000279e <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80002772:	4a 29       	lddpc	r9,800027f8 <twi_master_interrupt_handler+0xa4>
80002774:	72 0a       	ld.w	r10,r9[0x0]
80002776:	70 cb       	ld.w	r11,r8[0x30]
80002778:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
8000277a:	72 0a       	ld.w	r10,r9[0x0]
8000277c:	2f fa       	sub	r10,-1
8000277e:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80002780:	49 f9       	lddpc	r9,800027fc <twi_master_interrupt_handler+0xa8>
80002782:	72 0a       	ld.w	r10,r9[0x0]
80002784:	20 1a       	sub	r10,1
80002786:	93 0a       	st.w	r9[0x0],r10
80002788:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000278a:	58 19       	cp.w	r9,1
8000278c:	f9 b9 00 02 	moveq	r9,2
80002790:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80002794:	49 a9       	lddpc	r9,800027fc <twi_master_interrupt_handler+0xa8>
80002796:	72 09       	ld.w	r9,r9[0x0]
80002798:	58 09       	cp.w	r9,0
8000279a:	c2 30       	breq	800027e0 <twi_master_interrupt_handler+0x8c>
8000279c:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
8000279e:	12 9a       	mov	r10,r9
800027a0:	e2 1a 00 04 	andl	r10,0x4,COH
800027a4:	c1 70       	breq	800027d2 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
800027a6:	49 79       	lddpc	r9,80002800 <twi_master_interrupt_handler+0xac>
800027a8:	72 0a       	ld.w	r10,r9[0x0]
800027aa:	20 1a       	sub	r10,1
800027ac:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
800027ae:	72 09       	ld.w	r9,r9[0x0]
800027b0:	58 09       	cp.w	r9,0
800027b2:	e0 89 00 0a 	brgt	800027c6 <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
800027b6:	49 09       	lddpc	r9,800027f4 <twi_master_interrupt_handler+0xa0>
800027b8:	30 1a       	mov	r10,1
800027ba:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
800027bc:	3f fa       	mov	r10,-1
800027be:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
800027c0:	72 09       	ld.w	r9,r9[0x0]
800027c2:	91 99       	st.w	r8[0x24],r9
800027c4:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
800027c6:	49 0a       	lddpc	r10,80002804 <twi_master_interrupt_handler+0xb0>
800027c8:	74 09       	ld.w	r9,r10[0x0]
800027ca:	13 3b       	ld.ub	r11,r9++
800027cc:	91 db       	st.w	r8[0x34],r11
800027ce:	95 09       	st.w	r10[0x0],r9
800027d0:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
800027d2:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800027d6:	c0 51       	brne	800027e0 <twi_master_interrupt_handler+0x8c>
800027d8:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
800027da:	30 1a       	mov	r10,1
800027dc:	48 b9       	lddpc	r9,80002808 <twi_master_interrupt_handler+0xb4>
800027de:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
800027e0:	3f f9       	mov	r9,-1
800027e2:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
800027e4:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
800027e6:	30 09       	mov	r9,0
800027e8:	48 98       	lddpc	r8,8000280c <twi_master_interrupt_handler+0xb8>
800027ea:	b0 89       	st.b	r8[0x0],r9
800027ec:	d6 03       	rete
800027ee:	00 00       	add	r0,r0
800027f0:	00 00       	add	r0,r0
800027f2:	00 f4       	st.b	--r0,r4
800027f4:	00 00       	add	r0,r0
800027f6:	00 f0       	st.b	--r0,r0
800027f8:	00 00       	add	r0,r0
800027fa:	01 00       	ld.w	r0,r0++
800027fc:	00 00       	add	r0,r0
800027fe:	00 fc       	st.b	--r0,r12
80002800:	00 00       	add	r0,r0
80002802:	00 ec       	st.h	--r0,r12
80002804:	00 00       	add	r0,r0
80002806:	00 f8       	st.b	--r0,r8
80002808:	00 00       	add	r0,r0
8000280a:	00 e9       	st.h	--r0,r9
8000280c:	00 00       	add	r0,r0
8000280e:	00 e8       	st.h	--r0,r8

80002810 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
80002810:	18 98       	mov	r8,r12
	uint32_t val;

	if (len == 0)
80002812:	58 0b       	cp.w	r11,0
80002814:	c0 21       	brne	80002818 <twi_mk_addr+0x8>
80002816:	5e fd       	retal	0
		return 0;

	val = addr[0];
80002818:	19 8c       	ld.ub	r12,r12[0x0]
	if (len > 1) {
8000281a:	58 1b       	cp.w	r11,1
8000281c:	e0 8a 00 05 	brle	80002826 <twi_mk_addr+0x16>
		val <<= 8;
		val |= addr[1];
80002820:	11 99       	ld.ub	r9,r8[0x1]
80002822:	f3 ec 10 8c 	or	r12,r9,r12<<0x8
	}
	if (len > 2) {
80002826:	58 2b       	cp.w	r11,2
80002828:	5e ac       	retle	r12
		val <<= 8;
		val |= addr[2];
8000282a:	11 a8       	ld.ub	r8,r8[0x2]
8000282c:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	}
	return val;
}
80002830:	5e fc       	retal	r12
80002832:	d7 03       	nop

80002834 <twi_is_busy>:
}


bool twi_is_busy(void)
{
	if (twi_busy) {
80002834:	48 28       	lddpc	r8,8000283c <twi_is_busy+0x8>
80002836:	11 8c       	ld.ub	r12,r8[0x0]
		return true;          // Still receiving/transmitting...
	} else {
		return false;
	}
}
80002838:	5e fc       	retal	r12
8000283a:	00 00       	add	r0,r0
8000283c:	00 00       	add	r0,r0
8000283e:	00 e8       	st.h	--r0,r8

80002840 <twi_master_write>:
	return TWI_SUCCESS;
}


int twi_master_write(volatile avr32_twi_t *twi, const twi_package_t *package)
{
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
80002844:	18 96       	mov	r6,r12
80002846:	16 97       	mov	r7,r11
	// No data to send
	if (package->length == 0) {
80002848:	76 38       	ld.w	r8,r11[0xc]
8000284a:	58 08       	cp.w	r8,0
8000284c:	c0 51       	brne	80002856 <twi_master_write+0x16>
8000284e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
80002852:	fe cf ff fc 	sub	pc,pc,-4
	// No data to send
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
80002856:	f0 1f 00 1f 	mcall	800028d0 <twi_master_write+0x90>
8000285a:	cf c1       	brne	80002852 <twi_master_write+0x12>
		cpu_relax();
	};

	twi_nack = false;
8000285c:	30 09       	mov	r9,0
8000285e:	49 e8       	lddpc	r8,800028d4 <twi_master_write+0x94>
80002860:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
80002862:	30 19       	mov	r9,1
80002864:	49 d8       	lddpc	r8,800028d8 <twi_master_write+0x98>
80002866:	b0 89       	st.b	r8[0x0],r9

	// Enable master transfer, disable slave
	twi->cr =   AVR32_TWI_CR_MSEN_MASK
80002868:	32 48       	mov	r8,36
8000286a:	8d 08       	st.w	r6[0x0],r8
			| AVR32_TWI_CR_SVDIS_MASK
#endif
			;

	// set write mode, slave address and 3 internal address byte length
	twi->mmr = (0 << AVR32_TWI_MMR_MREAD_OFFSET) |
8000286c:	6e 18       	ld.w	r8,r7[0x4]
8000286e:	a9 68       	lsl	r8,0x8
80002870:	e2 18 03 00 	andl	r8,0x300,COH
80002874:	0f 89       	ld.ub	r9,r7[0x0]
80002876:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000287a:	8d 18       	st.w	r6[0x4],r8
			(package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK);

	// Set pointer to TWI instance for IT
	twi_inst = twi;
8000287c:	49 88       	lddpc	r8,800028dc <twi_master_write+0x9c>
8000287e:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
80002880:	6e 1b       	ld.w	r11,r7[0x4]
80002882:	ee cc ff ff 	sub	r12,r7,-1
80002886:	f0 1f 00 17 	mcall	800028e0 <twi_master_write+0xa0>
8000288a:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_tx_data = package->buffer;
8000288c:	6e 29       	ld.w	r9,r7[0x8]
8000288e:	49 68       	lddpc	r8,800028e4 <twi_master_write+0xa4>
80002890:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to write
	twi_tx_nb_bytes = package->length;
80002892:	6e 3a       	ld.w	r10,r7[0xc]
80002894:	49 59       	lddpc	r9,800028e8 <twi_master_write+0xa8>
80002896:	93 0a       	st.w	r9[0x0],r10

	// put the first byte in the Transmit Holding Register
	twi->thr = *twi_tx_data++;
80002898:	70 09       	ld.w	r9,r8[0x0]
8000289a:	13 3a       	ld.ub	r10,r9++
8000289c:	8d da       	st.w	r6[0x34],r10
8000289e:	91 09       	st.w	r8[0x0],r9

	// mask NACK and TXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_TXRDY_MASK;
800028a0:	49 38       	lddpc	r8,800028ec <twi_master_write+0xac>
800028a2:	e0 69 01 04 	mov	r9,260
800028a6:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
800028a8:	70 08       	ld.w	r8,r8[0x0]
800028aa:	8d 98       	st.w	r6[0x24],r8

	// send data
	while (twi_is_busy()) {
800028ac:	c0 38       	rjmp	800028b2 <twi_master_write+0x72>
		cpu_relax();
800028ae:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// send data
	while (twi_is_busy()) {
800028b2:	f0 1f 00 08 	mcall	800028d0 <twi_master_write+0x90>
800028b6:	cf c1       	brne	800028ae <twi_master_write+0x6e>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
800028b8:	30 88       	mov	r8,8
800028ba:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
800028bc:	48 68       	lddpc	r8,800028d4 <twi_master_write+0x94>
800028be:	11 8c       	ld.ub	r12,r8[0x0]
800028c0:	58 0c       	cp.w	r12,0
800028c2:	f9 bc 01 fb 	movne	r12,-5
800028c6:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
800028ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028ce:	00 00       	add	r0,r0
800028d0:	80 00       	ld.sh	r0,r0[0x0]
800028d2:	28 34       	sub	r4,-125
800028d4:	00 00       	add	r0,r0
800028d6:	00 e9       	st.h	--r0,r9
800028d8:	00 00       	add	r0,r0
800028da:	00 e8       	st.h	--r0,r8
800028dc:	00 00       	add	r0,r0
800028de:	00 f4       	st.b	--r0,r4
800028e0:	80 00       	ld.sh	r0,r0[0x0]
800028e2:	28 10       	sub	r0,-127
800028e4:	00 00       	add	r0,r0
800028e6:	00 f8       	st.b	--r0,r8
800028e8:	00 00       	add	r0,r0
800028ea:	00 ec       	st.h	--r0,r12
800028ec:	00 00       	add	r0,r0
800028ee:	00 f0       	st.b	--r0,r0

800028f0 <twi_master_read>:
	}
	return val;
}

int twi_master_read(volatile avr32_twi_t *twi, const twi_package_t *package)
{
800028f0:	eb cd 40 c0 	pushm	r6-r7,lr
800028f4:	18 96       	mov	r6,r12
800028f6:	16 97       	mov	r7,r11
	// check argument
	if (package->length == 0) {
800028f8:	76 38       	ld.w	r8,r11[0xc]
800028fa:	58 08       	cp.w	r8,0
800028fc:	c0 51       	brne	80002906 <twi_master_read+0x16>
800028fe:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
80002902:	fe cf ff fc 	sub	pc,pc,-4
	// check argument
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
80002906:	f0 1f 00 21 	mcall	80002988 <twi_master_read+0x98>
8000290a:	cf c1       	brne	80002902 <twi_master_read+0x12>
		cpu_relax();
	};

	twi_nack = false;
8000290c:	30 09       	mov	r9,0
8000290e:	4a 08       	lddpc	r8,8000298c <twi_master_read+0x9c>
80002910:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
80002912:	30 19       	mov	r9,1
80002914:	49 f8       	lddpc	r8,80002990 <twi_master_read+0xa0>
80002916:	b0 89       	st.b	r8[0x0],r9

	// set read mode, slave address and 3 internal address byte length
	twi->mmr = (package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
80002918:	0f 89       	ld.ub	r9,r7[0x0]
8000291a:	6e 18       	ld.w	r8,r7[0x4]
8000291c:	a9 68       	lsl	r8,0x8
8000291e:	e2 18 03 00 	andl	r8,0x300,COH
80002922:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80002926:	ad a8       	sbr	r8,0xc
80002928:	8d 18       	st.w	r6[0x4],r8
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK) |
			(1 << AVR32_TWI_MMR_MREAD_OFFSET);

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
8000292a:	49 b8       	lddpc	r8,80002994 <twi_master_read+0xa4>
8000292c:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
8000292e:	6e 1b       	ld.w	r11,r7[0x4]
80002930:	ee cc ff ff 	sub	r12,r7,-1
80002934:	f0 1f 00 19 	mcall	80002998 <twi_master_read+0xa8>
80002938:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_rx_data = package->buffer;
8000293a:	6e 29       	ld.w	r9,r7[0x8]
8000293c:	49 88       	lddpc	r8,8000299c <twi_master_read+0xac>
8000293e:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to read
	twi_rx_nb_bytes = package->length;
80002940:	6e 39       	ld.w	r9,r7[0xc]
80002942:	49 88       	lddpc	r8,800029a0 <twi_master_read+0xb0>
80002944:	91 09       	st.w	r8[0x0],r9

	// Enable master transfer
	twi->cr =  AVR32_TWI_CR_MSEN_MASK;
80002946:	30 49       	mov	r9,4
80002948:	8d 09       	st.w	r6[0x0],r9

	// Send start condition
	twi->cr = AVR32_TWI_START_MASK;
8000294a:	30 19       	mov	r9,1
8000294c:	8d 09       	st.w	r6[0x0],r9

	// only one byte to receive
	if (twi_rx_nb_bytes == 1) {
8000294e:	70 08       	ld.w	r8,r8[0x0]
		// set stop bit
		twi->cr = AVR32_TWI_STOP_MASK;
80002950:	12 38       	cp.w	r8,r9
80002952:	f9 b8 00 02 	moveq	r8,2
80002956:	ed f8 0a 00 	st.weq	r6[0x0],r8
	}

	// mask NACK and RXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
8000295a:	49 38       	lddpc	r8,800029a4 <twi_master_read+0xb4>
8000295c:	e0 69 01 02 	mov	r9,258
80002960:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
80002962:	70 08       	ld.w	r8,r8[0x0]
80002964:	8d 98       	st.w	r6[0x24],r8

	// get data
	while (twi_is_busy()) {
80002966:	c0 38       	rjmp	8000296c <twi_master_read+0x7c>
		cpu_relax();
80002968:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// get data
	while (twi_is_busy()) {
8000296c:	f0 1f 00 07 	mcall	80002988 <twi_master_read+0x98>
80002970:	cf c1       	brne	80002968 <twi_master_read+0x78>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
80002972:	30 88       	mov	r8,8
80002974:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80002976:	48 68       	lddpc	r8,8000298c <twi_master_read+0x9c>
80002978:	11 8c       	ld.ub	r12,r8[0x0]
8000297a:	58 0c       	cp.w	r12,0
8000297c:	f9 bc 01 fb 	movne	r12,-5
80002980:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
80002984:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002988:	80 00       	ld.sh	r0,r0[0x0]
8000298a:	28 34       	sub	r4,-125
8000298c:	00 00       	add	r0,r0
8000298e:	00 e9       	st.h	--r0,r9
80002990:	00 00       	add	r0,r0
80002992:	00 e8       	st.h	--r0,r8
80002994:	00 00       	add	r0,r0
80002996:	00 f4       	st.b	--r0,r4
80002998:	80 00       	ld.sh	r0,r0[0x0]
8000299a:	28 10       	sub	r0,-127
8000299c:	00 00       	add	r0,r0
8000299e:	01 00       	ld.w	r0,r0++
800029a0:	00 00       	add	r0,r0
800029a2:	00 fc       	st.b	--r0,r12
800029a4:	00 00       	add	r0,r0
800029a6:	00 f0       	st.b	--r0,r0

800029a8 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
800029a8:	eb cd 40 e0 	pushm	r5-r7,lr
800029ac:	20 1d       	sub	sp,4
800029ae:	18 97       	mov	r7,r12
800029b0:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
800029b2:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
800029b6:	4a 19       	lddpc	r9,80002a38 <twi_master_init+0x90>
800029b8:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
800029ba:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
800029bc:	3f f9       	mov	r9,-1
800029be:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
800029c0:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
800029c2:	e0 69 00 80 	mov	r9,128
800029c6:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800029c8:	e6 18 00 01 	andh	r8,0x1,COH
800029cc:	c0 21       	brne	800029d0 <twi_master_init+0x28>
      cpu_irq_enable();
800029ce:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
800029d0:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800029d2:	e1 b8 00 00 	mfsr	r8,0x0
800029d6:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800029d8:	d3 03       	ssrf	0x10

	return flags;
800029da:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
800029dc:	30 3a       	mov	r10,3
800029de:	e0 6b 01 60 	mov	r11,352
800029e2:	49 7c       	lddpc	r12,80002a3c <twi_master_init+0x94>
800029e4:	f0 1f 00 17 	mcall	80002a40 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800029e8:	e6 16 00 01 	andh	r6,0x1,COH
800029ec:	c0 21       	brne	800029f0 <twi_master_init+0x48>
      cpu_irq_enable();
800029ee:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
800029f0:	6a 19       	ld.w	r9,r5[0x4]
800029f2:	a1 79       	lsl	r9,0x1
800029f4:	6a 08       	ld.w	r8,r5[0x0]
800029f6:	f0 09 0d 08 	divu	r8,r8,r9
800029fa:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800029fc:	e0 48 00 ff 	cp.w	r8,255
80002a00:	e0 8b 00 04 	brhi	80002a08 <twi_master_init+0x60>
80002a04:	30 09       	mov	r9,0
80002a06:	c0 f8       	rjmp	80002a24 <twi_master_init+0x7c>
80002a08:	30 09       	mov	r9,0
80002a0a:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
80002a0c:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
80002a0e:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80002a10:	e0 48 00 ff 	cp.w	r8,255
80002a14:	5f bb       	srhi	r11
80002a16:	58 69       	cp.w	r9,6
80002a18:	5f 8a       	srls	r10
80002a1a:	f7 ea 00 0a 	and	r10,r11,r10
80002a1e:	f8 0a 18 00 	cp.b	r10,r12
80002a22:	cf 51       	brne	80002a0c <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
80002a24:	b1 69       	lsl	r9,0x10
80002a26:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80002a2a:	f3 e8 10 08 	or	r8,r9,r8
80002a2e:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80002a30:	2f fd       	sub	sp,-4
80002a32:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002a36:	00 00       	add	r0,r0
80002a38:	00 00       	add	r0,r0
80002a3a:	00 f4       	st.b	--r0,r4
80002a3c:	80 00       	ld.sh	r0,r0[0x0]
80002a3e:	27 54       	sub	r4,117
80002a40:	80 00       	ld.sh	r0,r0[0x0]
80002a42:	21 dc       	sub	r12,29

80002a44 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002a44:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002a46:	f6 08 15 04 	lsl	r8,r11,0x4
80002a4a:	14 38       	cp.w	r8,r10
80002a4c:	f9 b8 08 10 	movls	r8,16
80002a50:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002a54:	f0 0b 02 4b 	mul	r11,r8,r11
80002a58:	f6 09 16 01 	lsr	r9,r11,0x1
80002a5c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002a60:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002a64:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002a68:	f2 cb 00 01 	sub	r11,r9,1
80002a6c:	e0 4b ff fe 	cp.w	r11,65534
80002a70:	e0 88 00 03 	brls	80002a76 <usart_set_async_baudrate+0x32>
80002a74:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002a76:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002a78:	e8 6e 00 00 	mov	lr,524288
80002a7c:	59 08       	cp.w	r8,16
80002a7e:	fc 08 17 10 	movne	r8,lr
80002a82:	f9 b8 00 00 	moveq	r8,0
80002a86:	e4 1b ff f7 	andh	r11,0xfff7
80002a8a:	e0 1b fe cf 	andl	r11,0xfecf
80002a8e:	16 48       	or	r8,r11
80002a90:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002a92:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002a96:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002a9a:	99 89       	st.w	r12[0x20],r9
80002a9c:	d8 0a       	popm	pc,r12=0

80002a9e <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002a9e:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002aa0:	e2 18 00 02 	andl	r8,0x2,COH
80002aa4:	c0 31       	brne	80002aaa <usart_write_char+0xc>
80002aa6:	30 2c       	mov	r12,2
80002aa8:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002aaa:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002aae:	99 7b       	st.w	r12[0x1c],r11
80002ab0:	5e fd       	retal	0
80002ab2:	d7 03       	nop

80002ab4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002ab4:	eb cd 40 e0 	pushm	r5-r7,lr
80002ab8:	18 96       	mov	r6,r12
80002aba:	16 95       	mov	r5,r11
80002abc:	e0 67 27 0f 	mov	r7,9999
80002ac0:	c0 68       	rjmp	80002acc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002ac2:	58 07       	cp.w	r7,0
80002ac4:	c0 31       	brne	80002aca <usart_putchar+0x16>
80002ac6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002aca:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002acc:	0a 9b       	mov	r11,r5
80002ace:	0c 9c       	mov	r12,r6
80002ad0:	f0 1f 00 03 	mcall	80002adc <usart_putchar+0x28>
80002ad4:	cf 71       	brne	80002ac2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002ad6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002ada:	00 00       	add	r0,r0
80002adc:	80 00       	ld.sh	r0,r0[0x0]
80002ade:	2a 9e       	sub	lr,-87

80002ae0 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002ae0:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002ae4:	e6 18 00 01 	andh	r8,0x1,COH
80002ae8:	c0 71       	brne	80002af6 <usart_reset+0x16>
80002aea:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002aec:	3f f8       	mov	r8,-1
80002aee:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002af0:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002af2:	d5 03       	csrf	0x10
80002af4:	c0 48       	rjmp	80002afc <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002af6:	3f f8       	mov	r8,-1
80002af8:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002afa:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002afc:	30 08       	mov	r8,0
80002afe:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002b00:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002b02:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002b04:	ea 68 61 0c 	mov	r8,680204
80002b08:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002b0a:	5e fc       	retal	r12

80002b0c <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002b0c:	eb cd 40 e0 	pushm	r5-r7,lr
80002b10:	18 96       	mov	r6,r12
80002b12:	16 97       	mov	r7,r11
80002b14:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002b16:	f0 1f 00 2f 	mcall	80002bd0 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002b1a:	58 07       	cp.w	r7,0
80002b1c:	c5 80       	breq	80002bcc <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002b1e:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002b20:	30 49       	mov	r9,4
80002b22:	f2 08 18 00 	cp.b	r8,r9
80002b26:	e0 88 00 53 	brls	80002bcc <usart_init_rs232+0xc0>
80002b2a:	30 99       	mov	r9,9
80002b2c:	f2 08 18 00 	cp.b	r8,r9
80002b30:	e0 8b 00 4e 	brhi	80002bcc <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002b34:	0f d9       	ld.ub	r9,r7[0x5]
80002b36:	30 78       	mov	r8,7
80002b38:	f0 09 18 00 	cp.b	r9,r8
80002b3c:	e0 8b 00 48 	brhi	80002bcc <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002b40:	8e 39       	ld.sh	r9,r7[0x6]
80002b42:	e0 68 01 01 	mov	r8,257
80002b46:	f0 09 19 00 	cp.h	r9,r8
80002b4a:	e0 8b 00 41 	brhi	80002bcc <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002b4e:	ef 39 00 08 	ld.ub	r9,r7[8]
80002b52:	30 38       	mov	r8,3
80002b54:	f0 09 18 00 	cp.b	r9,r8
80002b58:	e0 8b 00 3a 	brhi	80002bcc <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002b5c:	0a 9a       	mov	r10,r5
80002b5e:	6e 0b       	ld.w	r11,r7[0x0]
80002b60:	0c 9c       	mov	r12,r6
80002b62:	f0 1f 00 1d 	mcall	80002bd4 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002b66:	58 1c       	cp.w	r12,1
80002b68:	c3 20       	breq	80002bcc <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002b6a:	0f c8       	ld.ub	r8,r7[0x4]
80002b6c:	30 99       	mov	r9,9
80002b6e:	f2 08 18 00 	cp.b	r8,r9
80002b72:	c0 51       	brne	80002b7c <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002b74:	6c 18       	ld.w	r8,r6[0x4]
80002b76:	b1 b8       	sbr	r8,0x11
80002b78:	8d 18       	st.w	r6[0x4],r8
80002b7a:	c0 68       	rjmp	80002b86 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002b7c:	6c 19       	ld.w	r9,r6[0x4]
80002b7e:	20 58       	sub	r8,5
80002b80:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002b84:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002b86:	6c 19       	ld.w	r9,r6[0x4]
80002b88:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002b8c:	0f d8       	ld.ub	r8,r7[0x5]
80002b8e:	a9 78       	lsl	r8,0x9
80002b90:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002b94:	12 48       	or	r8,r9
80002b96:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002b98:	8e 38       	ld.sh	r8,r7[0x6]
80002b9a:	30 29       	mov	r9,2
80002b9c:	f2 08 19 00 	cp.h	r8,r9
80002ba0:	e0 88 00 09 	brls	80002bb2 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002ba4:	6c 18       	ld.w	r8,r6[0x4]
80002ba6:	ad b8       	sbr	r8,0xd
80002ba8:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002baa:	8e b8       	ld.uh	r8,r7[0x6]
80002bac:	20 28       	sub	r8,2
80002bae:	8d a8       	st.w	r6[0x28],r8
80002bb0:	c0 68       	rjmp	80002bbc <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002bb2:	6c 19       	ld.w	r9,r6[0x4]
80002bb4:	5c 78       	castu.h	r8
80002bb6:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002bba:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002bbc:	6c 18       	ld.w	r8,r6[0x4]
80002bbe:	e0 18 ff f0 	andl	r8,0xfff0
80002bc2:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002bc4:	35 08       	mov	r8,80
80002bc6:	8d 08       	st.w	r6[0x0],r8
80002bc8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002bcc:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002bd0:	80 00       	ld.sh	r0,r0[0x0]
80002bd2:	2a e0       	sub	r0,-82
80002bd4:	80 00       	ld.sh	r0,r0[0x0]
80002bd6:	2a 44       	sub	r4,-92

80002bd8 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002bd8:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002bdc:	fe c0 f3 dc 	sub	r0,pc,-3108

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002be0:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002be4:	d5 53       	csrf	0x15
  cp      r0, r1
80002be6:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80002be8:	31 01       	mov	r1,16
  lda.w   r2, _data_lma
80002bea:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002bec:	c0 72       	brcc	80002bfa <idata_load_loop_end>
  st.d    r0++, r4
80002bee:	fe c2 f0 a6 	sub	r2,pc,-3930

80002bf2 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80002bf2:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002bf4:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80002bf6:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002bf8:	cf d3       	brcs	80002bf2 <idata_load_loop>

80002bfa <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002bfa:	31 00       	mov	r0,16
  mov     r2, 0
80002bfc:	e0 61 05 90 	mov	r1,1424
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002c00:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002c02:	c0 62       	brcc	80002c0e <udata_clear_loop_end>
  brlo    udata_clear_loop
80002c04:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002c06:	30 03       	mov	r3,0

80002c08 <udata_clear_loop>:
80002c08:	a1 22       	st.d	r0++,r2
80002c0a:	02 30       	cp.w	r0,r1
80002c0c:	cf e3       	brcs	80002c08 <udata_clear_loop>

80002c0e <udata_clear_loop_end>:
80002c0e:	fe cf f7 4a 	sub	pc,pc,-2230
80002c12:	d7 03       	nop

80002c14 <_setOutput>:
 * Channel B corresponds to the left speaker 
 *
 * Created 06.11.17 MLN
 * Last modified 08.11.17 MLN
 */
void _setOutput (uint16_t inputA, uint16_t inputB){
80002c14:	eb cd 40 c0 	pushm	r6-r7,lr
80002c18:	18 96       	mov	r6,r12
80002c1a:	16 97       	mov	r7,r11
	// First we update DA0-9 parallel inputs
	
	// Output is masked to only affect PB0-9 in case of input error
	uint32_t output = inputA & AUDIOOUTPUTMASK;
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
80002c1c:	e0 6b 03 ff 	mov	r11,1023
80002c20:	30 1c       	mov	r12,1
80002c22:	f0 1f 00 1f 	mcall	80002c9c <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
80002c26:	f7 d6 c0 0a 	bfextu	r11,r6,0x0,0xa
80002c2a:	30 1c       	mov	r12,1
80002c2c:	f0 1f 00 1d 	mcall	80002ca0 <_setOutput+0x8c>
	output = inputB & AUDIOOUTPUTMASK;
	
	
	
	// Then we enable the DAC by setting active-low clear and power-down
	gpio_set_gpio_pin(DAC_PD_PIN);
80002c30:	32 ac       	mov	r12,42
80002c32:	f0 1f 00 1d 	mcall	80002ca4 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CLR_PIN);
80002c36:	32 fc       	mov	r12,47
80002c38:	f0 1f 00 1b 	mcall	80002ca4 <_setOutput+0x90>
	
	
	// Then we load the data in DAC channel A
	
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
80002c3c:	32 cc       	mov	r12,44
80002c3e:	f0 1f 00 1b 	mcall	80002ca8 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
80002c42:	32 dc       	mov	r12,45
80002c44:	f0 1f 00 19 	mcall	80002ca8 <_setOutput+0x94>
	// Selecting channel A
	gpio_set_gpio_pin(DAC_A0_PIN);
80002c48:	32 bc       	mov	r12,43
80002c4a:	f0 1f 00 17 	mcall	80002ca4 <_setOutput+0x90>
	// Loading data in Channel A
	gpio_clr_gpio_pin(DAC_LDAC_PIN);
80002c4e:	32 ec       	mov	r12,46
80002c50:	f0 1f 00 16 	mcall	80002ca8 <_setOutput+0x94>
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
80002c54:	32 dc       	mov	r12,45
80002c56:	f0 1f 00 14 	mcall	80002ca4 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
80002c5a:	32 cc       	mov	r12,44
80002c5c:	f0 1f 00 12 	mcall	80002ca4 <_setOutput+0x90>
	
	
	// We update the parallel input
	
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
80002c60:	e0 6b 03 ff 	mov	r11,1023
80002c64:	30 1c       	mov	r12,1
80002c66:	f0 1f 00 0e 	mcall	80002c9c <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
80002c6a:	f7 d7 c0 0a 	bfextu	r11,r7,0x0,0xa
80002c6e:	30 1c       	mov	r12,1
80002c70:	f0 1f 00 0c 	mcall	80002ca0 <_setOutput+0x8c>
	
	
	// We load input in channel B
	
	// Selecting channel B
	gpio_clr_gpio_pin(DAC_A0_PIN);
80002c74:	32 bc       	mov	r12,43
80002c76:	f0 1f 00 0d 	mcall	80002ca8 <_setOutput+0x94>
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
80002c7a:	32 cc       	mov	r12,44
80002c7c:	f0 1f 00 0b 	mcall	80002ca8 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
80002c80:	32 dc       	mov	r12,45
80002c82:	f0 1f 00 0a 	mcall	80002ca8 <_setOutput+0x94>
	// Data is loaded in channel B
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
80002c86:	32 dc       	mov	r12,45
80002c88:	f0 1f 00 07 	mcall	80002ca4 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
80002c8c:	32 cc       	mov	r12,44
80002c8e:	f0 1f 00 06 	mcall	80002ca4 <_setOutput+0x90>
	
	
	
	// Final refresh
	gpio_set_gpio_pin(DAC_LDAC_PIN);
80002c92:	32 ec       	mov	r12,46
80002c94:	f0 1f 00 04 	mcall	80002ca4 <_setOutput+0x90>
}
80002c98:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	21 5c       	sub	r12,21
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	21 34       	sub	r4,19
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	21 18       	sub	r8,17
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	21 40       	sub	r0,20

80002cac <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 20.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
// 		loadNextSample = true;
// 	}

	// Updating output first to have a fixed interval update, independent
	// from the data fetching time
	_setOutput(audioR, audioL);
80002cb0:	4a 46       	lddpc	r6,80002d40 <tc1_irq+0x94>
80002cb2:	4a 57       	lddpc	r7,80002d44 <tc1_irq+0x98>
80002cb4:	8c 8b       	ld.uh	r11,r6[0x0]
80002cb6:	8e 8c       	ld.uh	r12,r7[0x0]
80002cb8:	f0 1f 00 24 	mcall	80002d48 <tc1_irq+0x9c>
	// Audio loading version 2
	/* Update audioL and audioR values using pointer to array values
	 * Audio values must be 10-bit.
	 * Shifting through the array by incrementing wavDataIndex.
	 */
	audioL = *(wavDataPointer + wavDataIndex % WAVDATA_SIZE);
80002cbc:	4a 48       	lddpc	r8,80002d4c <tc1_irq+0xa0>
80002cbe:	70 09       	ld.w	r9,r8[0x0]
80002cc0:	4a 48       	lddpc	r8,80002d50 <tc1_irq+0xa4>
80002cc2:	70 0a       	ld.w	r10,r8[0x0]
	audioL <<= 2;
80002cc4:	f7 da c0 09 	bfextu	r11,r10,0x0,0x9
80002cc8:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80002ccc:	a3 6b       	lsl	r11,0x2
80002cce:	ac 0b       	st.h	r6[0x0],r11
	wavDataIndex++;
80002cd0:	2f fa       	sub	r10,-1
80002cd2:	91 0a       	st.w	r8[0x0],r10
	audioL |= *(wavDataPointer + (wavDataIndex % WAVDATA_SIZE) + 1) >> 6;
80002cd4:	f9 da c0 09 	bfextu	r12,r10,0x0,0x9
80002cd8:	f2 0c 00 0c 	add	r12,r9,r12
80002cdc:	19 9c       	ld.ub	r12,r12[0x1]
80002cde:	f7 ec 12 6b 	or	r11,r11,r12>>0x6
80002ce2:	ac 0b       	st.h	r6[0x0],r11
	wavDataIndex++;
80002ce4:	2f fa       	sub	r10,-1
80002ce6:	91 0a       	st.w	r8[0x0],r10
		
		
	audioR = *(wavDataPointer + (wavDataIndex % WAVDATA_SIZE) + 2);
	audioR <<= 2;
80002ce8:	f7 da c0 09 	bfextu	r11,r10,0x0,0x9
80002cec:	f2 0b 00 0b 	add	r11,r9,r11
80002cf0:	17 ab       	ld.ub	r11,r11[0x2]
80002cf2:	a3 6b       	lsl	r11,0x2
80002cf4:	ae 0b       	st.h	r7[0x0],r11
	wavDataIndex++;
80002cf6:	2f fa       	sub	r10,-1
80002cf8:	91 0a       	st.w	r8[0x0],r10
	audioR |= *(wavDataPointer + (wavDataIndex % WAVDATA_SIZE) + 3) >> 6;
80002cfa:	f9 da c0 09 	bfextu	r12,r10,0x0,0x9
80002cfe:	f2 0c 00 0c 	add	r12,r9,r12
80002d02:	19 bc       	ld.ub	r12,r12[0x3]
80002d04:	f7 ec 12 6b 	or	r11,r11,r12>>0x6
80002d08:	ae 0b       	st.h	r7[0x0],r11
	wavDataIndex++;
80002d0a:	2f fa       	sub	r10,-1
80002d0c:	91 0a       	st.w	r8[0x0],r10
		
	// If pointer reaches the end of the current wavData array
	if ( wavDataIndex % WAVDATA_SIZE <= 3){
80002d0e:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80002d12:	58 3a       	cp.w	r10,3
80002d14:	e0 8b 00 12 	brhi	80002d38 <tc1_irq+0x8c>
			
		// Switching between arrays then
		// loading next sector in previously used array
		if (wavDataPointer == wavData1){
80002d18:	48 f8       	lddpc	r8,80002d54 <tc1_irq+0xa8>
80002d1a:	10 39       	cp.w	r9,r8
80002d1c:	c0 81       	brne	80002d2c <tc1_irq+0x80>
			wavDataPointer = wavData2;
80002d1e:	48 f9       	lddpc	r9,80002d58 <tc1_irq+0xac>
80002d20:	48 b8       	lddpc	r8,80002d4c <tc1_irq+0xa0>
80002d22:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA1;
80002d24:	30 19       	mov	r9,1
80002d26:	48 e8       	lddpc	r8,80002d5c <tc1_irq+0xb0>
80002d28:	b0 89       	st.b	r8[0x0],r9
80002d2a:	c0 78       	rjmp	80002d38 <tc1_irq+0x8c>
			//sdcard_getNextSector(wavData1);
		}
		else {
			wavDataPointer = wavData1;
80002d2c:	48 a9       	lddpc	r9,80002d54 <tc1_irq+0xa8>
80002d2e:	48 88       	lddpc	r8,80002d4c <tc1_irq+0xa0>
80002d30:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA2;
80002d32:	30 29       	mov	r9,2
80002d34:	48 a8       	lddpc	r8,80002d5c <tc1_irq+0xb0>
80002d36:	b0 89       	st.b	r8[0x0],r9
			//sdcard_getNextSector(wavData2);
		}
	}
}
80002d38:	e3 cd 40 c0 	ldm	sp++,r6-r7,lr
80002d3c:	d6 03       	rete
80002d3e:	00 00       	add	r0,r0
80002d40:	00 00       	add	r0,r0
80002d42:	01 08       	ld.w	r8,r0++
80002d44:	00 00       	add	r0,r0
80002d46:	01 0a       	ld.w	r10,r0++
80002d48:	80 00       	ld.sh	r0,r0[0x0]
80002d4a:	2c 14       	sub	r4,-63
80002d4c:	00 00       	add	r0,r0
80002d4e:	00 04       	add	r4,r0
80002d50:	00 00       	add	r0,r0
80002d52:	01 04       	ld.w	r4,r0++
80002d54:	00 00       	add	r0,r0
80002d56:	01 0c       	ld.w	r12,r0++
80002d58:	00 00       	add	r0,r0
80002d5a:	03 0c       	ld.w	r12,r1++
80002d5c:	00 00       	add	r0,r0
80002d5e:	00 08       	add	r8,r0

80002d60 <usart_init>:
	gpio_enable_pin_pull_up(PIN_INT1);
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
}

void usart_init(void){
80002d60:	d4 21       	pushm	r4-r7,lr
80002d62:	20 dd       	sub	sp,52
		.baudrate     = 250000,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
80002d64:	49 78       	lddpc	r8,80002dc0 <usart_init+0x60>
80002d66:	fa cb ff d8 	sub	r11,sp,-40
80002d6a:	f0 e6 00 00 	ld.d	r6,r8[0]
80002d6e:	f6 e7 00 00 	st.d	r11[0],r6
80002d72:	70 28       	ld.w	r8,r8[0x8]
80002d74:	97 28       	st.w	r11[0x8],r8
		{USART1_TXD_PIN, USART1_TXD_FCT},
		{USART1_RXD_PIN, USART1_RXD_FCT},
		{USART1_CLK_PIN, USART1_CLK_FCT},
		{USART1_RTS_PIN, USART1_RTS_FCT},
		{USART1_CTS_PIN, USART1_CTS_FCT}
	};
80002d76:	49 48       	lddpc	r8,80002dc4 <usart_init+0x64>
80002d78:	1a 97       	mov	r7,sp
80002d7a:	f0 e4 00 00 	ld.d	r4,r8[0]
80002d7e:	fa e5 00 00 	st.d	sp[0],r4
80002d82:	f0 e4 00 08 	ld.d	r4,r8[8]
80002d86:	fa e5 00 08 	st.d	sp[8],r4
80002d8a:	f0 e4 00 10 	ld.d	r4,r8[16]
80002d8e:	fa e5 00 10 	st.d	sp[16],r4
80002d92:	f0 e4 00 18 	ld.d	r4,r8[24]
80002d96:	fa e5 00 18 	st.d	sp[24],r4
80002d9a:	f0 e8 00 20 	ld.d	r8,r8[32]
80002d9e:	fa e9 00 20 	st.d	sp[32],r8
	
	usart_init_rs232(&AVR32_USART1, &USART_OPTIONS, (BOARD_OSC0_HZ / 2));
80002da2:	e0 6a 48 00 	mov	r10,18432
80002da6:	ea 1a 01 e8 	orh	r10,0x1e8
80002daa:	fe 7c 18 00 	mov	r12,-59392
80002dae:	f0 1f 00 07 	mcall	80002dc8 <usart_init+0x68>
	gpio_enable_module (USART_GPIO_MAP,sizeof(USART_GPIO_MAP)/sizeof(USART_GPIO_MAP[0]));
80002db2:	30 5b       	mov	r11,5
80002db4:	1a 9c       	mov	r12,sp
80002db6:	f0 1f 00 06 	mcall	80002dcc <usart_init+0x6c>
80002dba:	2f 3d       	sub	sp,-52
80002dbc:	d8 22       	popm	r4-r7,pc
80002dbe:	00 00       	add	r0,r0
80002dc0:	80 00       	ld.sh	r0,r0[0x0]
80002dc2:	3a e0       	mov	r0,-82
80002dc4:	80 00       	ld.sh	r0,r0[0x0]
80002dc6:	3b 1c       	mov	r12,-79
80002dc8:	80 00       	ld.sh	r0,r0[0x0]
80002dca:	2b 0c       	sub	r12,-80
80002dcc:	80 00       	ld.sh	r0,r0[0x0]
80002dce:	20 64       	sub	r4,6

80002dd0 <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
80002dd0:	eb cd 40 80 	pushm	r7,lr
80002dd4:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80002dd6:	31 fc       	mov	r12,31
80002dd8:	f0 1f 00 1b 	mcall	80002e44 <twi_Init+0x74>
	gpio_set_gpio_pin(PIN_SDA);
80002ddc:	31 dc       	mov	r12,29
80002dde:	f0 1f 00 1a 	mcall	80002e44 <twi_Init+0x74>
	gpio_clr_gpio_pin(PIN_RTC_RST);
80002de2:	31 fc       	mov	r12,31
80002de4:	f0 1f 00 19 	mcall	80002e48 <twi_Init+0x78>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80002de8:	49 98       	lddpc	r8,80002e4c <twi_Init+0x7c>
80002dea:	fa c7 ff f0 	sub	r7,sp,-16
80002dee:	f0 ea 00 00 	ld.d	r10,r8[0]
80002df2:	ee eb 00 00 	st.d	r7[0],r10
80002df6:	70 28       	ld.w	r8,r8[0x8]
80002df8:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
80002dfa:	49 68       	lddpc	r8,80002e50 <twi_Init+0x80>
80002dfc:	1a 9c       	mov	r12,sp
80002dfe:	f0 ea 00 00 	ld.d	r10,r8[0]
80002e02:	fa eb 00 00 	st.d	sp[0],r10
80002e06:	f0 e8 00 08 	ld.d	r8,r8[8]
80002e0a:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
80002e0e:	30 2b       	mov	r11,2
80002e10:	f0 1f 00 11 	mcall	80002e54 <twi_Init+0x84>
	twi_master_init(&AVR32_TWI, &i2c_options);
80002e14:	0e 9b       	mov	r11,r7
80002e16:	fe 7c 2c 00 	mov	r12,-54272
80002e1a:	f0 1f 00 10 	mcall	80002e58 <twi_Init+0x88>
	
	gpio_enable_pin_glitch_filter(PIN_INT1);
80002e1e:	31 cc       	mov	r12,28
80002e20:	f0 1f 00 0f 	mcall	80002e5c <twi_Init+0x8c>
	gpio_enable_pin_pull_up(PIN_INT1);
80002e24:	31 cc       	mov	r12,28
80002e26:	f0 1f 00 0f 	mcall	80002e60 <twi_Init+0x90>
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
80002e2a:	30 2b       	mov	r11,2
80002e2c:	31 cc       	mov	r12,28
80002e2e:	f0 1f 00 0e 	mcall	80002e64 <twi_Init+0x94>
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
80002e32:	30 0a       	mov	r10,0
80002e34:	34 3b       	mov	r11,67
80002e36:	48 dc       	lddpc	r12,80002e68 <twi_Init+0x98>
80002e38:	f0 1f 00 0d 	mcall	80002e6c <twi_Init+0x9c>
}
80002e3c:	2f 9d       	sub	sp,-28
80002e3e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e42:	00 00       	add	r0,r0
80002e44:	80 00       	ld.sh	r0,r0[0x0]
80002e46:	21 18       	sub	r8,17
80002e48:	80 00       	ld.sh	r0,r0[0x0]
80002e4a:	21 40       	sub	r0,20
80002e4c:	80 00       	ld.sh	r0,r0[0x0]
80002e4e:	3a a0       	mov	r0,-86
80002e50:	80 00       	ld.sh	r0,r0[0x0]
80002e52:	3a c0       	mov	r0,-84
80002e54:	80 00       	ld.sh	r0,r0[0x0]
80002e56:	20 64       	sub	r4,6
80002e58:	80 00       	ld.sh	r0,r0[0x0]
80002e5a:	29 a8       	sub	r8,-102
80002e5c:	80 00       	ld.sh	r0,r0[0x0]
80002e5e:	21 68       	sub	r8,22
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	20 94       	sub	r4,9
80002e64:	80 00       	ld.sh	r0,r0[0x0]
80002e66:	21 7e       	sub	lr,23
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	32 08       	mov	r8,32
80002e6c:	80 00       	ld.sh	r0,r0[0x0]
80002e6e:	21 dc       	sub	r12,29

80002e70 <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
80002e70:	d4 01       	pushm	lr
	
	gpio_enable_module(T1_GPIO, 1);*/
	
	
	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
80002e72:	48 db       	lddpc	r11,80002ea4 <tc1_Init+0x34>
80002e74:	fe 7c 38 00 	mov	r12,-51200
80002e78:	f0 1f 00 0c 	mcall	80002ea8 <tc1_Init+0x38>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value.
80002e7c:	e0 6a 00 b5 	mov	r10,181
80002e80:	30 1b       	mov	r11,1
80002e82:	fe 7c 38 00 	mov	r12,-51200
80002e86:	f0 1f 00 0a 	mcall	80002eac <tc1_Init+0x3c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
80002e8a:	48 aa       	lddpc	r10,80002eb0 <tc1_Init+0x40>
80002e8c:	30 1b       	mov	r11,1
80002e8e:	fe 7c 38 00 	mov	r12,-51200
80002e92:	f0 1f 00 09 	mcall	80002eb4 <tc1_Init+0x44>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80002e96:	30 0a       	mov	r10,0
80002e98:	e0 6b 01 c1 	mov	r11,449
80002e9c:	48 7c       	lddpc	r12,80002eb8 <tc1_Init+0x48>
80002e9e:	f0 1f 00 08 	mcall	80002ebc <tc1_Init+0x4c>
	//tc_start(&AVR32_TC, TC1_CHANNEL);
}
80002ea2:	d8 02       	popm	pc
80002ea4:	80 00       	ld.sh	r0,r0[0x0]
80002ea6:	3b 14       	mov	r4,-79
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	25 7a       	sub	r10,87
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	26 16       	sub	r6,97
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	3a bc       	mov	r12,-85
80002eb4:	80 00       	ld.sh	r0,r0[0x0]
80002eb6:	26 4a       	sub	r10,100
80002eb8:	80 00       	ld.sh	r0,r0[0x0]
80002eba:	2c ac       	sub	r12,-54
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	21 dc       	sub	r12,29

80002ec0 <spi1_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi1_Init(void) {
80002ec0:	eb cd 40 c0 	pushm	r6-r7,lr
80002ec4:	21 2d       	sub	sp,72
		{ PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{ PIN_NPCS_DA, FCT_NPCS_DA		},
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80002ec6:	4a b8       	lddpc	r8,80002f70 <spi1_Init+0xb0>
80002ec8:	fa cc ff e0 	sub	r12,sp,-32
80002ecc:	f0 ea 00 00 	ld.d	r10,r8[0]
80002ed0:	f8 eb 00 00 	st.d	r12[0],r10
80002ed4:	f0 ea 00 08 	ld.d	r10,r8[8]
80002ed8:	f8 eb 00 08 	st.d	r12[8],r10
80002edc:	f0 ea 00 10 	ld.d	r10,r8[16]
80002ee0:	f8 eb 00 10 	st.d	r12[16],r10
80002ee4:	f0 ea 00 18 	ld.d	r10,r8[24]
80002ee8:	f8 eb 00 18 	st.d	r12[24],r10
80002eec:	f0 e8 00 20 	ld.d	r8,r8[32]
80002ef0:	f8 e9 00 20 	st.d	r12[32],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80002ef4:	4a 08       	lddpc	r8,80002f74 <spi1_Init+0xb4>
80002ef6:	fa c7 ff f0 	sub	r7,sp,-16
80002efa:	f0 ea 00 00 	ld.d	r10,r8[0]
80002efe:	ee eb 00 00 	st.d	r7[0],r10
80002f02:	f0 e8 00 08 	ld.d	r8,r8[8]
80002f06:	ee e9 00 08 	st.d	r7[8],r8
		.spck_delay		= 	0,			// Delay entre CS et SPCK.
		.trans_delay	= 	0,			// Delay entre deux transfert.
		.stay_act		=	1,			// ?
		.spi_mode		= 	0,			// ?
		.modfdis		=	1			// ?
	};
80002f0a:	49 c8       	lddpc	r8,80002f78 <spi1_Init+0xb8>
80002f0c:	1a 96       	mov	r6,sp
80002f0e:	f0 ea 00 00 	ld.d	r10,r8[0]
80002f12:	fa eb 00 00 	st.d	sp[0],r10
80002f16:	f0 e8 00 08 	ld.d	r8,r8[8]
80002f1a:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(SPI1_GPIO_MAP, sizeof (SPI1_GPIO_MAP)/ sizeof(SPI1_GPIO_MAP[0]));
80002f1e:	30 5b       	mov	r11,5
80002f20:	f0 1f 00 17 	mcall	80002f7c <spi1_Init+0xbc>
	
	// Initializing SPI as master
	spi_initMaster(SD_MMC_SPI, &spiOptionsDA2);
80002f24:	0e 9b       	mov	r11,r7
80002f26:	fe 7c 28 00 	mov	r12,-55296
80002f2a:	f0 1f 00 16 	mcall	80002f80 <spi1_Init+0xc0>
	
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80002f2e:	30 09       	mov	r9,0
80002f30:	12 9a       	mov	r10,r9
80002f32:	12 9b       	mov	r11,r9
80002f34:	fe 7c 28 00 	mov	r12,-55296
80002f38:	f0 1f 00 13 	mcall	80002f84 <spi1_Init+0xc4>
	// Initializes volume control DAC
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsDA2, BOARD_OSC0_HZ);
80002f3c:	e0 6a 90 00 	mov	r10,36864
80002f40:	ea 1a 03 d0 	orh	r10,0x3d0
80002f44:	0e 9b       	mov	r11,r7
80002f46:	fe 7c 28 00 	mov	r12,-55296
80002f4a:	f0 1f 00 10 	mcall	80002f88 <spi1_Init+0xc8>
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsSD,  BOARD_OSC0_HZ);
80002f4e:	e0 6a 90 00 	mov	r10,36864
80002f52:	ea 1a 03 d0 	orh	r10,0x3d0
80002f56:	1a 9b       	mov	r11,sp
80002f58:	fe 7c 28 00 	mov	r12,-55296
80002f5c:	f0 1f 00 0b 	mcall	80002f88 <spi1_Init+0xc8>
	
	spi_enable(SD_MMC_SPI);
80002f60:	fe 7c 28 00 	mov	r12,-55296
80002f64:	f0 1f 00 0a 	mcall	80002f8c <spi1_Init+0xcc>
}
80002f68:	2e ed       	sub	sp,-72
80002f6a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f6e:	00 00       	add	r0,r0
80002f70:	80 00       	ld.sh	r0,r0[0x0]
80002f72:	3a ec       	mov	r12,-82
80002f74:	80 00       	ld.sh	r0,r0[0x0]
80002f76:	3a ac       	mov	r12,-86
80002f78:	80 00       	ld.sh	r0,r0[0x0]
80002f7a:	3a d0       	mov	r0,-83
80002f7c:	80 00       	ld.sh	r0,r0[0x0]
80002f7e:	20 64       	sub	r4,6
80002f80:	80 00       	ld.sh	r0,r0[0x0]
80002f82:	24 58       	sub	r8,69
80002f84:	80 00       	ld.sh	r0,r0[0x0]
80002f86:	24 90       	sub	r0,73
80002f88:	80 00       	ld.sh	r0,r0[0x0]
80002f8a:	24 bc       	sub	r12,75
80002f8c:	80 00       	ld.sh	r0,r0[0x0]
80002f8e:	25 74       	sub	r4,87

80002f90 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80002f90:	d4 01       	pushm	lr
	sysclk_init();
80002f92:	f0 1f 00 0b 	mcall	80002fbc <board_init+0x2c>
	
	Disable_global_interrupt();
80002f96:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80002f98:	f0 1f 00 0a 	mcall	80002fc0 <board_init+0x30>
	cpu_irq_enable();
80002f9c:	d5 03       	csrf	0x10
	
	twi_Init();
80002f9e:	f0 1f 00 0a 	mcall	80002fc4 <board_init+0x34>
	usart_init();
80002fa2:	f0 1f 00 0a 	mcall	80002fc8 <board_init+0x38>
	spi1_Init();
80002fa6:	f0 1f 00 0a 	mcall	80002fcc <board_init+0x3c>
	//tc0_Init();
	tc1_Init();
80002faa:	f0 1f 00 0a 	mcall	80002fd0 <board_init+0x40>
	// Configuring PB0-15 for audio output
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
80002fae:	30 1a       	mov	r10,1
80002fb0:	e0 6b ff ff 	mov	r11,65535
80002fb4:	14 9c       	mov	r12,r10
80002fb6:	f0 1f 00 08 	mcall	80002fd4 <board_init+0x44>
}
80002fba:	d8 02       	popm	pc
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	34 30       	mov	r0,67
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	22 5c       	sub	r12,37
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2d d0       	sub	r0,-35
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	2d 60       	sub	r0,-42
80002fcc:	80 00       	ld.sh	r0,r0[0x0]
80002fce:	2e c0       	sub	r0,-20
80002fd0:	80 00       	ld.sh	r0,r0[0x0]
80002fd2:	2e 70       	sub	r0,-25
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	20 aa       	sub	r10,10

80002fd8 <mainCentre>:

#include "RTC/rtc.h"

//uint8_t sectorsData[512];

void mainCentre(void){
80002fd8:	eb cd 40 c0 	pushm	r6-r7,lr
	board_init();
80002fdc:	f0 1f 00 0e 	mcall	80003014 <mainCentre+0x3c>
	
	currentTime.hours = 16;
80002fe0:	48 e8       	lddpc	r8,80003018 <mainCentre+0x40>
80002fe2:	11 c9       	ld.ub	r9,r8[0x4]
80002fe4:	31 0a       	mov	r10,16
80002fe6:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
80002fea:	b0 c9       	st.b	r8[0x4],r9
	currentTime.minutes = 8;
80002fec:	11 d9       	ld.ub	r9,r8[0x5]
80002fee:	30 8a       	mov	r10,8
80002ff0:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
80002ff4:	b0 d9       	st.b	r8[0x5],r9
	
	
	rtc_setTime();
80002ff6:	f0 1f 00 0a 	mcall	8000301c <mainCentre+0x44>
	rtc_setMinutesInterrupt();
80002ffa:	f0 1f 00 0a 	mcall	80003020 <mainCentre+0x48>
	//menus[currentMenuId](true);
	
	//sdcard_setFileToRead(0);
	
	while(1){
		if(timeChanged){
80002ffe:	48 a6       	lddpc	r6,80003024 <mainCentre+0x4c>
80003000:	30 07       	mov	r7,0
80003002:	0d 88       	ld.ub	r8,r6[0x0]
80003004:	ee 08 18 00 	cp.b	r8,r7
80003008:	c0 50       	breq	80003012 <mainCentre+0x3a>
			rtc_usart_sendTimeToDisplay();
8000300a:	f0 1f 00 08 	mcall	80003028 <mainCentre+0x50>
			timeChanged = false;
8000300e:	ac 87       	st.b	r6[0x0],r7
80003010:	cf 9b       	rjmp	80003002 <mainCentre+0x2a>
80003012:	c0 08       	rjmp	80003012 <mainCentre+0x3a>
80003014:	80 00       	ld.sh	r0,r0[0x0]
80003016:	2f 90       	sub	r0,-7
80003018:	00 00       	add	r0,r0
8000301a:	05 86       	ld.ub	r6,r2[0x0]
8000301c:	80 00       	ld.sh	r0,r0[0x0]
8000301e:	32 54       	mov	r4,37
80003020:	80 00       	ld.sh	r0,r0[0x0]
80003022:	32 e4       	mov	r4,46
80003024:	00 00       	add	r0,r0
80003026:	00 09       	add	r9,r0
80003028:	80 00       	ld.sh	r0,r0[0x0]
8000302a:	33 74       	mov	r4,55

8000302c <_timeToBCD>:
 * NOT CHECKED YET
 *
 * Created 22.11.17 MLN
 * Last modified 22.11.17 QVT
 */
void _timeToBCD(Time timeInput, uint8_t* timeBCD){
8000302c:	eb cd 40 fb 	pushm	r0-r1,r3-r7,lr
80003030:	fa c4 ff e0 	sub	r4,sp,-32
80003034:	68 17       	ld.w	r7,r4[0x4]
80003036:	eb d7 c2 27 	bfextu	r5,r7,0x11,0x7
8000303a:	ee 0a 16 19 	lsr	r10,r7,0x19
8000303e:	68 0b       	ld.w	r11,r4[0x0]
80003040:	e7 db c0 a3 	bfextu	r3,r11,0x5,0x3
80003044:	f7 db c1 46 	bfextu	r11,r11,0xa,0x6
80003048:	09 89       	ld.ub	r9,r4[0x0]
8000304a:	09 96       	ld.ub	r6,r4[0x1]
	//uint8_t timeBCD[7] = {0};
	
	timeBCD[0] = ((timeInput.seconds / 10) << 4) + (timeInput.seconds % 10);
8000304c:	fd d7 c1 27 	bfextu	lr,r7,0x9,0x7
80003050:	e0 68 66 67 	mov	r8,26215
80003054:	ea 18 66 66 	orh	r8,0x6666
80003058:	fc 08 04 40 	muls.d	r0,lr,r8
8000305c:	e2 07 14 02 	asr	r7,r1,0x2
80003060:	ee 04 15 04 	lsl	r4,r7,0x4
80003064:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003068:	fc 07 01 1e 	sub	lr,lr,r7<<0x1
8000306c:	e8 0e 00 0e 	add	lr,r4,lr
80003070:	b8 8e       	st.b	r12[0x0],lr
	timeBCD[1] = ((timeInput.minutes / 10) << 4) + (timeInput.minutes % 10);
80003072:	ea 08 04 40 	muls.d	r0,r5,r8
80003076:	e2 0e 14 02 	asr	lr,r1,0x2
8000307a:	fc 07 15 04 	lsl	r7,lr,0x4
8000307e:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
80003082:	ea 0e 01 15 	sub	r5,r5,lr<<0x1
80003086:	ee 05 00 05 	add	r5,r7,r5
8000308a:	b8 95       	st.b	r12[0x1],r5
	timeBCD[2] = ((timeInput.hours	 / 10) << 4) + (timeInput.hours   % 10);
8000308c:	f4 08 04 44 	muls.d	r4,r10,r8
80003090:	ea 04 14 02 	asr	r4,r5,0x2
80003094:	e8 0e 15 04 	lsl	lr,r4,0x4
80003098:	e8 04 00 24 	add	r4,r4,r4<<0x2
8000309c:	f4 04 01 1a 	sub	r10,r10,r4<<0x1
800030a0:	fc 0a 00 0a 	add	r10,lr,r10
800030a4:	b8 aa       	st.b	r12[0x2],r10
	timeBCD[3] = timeInput.day;
800030a6:	b8 b3       	st.b	r12[0x3],r3
	timeBCD[4] = ((timeInput.date	 / 10) << 4) + (timeInput.date    % 10);
800030a8:	f6 08 04 44 	muls.d	r4,r11,r8
800030ac:	ea 0a 14 02 	asr	r10,r5,0x2
800030b0:	f4 0e 15 04 	lsl	lr,r10,0x4
800030b4:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
800030b8:	f6 0a 01 1b 	sub	r11,r11,r10<<0x1
800030bc:	fc 0b 00 0b 	add	r11,lr,r11
800030c0:	b8 cb       	st.b	r12[0x4],r11
	timeBCD[5] = (((timeInput.year - REFERENCE_YEAR) / 100) << 7) + ((timeInput.month / 10) << 4) + (timeInput.month % 10);
800030c2:	f2 ca 07 d0 	sub	r10,r9,2000
800030c6:	e0 6e cc cd 	mov	lr,52429
800030ca:	ea 1e cc cc 	orh	lr,0xcccc
800030ce:	ec 0e 06 44 	mulu.d	r4,r6,lr
800030d2:	ea 0b 16 03 	lsr	r11,r5,0x3
800030d6:	f6 07 15 04 	lsl	r7,r11,0x4
800030da:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800030de:	ec 0b 01 16 	sub	r6,r6,r11<<0x1
800030e2:	ee 06 00 06 	add	r6,r7,r6
800030e6:	e0 65 85 1f 	mov	r5,34079
800030ea:	ea 15 51 eb 	orh	r5,0x51eb
800030ee:	f4 05 04 44 	muls.d	r4,r10,r5
800030f2:	ea 07 14 05 	asr	r7,r5,0x5
800030f6:	f4 0b 14 1f 	asr	r11,r10,0x1f
800030fa:	16 17       	sub	r7,r11
800030fc:	ee 05 15 07 	lsl	r5,r7,0x7
80003100:	0a 06       	add	r6,r5
80003102:	b8 d6       	st.b	r12[0x5],r6
	timeBCD[6] = ((((timeInput.year - REFERENCE_YEAR) % 100) / 10) << 4) + (timeInput.year % 10);
80003104:	ee 07 10 64 	mul	r7,r7,100
80003108:	0e 1a       	sub	r10,r7
8000310a:	f4 08 04 46 	muls.d	r6,r10,r8
8000310e:	0e 98       	mov	r8,r7
80003110:	a3 48       	asr	r8,0x2
80003112:	bf 5a       	asr	r10,0x1f
80003114:	f0 0a 01 0a 	sub	r10,r8,r10
80003118:	a5 6a       	lsl	r10,0x4
8000311a:	f2 0e 06 46 	mulu.d	r6,r9,lr
8000311e:	0e 9b       	mov	r11,r7
80003120:	a3 9b       	lsr	r11,0x3
80003122:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80003126:	f2 0b 01 19 	sub	r9,r9,r11<<0x1
8000312a:	f4 09 00 09 	add	r9,r10,r9
8000312e:	b8 e9       	st.b	r12[0x6],r9
	
	//return timeBCD;
}
80003130:	e3 cd 80 fb 	ldm	sp++,r0-r1,r3-r7,pc

80003134 <_BCDToTime>:
 * NOT CHECKED YET
 *
 * Created 22.11.17 MLN
 * Last modified 22.11.17 MLN
 */
Time _BCDToTime (uint8_t* inputTable){
80003134:	eb cd 40 f8 	pushm	r3-r7,lr
	Time returnTime;
	
	returnTime.seconds = 10 * (*(inputTable + 0) >> 4) + (*(inputTable + 0) & 0x0F);
80003138:	17 8a       	ld.ub	r10,r11[0x0]
	
	returnTime.minutes = 10 * (*(inputTable + 1) >> 4) + (*(inputTable + 1) & 0x0F);
8000313a:	17 9e       	ld.ub	lr,r11[0x1]
	
	returnTime.hours = 10 * ((*(inputTable + 2) & 0x30) >> 4) + (*(inputTable + 2) & 0x0F);
8000313c:	17 a7       	ld.ub	r7,r11[0x2]
	
	returnTime.day = *(inputTable + 3);
8000313e:	17 b5       	ld.ub	r5,r11[0x3]
	
	returnTime.date	= 10 * (*(inputTable + 4) >> 4) + (*(inputTable + 4) & 0x0F);
80003140:	17 c6       	ld.ub	r6,r11[0x4]
	// Since a bit in the month register indicates the century, we compute years before months
	returnTime.year	= 100 * ((*(inputTable + 5) & 0x80) >> 7) * (*(inputTable + 6) >> 4) + (*(inputTable + 6) & 0x0F) + REFERENCE_YEAR;
80003142:	17 d9       	ld.ub	r9,r11[0x5]
80003144:	17 eb       	ld.ub	r11,r11[0x6]
	
	returnTime.month	= 10 * ((*(inputTable + 5) & 0x10) >> 4) + (*(inputTable + 5) & 0x0F);
	
	return returnTime;
80003146:	e9 d9 c0 81 	bfextu	r4,r9,0x4,0x1
8000314a:	08 93       	mov	r3,r4
8000314c:	a3 63       	lsl	r3,0x2
8000314e:	06 04       	add	r4,r3
80003150:	e7 d9 c0 04 	bfextu	r3,r9,0x0,0x4
80003154:	e6 04 00 14 	add	r4,r3,r4<<0x1
80003158:	b8 94       	st.b	r12[0x1],r4
8000315a:	e9 db c0 04 	bfextu	r4,r11,0x0,0x4
8000315e:	23 04       	sub	r4,48
80003160:	a7 99       	lsr	r9,0x7
80003162:	a5 8b       	lsr	r11,0x4
80003164:	b7 39       	mul	r9,r11
80003166:	f2 09 10 64 	mul	r9,r9,100
8000316a:	e8 09 00 09 	add	r9,r4,r9
8000316e:	b8 89       	st.b	r12[0x0],r9
		if (usart_putchar(&AVR32_USART1,*content++) == USART_SUCCESS)
			contentSize--;
		else
			break;
	}
80003170:	ec 09 16 04 	lsr	r9,r6,0x4
80003174:	f2 09 00 29 	add	r9,r9,r9<<0x2
80003178:	ed d6 c0 04 	bfextu	r6,r6,0x0,0x4
8000317c:	ec 09 00 16 	add	r6,r6,r9<<0x1
80003180:	19 a9       	ld.ub	r9,r12[0x2]
80003182:	f3 d6 d0 46 	bfins	r9,r6,0x2,0x6
80003186:	b8 a9       	st.b	r12[0x2],r9
80003188:	19 b9       	ld.ub	r9,r12[0x3]
8000318a:	f3 d5 d0 a3 	bfins	r9,r5,0x5,0x3
8000318e:	b8 b9       	st.b	r12[0x3],r9
80003190:	f3 d7 c0 82 	bfextu	r9,r7,0x4,0x2
80003194:	f2 09 00 29 	add	r9,r9,r9<<0x2
80003198:	ef d7 c0 04 	bfextu	r7,r7,0x0,0x4
8000319c:	ee 09 00 17 	add	r7,r7,r9<<0x1
800031a0:	19 c9       	ld.ub	r9,r12[0x4]
800031a2:	0e 9b       	mov	r11,r7
800031a4:	f3 db d0 27 	bfins	r9,r11,0x1,0x7
800031a8:	b8 c9       	st.b	r12[0x4],r9
800031aa:	fc 09 16 04 	lsr	r9,lr,0x4
800031ae:	f2 09 00 29 	add	r9,r9,r9<<0x2
800031b2:	fd de c0 04 	bfextu	lr,lr,0x0,0x4
800031b6:	fc 09 00 1e 	add	lr,lr,r9<<0x1
800031ba:	19 d9       	ld.ub	r9,r12[0x5]
800031bc:	f3 de d0 27 	bfins	r9,lr,0x1,0x7
800031c0:	b8 d9       	st.b	r12[0x5],r9
800031c2:	f4 09 16 04 	lsr	r9,r10,0x4
800031c6:	f2 09 00 29 	add	r9,r9,r9<<0x2
800031ca:	f5 da c0 04 	bfextu	r10,r10,0x0,0x4
800031ce:	f4 09 00 1a 	add	r10,r10,r9<<0x1
800031d2:	19 e9       	ld.ub	r9,r12[0x6]
800031d4:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
800031d8:	b8 e9       	st.b	r12[0x6],r9
	returnTime.year	= 100 * ((*(inputTable + 5) & 0x80) >> 7) * (*(inputTable + 6) >> 4) + (*(inputTable + 6) & 0x0F) + REFERENCE_YEAR;
	
	returnTime.month	= 10 * ((*(inputTable + 5) & 0x10) >> 4) + (*(inputTable + 5) & 0x0F);
	
	return returnTime;
}
800031da:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800031de:	d7 03       	nop

800031e0 <_usartWrite>:

void _usartWrite(uint8_t *content, uint8_t contentSize){
800031e0:	eb cd 40 e0 	pushm	r5-r7,lr
800031e4:	18 96       	mov	r6,r12
800031e6:	16 97       	mov	r7,r11
	while(contentSize > 0){
800031e8:	58 0b       	cp.w	r11,0
800031ea:	c0 b0       	breq	80003200 <_usartWrite+0x20>
		if (usart_putchar(&AVR32_USART1,*content++) == USART_SUCCESS)
800031ec:	fe 75 18 00 	mov	r5,-59392
800031f0:	0d 3b       	ld.ub	r11,r6++
800031f2:	0a 9c       	mov	r12,r5
800031f4:	f0 1f 00 04 	mcall	80003204 <_usartWrite+0x24>
800031f8:	c0 41       	brne	80003200 <_usartWrite+0x20>
			contentSize--;
800031fa:	20 17       	sub	r7,1
800031fc:	5c 57       	castu.b	r7
	
	return returnTime;
}

void _usartWrite(uint8_t *content, uint8_t contentSize){
	while(contentSize > 0){
800031fe:	cf 91       	brne	800031f0 <_usartWrite+0x10>
80003200:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003204:	80 00       	ld.sh	r0,r0[0x0]
80003206:	2a b4       	sub	r4,-85

80003208 <rtc_rtcISR>:
	#else
	
	#endif
}

__attribute__((__interrupt__)) void rtc_rtcISR(void){
80003208:	d4 01       	pushm	lr
	timeChanged  = true;
8000320a:	30 19       	mov	r9,1
8000320c:	48 48       	lddpc	r8,8000321c <rtc_rtcISR+0x14>
8000320e:	b0 89       	st.b	r8[0x0],r9
	
	//FUNKY FANKY DEFINE
	gpio_clear_pin_interrupt_flag(PIN_INT1);
80003210:	31 cc       	mov	r12,28
80003212:	f0 1f 00 04 	mcall	80003220 <rtc_rtcISR+0x18>
}
80003216:	d4 02       	popm	lr
80003218:	d6 03       	rete
8000321a:	00 00       	add	r0,r0
8000321c:	00 00       	add	r0,r0
8000321e:	00 09       	add	r9,r0
80003220:	80 00       	ld.sh	r0,r0[0x0]
80003222:	21 c4       	sub	r4,28

80003224 <rtc_write>:
 * Uses data from sentData file-restricted global array.
 *
 * Created 16.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_write(uint8_t firstRegister, uint8_t dataNumber){
80003224:	d4 01       	pushm	lr
80003226:	20 4d       	sub	sp,16
		.addr[1] = 0,
		.addr[2] = 0,
		.addr_length = 1,
		.buffer = &sentData,		// Modify sentData before calling function
		.length = dataNumber,		// Number of bytes to send
	};
80003228:	36 88       	mov	r8,104
8000322a:	ba 88       	st.b	sp[0x0],r8
8000322c:	ba 9c       	st.b	sp[0x1],r12
8000322e:	30 08       	mov	r8,0
80003230:	ba a8       	st.b	sp[0x2],r8
80003232:	ba b8       	st.b	sp[0x3],r8
80003234:	30 18       	mov	r8,1
80003236:	50 18       	stdsp	sp[0x4],r8
80003238:	48 58       	lddpc	r8,8000324c <rtc_write+0x28>
8000323a:	50 28       	stdsp	sp[0x8],r8
8000323c:	50 3b       	stdsp	sp[0xc],r11
	
	twi_master_write(RTC_TWI, &writePacket);
8000323e:	1a 9b       	mov	r11,sp
80003240:	fe 7c 2c 00 	mov	r12,-54272
80003244:	f0 1f 00 03 	mcall	80003250 <rtc_write+0x2c>
}
80003248:	2f cd       	sub	sp,-16
8000324a:	d8 02       	popm	pc
8000324c:	00 00       	add	r0,r0
8000324e:	05 1c       	ld.sh	r12,r2++
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	28 40       	sub	r0,-124

80003254 <rtc_setTime>:
 * Converts currentTime to BCD and sends it to RTC.
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 QVT
 */
void rtc_setTime(void){
80003254:	eb cd 40 80 	pushm	r7,lr
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_enable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSEN_MASK;;
80003258:	30 49       	mov	r9,4
8000325a:	fe 78 2c 00 	mov	r8,-54272
8000325e:	91 09       	st.w	r8[0x0],r9
	twi_master_enable(RTC_TWI);
	_timeToBCD(currentTime, sentData);
80003260:	20 2d       	sub	sp,8
80003262:	30 77       	mov	r7,7
80003264:	0e 9a       	mov	r10,r7
80003266:	48 8b       	lddpc	r11,80003284 <rtc_setTime+0x30>
80003268:	1a 9c       	mov	r12,sp
8000326a:	f0 1f 00 08 	mcall	80003288 <rtc_setTime+0x34>
8000326e:	48 8c       	lddpc	r12,8000328c <rtc_setTime+0x38>
80003270:	f0 1f 00 08 	mcall	80003290 <rtc_setTime+0x3c>
	
	rtc_write(RTC_SECONDS, 7);
80003274:	0e 9b       	mov	r11,r7
80003276:	30 0c       	mov	r12,0
80003278:	f0 1f 00 07 	mcall	80003294 <rtc_setTime+0x40>
8000327c:	2f ed       	sub	sp,-8
}
8000327e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003282:	00 00       	add	r0,r0
80003284:	00 00       	add	r0,r0
80003286:	05 86       	ld.ub	r6,r2[0x0]
80003288:	80 00       	ld.sh	r0,r0[0x0]
8000328a:	34 d0       	mov	r0,77
8000328c:	00 00       	add	r0,r0
8000328e:	05 1c       	ld.sh	r12,r2++
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	30 2c       	mov	r12,2
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	32 24       	mov	r4,34

80003298 <rtc_read>:
 * Stores data in buffer file-restricted global array.
 *
 * Created 15.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
80003298:	d4 01       	pushm	lr
8000329a:	20 4d       	sub	sp,16
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
8000329c:	58 0b       	cp.w	r11,0
8000329e:	c0 c0       	breq	800032b6 <rtc_read+0x1e>
800032a0:	48 f8       	lddpc	r8,800032dc <rtc_read+0x44>
 * Stores data in buffer file-restricted global array.
 *
 * Created 15.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
800032a2:	f0 ca ff ff 	sub	r10,r8,-1
800032a6:	f6 c9 00 01 	sub	r9,r11,1
800032aa:	5c 59       	castu.b	r9
800032ac:	12 0a       	add	r10,r9
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
		buffer[i] = 0;
800032ae:	30 09       	mov	r9,0
800032b0:	10 c9       	st.b	r8++,r9
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
800032b2:	14 38       	cp.w	r8,r10
800032b4:	cf e1       	brne	800032b0 <rtc_read+0x18>
		.addr[1] = 0,
		.addr[2] = 0,
		.addr_length = 1,
		.buffer = &buffer,			// Data is stored in this table
		.length = dataNumber,		// Number of bytes to store
	};
800032b6:	36 88       	mov	r8,104
800032b8:	ba 88       	st.b	sp[0x0],r8
800032ba:	ba 9c       	st.b	sp[0x1],r12
800032bc:	30 08       	mov	r8,0
800032be:	ba a8       	st.b	sp[0x2],r8
800032c0:	ba b8       	st.b	sp[0x3],r8
800032c2:	30 18       	mov	r8,1
800032c4:	50 18       	stdsp	sp[0x4],r8
800032c6:	48 68       	lddpc	r8,800032dc <rtc_read+0x44>
800032c8:	50 28       	stdsp	sp[0x8],r8
800032ca:	50 3b       	stdsp	sp[0xc],r11
	
	twi_master_read(RTC_TWI, &readPacket);
800032cc:	1a 9b       	mov	r11,sp
800032ce:	fe 7c 2c 00 	mov	r12,-54272
800032d2:	f0 1f 00 04 	mcall	800032e0 <rtc_read+0x48>
}
800032d6:	2f cd       	sub	sp,-16
800032d8:	d8 02       	popm	pc
800032da:	00 00       	add	r0,r0
800032dc:	00 00       	add	r0,r0
800032de:	05 0c       	ld.w	r12,r2++
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	28 f0       	sub	r0,-113

800032e4 <rtc_setMinutesInterrupt>:
 */
void rtc_setNextAlarm(Alarm alarm[]){
	
}

void rtc_setMinutesInterrupt(){
800032e4:	eb cd 40 80 	pushm	r7,lr
800032e8:	30 49       	mov	r9,4
800032ea:	fe 78 2c 00 	mov	r8,-54272
800032ee:	91 09       	st.w	r8[0x0],r9
	twi_master_enable(RTC_TWI);
	sentData[0] = 0x80;
800032f0:	48 c7       	lddpc	r7,80003320 <rtc_setMinutesInterrupt+0x3c>
800032f2:	38 08       	mov	r8,-128
800032f4:	ae 88       	st.b	r7[0x0],r8
	sentData[1] = 0x80;
800032f6:	ae 98       	st.b	r7[0x1],r8
	sentData[2] = 0x80;
800032f8:	ae a8       	st.b	r7[0x2],r8
	rtc_write(RTC_ALARM2_MINUTES,3);
800032fa:	30 3b       	mov	r11,3
800032fc:	30 bc       	mov	r12,11
800032fe:	f0 1f 00 0a 	mcall	80003324 <rtc_setMinutesInterrupt+0x40>
	
	rtc_read(RTC_CONTROL,1);
80003302:	30 1b       	mov	r11,1
80003304:	30 ec       	mov	r12,14
80003306:	f0 1f 00 09 	mcall	80003328 <rtc_setMinutesInterrupt+0x44>
	sentData[0] = buffer[0] | (1<<A2IE) | (1<<INTCN);
8000330a:	48 98       	lddpc	r8,8000332c <rtc_setMinutesInterrupt+0x48>
8000330c:	11 88       	ld.ub	r8,r8[0x0]
8000330e:	e8 18 00 06 	orl	r8,0x6
80003312:	ae 88       	st.b	r7[0x0],r8
	rtc_write(RTC_CONTROL,1);
80003314:	30 1b       	mov	r11,1
80003316:	30 ec       	mov	r12,14
80003318:	f0 1f 00 03 	mcall	80003324 <rtc_setMinutesInterrupt+0x40>
}
8000331c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003320:	00 00       	add	r0,r0
80003322:	05 1c       	ld.sh	r12,r2++
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	32 24       	mov	r4,34
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	32 98       	mov	r8,41
8000332c:	00 00       	add	r0,r0
8000332e:	05 0c       	ld.w	r12,r2++

80003330 <rtc_getTime>:
 * TO BE MODIFIED, test function
 *
 * Created 15.11.17 MLN
 * Last modified 22.11.17 QVT
 */
void rtc_getTime(void){
80003330:	eb cd 40 80 	pushm	r7,lr
80003334:	20 2d       	sub	sp,8
80003336:	30 49       	mov	r9,4
80003338:	fe 78 2c 00 	mov	r8,-54272
8000333c:	91 09       	st.w	r8[0x0],r9
	twi_master_enable(RTC_TWI);
	rtc_read(RTC_SECONDS, 7);
8000333e:	30 7b       	mov	r11,7
80003340:	30 0c       	mov	r12,0
80003342:	f0 1f 00 08 	mcall	80003360 <rtc_getTime+0x30>
	
	currentTime = _BCDToTime(buffer);
80003346:	1a 97       	mov	r7,sp
80003348:	48 7b       	lddpc	r11,80003364 <rtc_getTime+0x34>
8000334a:	1a 9c       	mov	r12,sp
8000334c:	f0 1f 00 07 	mcall	80003368 <rtc_getTime+0x38>
80003350:	30 7a       	mov	r10,7
80003352:	1a 9b       	mov	r11,sp
80003354:	48 6c       	lddpc	r12,8000336c <rtc_getTime+0x3c>
80003356:	f0 1f 00 07 	mcall	80003370 <rtc_getTime+0x40>
}
8000335a:	2f ed       	sub	sp,-8
8000335c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003360:	80 00       	ld.sh	r0,r0[0x0]
80003362:	32 98       	mov	r8,41
80003364:	00 00       	add	r0,r0
80003366:	05 0c       	ld.w	r12,r2++
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	31 34       	mov	r4,19
8000336c:	00 00       	add	r0,r0
8000336e:	05 86       	ld.ub	r6,r2[0x0]
80003370:	80 00       	ld.sh	r0,r0[0x0]
80003372:	34 d0       	mov	r0,77

80003374 <rtc_usart_sendTimeToDisplay>:
	rtc_read(RTC_CONTROL,1);
	sentData[0] = buffer[0] | (1<<A2IE) | (1<<INTCN);
	rtc_write(RTC_CONTROL,1);
}

void rtc_usart_sendTimeToDisplay(void){
80003374:	d4 01       	pushm	lr
80003376:	20 7d       	sub	sp,28
	rtc_getTime();
80003378:	f0 1f 00 29 	mcall	8000341c <rtc_usart_sendTimeToDisplay+0xa8>
	#ifndef CUSTOM_DATA_SENT_TO_DISPLAY
		uint8_t time[7];
		_timeToBCD(currentTime, time);
8000337c:	20 2d       	sub	sp,8
8000337e:	30 7a       	mov	r10,7
80003380:	4a 8b       	lddpc	r11,80003420 <rtc_usart_sendTimeToDisplay+0xac>
80003382:	1a 9c       	mov	r12,sp
80003384:	f0 1f 00 28 	mcall	80003424 <rtc_usart_sendTimeToDisplay+0xb0>
80003388:	fa cc ff e4 	sub	r12,sp,-28
8000338c:	f0 1f 00 27 	mcall	80003428 <rtc_usart_sendTimeToDisplay+0xb4>
		uint8_t data[19] = {0xA5, 18, 0x80}; //start, length, useless data
80003390:	30 08       	mov	r8,0
80003392:	30 09       	mov	r9,0
80003394:	fa e9 00 10 	st.d	sp[16],r8
80003398:	fa c9 ff e8 	sub	r9,sp,-24
8000339c:	30 08       	mov	r8,0
8000339e:	b2 08       	st.h	r9[0x0],r8
800033a0:	fa c9 ff e6 	sub	r9,sp,-26
800033a4:	b2 88       	st.b	r9[0x0],r8
800033a6:	3a 59       	mov	r9,-91
800033a8:	fb 69 00 08 	st.b	sp[8],r9
800033ac:	31 29       	mov	r9,18
800033ae:	fb 69 00 09 	st.b	sp[9],r9
800033b2:	38 09       	mov	r9,-128
800033b4:	fb 69 00 0a 	st.b	sp[10],r9
		data[3] = 0x00; //mode
800033b8:	fb 68 00 0b 	st.b	sp[11],r8
		data[4] = time[2];
800033bc:	fb 38 00 1e 	ld.ub	r8,sp[30]
800033c0:	fb 68 00 0c 	st.b	sp[12],r8
		data[5] = time[1];
800033c4:	fb 38 00 1d 	ld.ub	r8,sp[29]
800033c8:	fb 68 00 0d 	st.b	sp[13],r8
		data[6] = time[0];
800033cc:	fb 38 00 1c 	ld.ub	r8,sp[28]
800033d0:	fb 68 00 0e 	st.b	sp[14],r8
		
		data[7]  = time[3];
800033d4:	fb 38 00 1f 	ld.ub	r8,sp[31]
800033d8:	fb 68 00 0f 	st.b	sp[15],r8
		data[8]  = time[4];
800033dc:	fb 38 00 20 	ld.ub	r8,sp[32]
800033e0:	fb 68 00 10 	st.b	sp[16],r8
		data[9]  = time[5];
800033e4:	fb 38 00 21 	ld.ub	r8,sp[33]
800033e8:	fb 68 00 11 	st.b	sp[17],r8
		data[10] = time[6];
800033ec:	fb 38 00 22 	ld.ub	r8,sp[34]
800033f0:	fb 68 00 12 	st.b	sp[18],r8
800033f4:	fa c8 ff f8 	sub	r8,sp,-8
	rtc_read(RTC_CONTROL,1);
	sentData[0] = buffer[0] | (1<<A2IE) | (1<<INTCN);
	rtc_write(RTC_CONTROL,1);
}

void rtc_usart_sendTimeToDisplay(void){
800033f8:	fa cb ff e6 	sub	r11,sp,-26
800033fc:	10 9d       	mov	sp,r8
		data[8]  = time[4];
		data[9]  = time[5];
		data[10] = time[6];
		
		for(uint8_t i = 0; i < 18; i++){
			data[18] ^= data[i];
800033fe:	11 3a       	ld.ub	r10,r8++
80003400:	fb 39 00 12 	ld.ub	r9,sp[18]
80003404:	f5 e9 20 09 	eor	r9,r10,r9
80003408:	fb 69 00 12 	st.b	sp[18],r9
		data[7]  = time[3];
		data[8]  = time[4];
		data[9]  = time[5];
		data[10] = time[6];
		
		for(uint8_t i = 0; i < 18; i++){
8000340c:	16 38       	cp.w	r8,r11
8000340e:	cf 81       	brne	800033fe <rtc_usart_sendTimeToDisplay+0x8a>
			data[18] ^= data[i];
		}
		
		_usartWrite(data, sizeof(data) / sizeof(data[0]));
80003410:	31 3b       	mov	r11,19
80003412:	1a 9c       	mov	r12,sp
80003414:	f0 1f 00 06 	mcall	8000342c <rtc_usart_sendTimeToDisplay+0xb8>
		
	#else
	
	#endif
}
80003418:	2f 9d       	sub	sp,-28
8000341a:	d8 02       	popm	pc
8000341c:	80 00       	ld.sh	r0,r0[0x0]
8000341e:	33 30       	mov	r0,51
80003420:	00 00       	add	r0,r0
80003422:	05 86       	ld.ub	r6,r2[0x0]
80003424:	80 00       	ld.sh	r0,r0[0x0]
80003426:	34 d0       	mov	r0,77
80003428:	80 00       	ld.sh	r0,r0[0x0]
8000342a:	30 2c       	mov	r12,2
8000342c:	80 00       	ld.sh	r0,r0[0x0]
8000342e:	31 e0       	mov	r0,30

80003430 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
80003430:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
80003432:	30 3a       	mov	r10,3
80003434:	e0 6b 90 00 	mov	r11,36864
80003438:	ea 1b 03 d0 	orh	r11,0x3d0
8000343c:	fe 7c 0c 00 	mov	r12,-62464
80003440:	f0 1f 00 19 	mcall	800034a4 <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
80003444:	31 08       	mov	r8,16
80003446:	1a d8       	st.w	--sp,r8
80003448:	30 08       	mov	r8,0
8000344a:	30 19       	mov	r9,1
8000344c:	30 7a       	mov	r10,7
8000344e:	10 9b       	mov	r11,r8
80003450:	fe 7c 0c 00 	mov	r12,-62464
80003454:	f0 1f 00 15 	mcall	800034a8 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80003458:	30 08       	mov	r8,0
8000345a:	30 19       	mov	r9,1
8000345c:	12 9a       	mov	r10,r9
8000345e:	10 9b       	mov	r11,r8
80003460:	fe 7c 0c 00 	mov	r12,-62464
80003464:	f0 1f 00 12 	mcall	800034ac <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80003468:	30 0b       	mov	r11,0
8000346a:	fe 7c 0c 00 	mov	r12,-62464
8000346e:	f0 1f 00 11 	mcall	800034b0 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
80003472:	fe 7c 0c 00 	mov	r12,-62464
80003476:	f0 1f 00 10 	mcall	800034b4 <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
8000347a:	30 0a       	mov	r10,0
8000347c:	1a da       	st.w	--sp,r10
8000347e:	1a da       	st.w	--sp,r10
80003480:	14 98       	mov	r8,r10
80003482:	14 99       	mov	r9,r10
80003484:	30 1b       	mov	r11,1
80003486:	fe 7c 0c 00 	mov	r12,-62464
8000348a:	f0 1f 00 0c 	mcall	800034b8 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
8000348e:	30 1c       	mov	r12,1
80003490:	f0 1f 00 0b 	mcall	800034bc <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
80003494:	30 2b       	mov	r11,2
80003496:	fe 7c 0c 00 	mov	r12,-62464
8000349a:	f0 1f 00 0a 	mcall	800034c0 <sysclk_init+0x90>
8000349e:	2f dd       	sub	sp,-12
}
800034a0:	d8 02       	popm	pc
800034a2:	00 00       	add	r0,r0
800034a4:	80 00       	ld.sh	r0,r0[0x0]
800034a6:	24 0c       	sub	r12,64
800034a8:	80 00       	ld.sh	r0,r0[0x0]
800034aa:	23 ae       	sub	lr,58
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	23 d0       	sub	r0,61
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	23 ea       	sub	r10,62
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	23 f8       	sub	r8,63
800034b8:	80 00       	ld.sh	r0,r0[0x0]
800034ba:	23 68       	sub	r8,54
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	20 04       	sub	r4,0
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	24 02       	sub	r2,64

800034c4 <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
800034c4:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
	#else
		mainCentre();
800034c6:	f0 1f 00 02 	mcall	800034cc <main+0x8>
	#endif
	
}
800034ca:	d8 0a       	popm	pc,r12=0
800034cc:	80 00       	ld.sh	r0,r0[0x0]
800034ce:	2f d8       	sub	r8,-3

800034d0 <memcpy>:
800034d0:	58 8a       	cp.w	r10,8
800034d2:	c2 f5       	brlt	80003530 <memcpy+0x60>
800034d4:	f9 eb 10 09 	or	r9,r12,r11
800034d8:	e2 19 00 03 	andl	r9,0x3,COH
800034dc:	e0 81 00 97 	brne	8000360a <memcpy+0x13a>
800034e0:	e0 4a 00 20 	cp.w	r10,32
800034e4:	c3 b4       	brge	8000355a <memcpy+0x8a>
800034e6:	f4 08 14 02 	asr	r8,r10,0x2
800034ea:	f0 09 11 08 	rsub	r9,r8,8
800034ee:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800034f2:	76 69       	ld.w	r9,r11[0x18]
800034f4:	99 69       	st.w	r12[0x18],r9
800034f6:	76 59       	ld.w	r9,r11[0x14]
800034f8:	99 59       	st.w	r12[0x14],r9
800034fa:	76 49       	ld.w	r9,r11[0x10]
800034fc:	99 49       	st.w	r12[0x10],r9
800034fe:	76 39       	ld.w	r9,r11[0xc]
80003500:	99 39       	st.w	r12[0xc],r9
80003502:	76 29       	ld.w	r9,r11[0x8]
80003504:	99 29       	st.w	r12[0x8],r9
80003506:	76 19       	ld.w	r9,r11[0x4]
80003508:	99 19       	st.w	r12[0x4],r9
8000350a:	76 09       	ld.w	r9,r11[0x0]
8000350c:	99 09       	st.w	r12[0x0],r9
8000350e:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003512:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003516:	e0 1a 00 03 	andl	r10,0x3
8000351a:	f4 0a 11 04 	rsub	r10,r10,4
8000351e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003522:	17 a9       	ld.ub	r9,r11[0x2]
80003524:	b0 a9       	st.b	r8[0x2],r9
80003526:	17 99       	ld.ub	r9,r11[0x1]
80003528:	b0 99       	st.b	r8[0x1],r9
8000352a:	17 89       	ld.ub	r9,r11[0x0]
8000352c:	b0 89       	st.b	r8[0x0],r9
8000352e:	5e fc       	retal	r12
80003530:	f4 0a 11 09 	rsub	r10,r10,9
80003534:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003538:	17 f9       	ld.ub	r9,r11[0x7]
8000353a:	b8 f9       	st.b	r12[0x7],r9
8000353c:	17 e9       	ld.ub	r9,r11[0x6]
8000353e:	b8 e9       	st.b	r12[0x6],r9
80003540:	17 d9       	ld.ub	r9,r11[0x5]
80003542:	b8 d9       	st.b	r12[0x5],r9
80003544:	17 c9       	ld.ub	r9,r11[0x4]
80003546:	b8 c9       	st.b	r12[0x4],r9
80003548:	17 b9       	ld.ub	r9,r11[0x3]
8000354a:	b8 b9       	st.b	r12[0x3],r9
8000354c:	17 a9       	ld.ub	r9,r11[0x2]
8000354e:	b8 a9       	st.b	r12[0x2],r9
80003550:	17 99       	ld.ub	r9,r11[0x1]
80003552:	b8 99       	st.b	r12[0x1],r9
80003554:	17 89       	ld.ub	r9,r11[0x0]
80003556:	b8 89       	st.b	r12[0x0],r9
80003558:	5e fc       	retal	r12
8000355a:	eb cd 40 c0 	pushm	r6-r7,lr
8000355e:	18 99       	mov	r9,r12
80003560:	22 0a       	sub	r10,32
80003562:	b7 07       	ld.d	r6,r11++
80003564:	b3 26       	st.d	r9++,r6
80003566:	b7 07       	ld.d	r6,r11++
80003568:	b3 26       	st.d	r9++,r6
8000356a:	b7 07       	ld.d	r6,r11++
8000356c:	b3 26       	st.d	r9++,r6
8000356e:	b7 07       	ld.d	r6,r11++
80003570:	b3 26       	st.d	r9++,r6
80003572:	22 0a       	sub	r10,32
80003574:	cf 74       	brge	80003562 <memcpy+0x92>
80003576:	2f 0a       	sub	r10,-16
80003578:	c0 65       	brlt	80003584 <memcpy+0xb4>
8000357a:	b7 07       	ld.d	r6,r11++
8000357c:	b3 26       	st.d	r9++,r6
8000357e:	b7 07       	ld.d	r6,r11++
80003580:	b3 26       	st.d	r9++,r6
80003582:	21 0a       	sub	r10,16
80003584:	5c 3a       	neg	r10
80003586:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000358a:	d7 03       	nop
8000358c:	d7 03       	nop
8000358e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003592:	f3 66 00 0e 	st.b	r9[14],r6
80003596:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000359a:	f3 66 00 0d 	st.b	r9[13],r6
8000359e:	f7 36 00 0c 	ld.ub	r6,r11[12]
800035a2:	f3 66 00 0c 	st.b	r9[12],r6
800035a6:	f7 36 00 0b 	ld.ub	r6,r11[11]
800035aa:	f3 66 00 0b 	st.b	r9[11],r6
800035ae:	f7 36 00 0a 	ld.ub	r6,r11[10]
800035b2:	f3 66 00 0a 	st.b	r9[10],r6
800035b6:	f7 36 00 09 	ld.ub	r6,r11[9]
800035ba:	f3 66 00 09 	st.b	r9[9],r6
800035be:	f7 36 00 08 	ld.ub	r6,r11[8]
800035c2:	f3 66 00 08 	st.b	r9[8],r6
800035c6:	f7 36 00 07 	ld.ub	r6,r11[7]
800035ca:	f3 66 00 07 	st.b	r9[7],r6
800035ce:	f7 36 00 06 	ld.ub	r6,r11[6]
800035d2:	f3 66 00 06 	st.b	r9[6],r6
800035d6:	f7 36 00 05 	ld.ub	r6,r11[5]
800035da:	f3 66 00 05 	st.b	r9[5],r6
800035de:	f7 36 00 04 	ld.ub	r6,r11[4]
800035e2:	f3 66 00 04 	st.b	r9[4],r6
800035e6:	f7 36 00 03 	ld.ub	r6,r11[3]
800035ea:	f3 66 00 03 	st.b	r9[3],r6
800035ee:	f7 36 00 02 	ld.ub	r6,r11[2]
800035f2:	f3 66 00 02 	st.b	r9[2],r6
800035f6:	f7 36 00 01 	ld.ub	r6,r11[1]
800035fa:	f3 66 00 01 	st.b	r9[1],r6
800035fe:	f7 36 00 00 	ld.ub	r6,r11[0]
80003602:	f3 66 00 00 	st.b	r9[0],r6
80003606:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000360a:	20 1a       	sub	r10,1
8000360c:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003610:	f8 0a 0b 09 	st.b	r12[r10],r9
80003614:	cf b1       	brne	8000360a <memcpy+0x13a>
80003616:	5e fc       	retal	r12

Disassembly of section .exception:

80003800 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80003800:	c0 08       	rjmp	80003800 <_evba>
	...

80003804 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80003804:	c0 08       	rjmp	80003804 <_handle_TLB_Multiple_Hit>
	...

80003808 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80003808:	c0 08       	rjmp	80003808 <_handle_Bus_Error_Data_Fetch>
	...

8000380c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000380c:	c0 08       	rjmp	8000380c <_handle_Bus_Error_Instruction_Fetch>
	...

80003810 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80003810:	c0 08       	rjmp	80003810 <_handle_NMI>
	...

80003814 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80003814:	c0 08       	rjmp	80003814 <_handle_Instruction_Address>
	...

80003818 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80003818:	c0 08       	rjmp	80003818 <_handle_ITLB_Protection>
	...

8000381c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000381c:	c0 08       	rjmp	8000381c <_handle_Breakpoint>
	...

80003820 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80003820:	c0 08       	rjmp	80003820 <_handle_Illegal_Opcode>
	...

80003824 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80003824:	c0 08       	rjmp	80003824 <_handle_Unimplemented_Instruction>
	...

80003828 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80003828:	c0 08       	rjmp	80003828 <_handle_Privilege_Violation>
	...

8000382c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000382c:	c0 08       	rjmp	8000382c <_handle_Floating_Point>
	...

80003830 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80003830:	c0 08       	rjmp	80003830 <_handle_Coprocessor_Absent>
	...

80003834 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80003834:	c0 08       	rjmp	80003834 <_handle_Data_Address_Read>
	...

80003838 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80003838:	c0 08       	rjmp	80003838 <_handle_Data_Address_Write>
	...

8000383c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000383c:	c0 08       	rjmp	8000383c <_handle_DTLB_Protection_Read>
	...

80003840 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80003840:	c0 08       	rjmp	80003840 <_handle_DTLB_Protection_Write>
	...

80003844 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80003844:	c0 08       	rjmp	80003844 <_handle_DTLB_Modified>
	...

80003850 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80003850:	c0 08       	rjmp	80003850 <_handle_ITLB_Miss>
	...

80003860 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80003860:	c0 08       	rjmp	80003860 <_handle_DTLB_Miss_Read>
	...

80003870 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80003870:	c0 08       	rjmp	80003870 <_handle_DTLB_Miss_Write>
	...

80003900 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80003900:	c0 08       	rjmp	80003900 <_handle_Supervisor_Call>
80003902:	d7 03       	nop

80003904 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003904:	30 0c       	mov	r12,0
80003906:	fe b0 f4 d5 	rcall	800022b0 <_get_interrupt_handler>
8000390a:	58 0c       	cp.w	r12,0
8000390c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003910:	d6 03       	rete

80003912 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003912:	30 1c       	mov	r12,1
80003914:	fe b0 f4 ce 	rcall	800022b0 <_get_interrupt_handler>
80003918:	58 0c       	cp.w	r12,0
8000391a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000391e:	d6 03       	rete

80003920 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003920:	30 2c       	mov	r12,2
80003922:	fe b0 f4 c7 	rcall	800022b0 <_get_interrupt_handler>
80003926:	58 0c       	cp.w	r12,0
80003928:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000392c:	d6 03       	rete

8000392e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000392e:	30 3c       	mov	r12,3
80003930:	fe b0 f4 c0 	rcall	800022b0 <_get_interrupt_handler>
80003934:	58 0c       	cp.w	r12,0
80003936:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000393a:	d6 03       	rete
8000393c:	d7 03       	nop
8000393e:	d7 03       	nop
80003940:	d7 03       	nop
80003942:	d7 03       	nop
80003944:	d7 03       	nop
80003946:	d7 03       	nop
80003948:	d7 03       	nop
8000394a:	d7 03       	nop
8000394c:	d7 03       	nop
8000394e:	d7 03       	nop
80003950:	d7 03       	nop
80003952:	d7 03       	nop
80003954:	d7 03       	nop
80003956:	d7 03       	nop
80003958:	d7 03       	nop
8000395a:	d7 03       	nop
8000395c:	d7 03       	nop
8000395e:	d7 03       	nop
80003960:	d7 03       	nop
80003962:	d7 03       	nop
80003964:	d7 03       	nop
80003966:	d7 03       	nop
80003968:	d7 03       	nop
8000396a:	d7 03       	nop
8000396c:	d7 03       	nop
8000396e:	d7 03       	nop
80003970:	d7 03       	nop
80003972:	d7 03       	nop
80003974:	d7 03       	nop
80003976:	d7 03       	nop
80003978:	d7 03       	nop
8000397a:	d7 03       	nop
8000397c:	d7 03       	nop
8000397e:	d7 03       	nop
80003980:	d7 03       	nop
80003982:	d7 03       	nop
80003984:	d7 03       	nop
80003986:	d7 03       	nop
80003988:	d7 03       	nop
8000398a:	d7 03       	nop
8000398c:	d7 03       	nop
8000398e:	d7 03       	nop
80003990:	d7 03       	nop
80003992:	d7 03       	nop
80003994:	d7 03       	nop
80003996:	d7 03       	nop
80003998:	d7 03       	nop
8000399a:	d7 03       	nop
8000399c:	d7 03       	nop
8000399e:	d7 03       	nop
800039a0:	d7 03       	nop
800039a2:	d7 03       	nop
800039a4:	d7 03       	nop
800039a6:	d7 03       	nop
800039a8:	d7 03       	nop
800039aa:	d7 03       	nop
800039ac:	d7 03       	nop
800039ae:	d7 03       	nop
800039b0:	d7 03       	nop
800039b2:	d7 03       	nop
800039b4:	d7 03       	nop
800039b6:	d7 03       	nop
800039b8:	d7 03       	nop
800039ba:	d7 03       	nop
800039bc:	d7 03       	nop
800039be:	d7 03       	nop
800039c0:	d7 03       	nop
800039c2:	d7 03       	nop
800039c4:	d7 03       	nop
800039c6:	d7 03       	nop
800039c8:	d7 03       	nop
800039ca:	d7 03       	nop
800039cc:	d7 03       	nop
800039ce:	d7 03       	nop
800039d0:	d7 03       	nop
800039d2:	d7 03       	nop
800039d4:	d7 03       	nop
800039d6:	d7 03       	nop
800039d8:	d7 03       	nop
800039da:	d7 03       	nop
800039dc:	d7 03       	nop
800039de:	d7 03       	nop
800039e0:	d7 03       	nop
800039e2:	d7 03       	nop
800039e4:	d7 03       	nop
800039e6:	d7 03       	nop
800039e8:	d7 03       	nop
800039ea:	d7 03       	nop
800039ec:	d7 03       	nop
800039ee:	d7 03       	nop
800039f0:	d7 03       	nop
800039f2:	d7 03       	nop
800039f4:	d7 03       	nop
800039f6:	d7 03       	nop
800039f8:	d7 03       	nop
800039fa:	d7 03       	nop
800039fc:	d7 03       	nop
800039fe:	d7 03       	nop
