<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUGenSubtargetInfo.inc source code [llvm/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUGenSubtargetInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUGenSubtargetInfo.inc.html'>AMDGPUGenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</span></u></td></tr>
<tr><th id="11">11</th><td><u>#undef GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> AMDGPU {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  Feature16BitInsts = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  FeatureAddNoCarryInsts = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  FeatureApertureRegs = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  FeatureAtomicFaddInsts = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  FeatureAutoWaitcntBeforeBarrier = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  FeatureCIInsts = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  FeatureCuMode = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  FeatureDLInsts = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  FeatureDPP = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  FeatureDPP8 = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  FeatureDisable = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  FeatureDot1Insts = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  FeatureDot2Insts = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  FeatureDot3Insts = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  FeatureDot4Insts = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  FeatureDot5Insts = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  FeatureDot6Insts = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  FeatureDsSrc2Insts = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  FeatureDumpCode = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  FeatureDumpCodeLower = <var>19</var>,</td></tr>
<tr><th id="36">36</th><td>  FeatureEnableDS128 = <var>20</var>,</td></tr>
<tr><th id="37">37</th><td>  FeatureEnableLoadStoreOpt = <var>21</var>,</td></tr>
<tr><th id="38">38</th><td>  FeatureEnablePRTStrictNull = <var>22</var>,</td></tr>
<tr><th id="39">39</th><td>  FeatureEnableSIScheduler = <var>23</var>,</td></tr>
<tr><th id="40">40</th><td>  FeatureEnableUnsafeDSOffsetFolding = <var>24</var>,</td></tr>
<tr><th id="41">41</th><td>  FeatureFMA = <var>25</var>,</td></tr>
<tr><th id="42">42</th><td>  FeatureFP64 = <var>26</var>,</td></tr>
<tr><th id="43">43</th><td>  FeatureFastDenormalF32 = <var>27</var>,</td></tr>
<tr><th id="44">44</th><td>  FeatureFastFMAF32 = <var>28</var>,</td></tr>
<tr><th id="45">45</th><td>  FeatureFlatAddressSpace = <var>29</var>,</td></tr>
<tr><th id="46">46</th><td>  FeatureFlatForGlobal = <var>30</var>,</td></tr>
<tr><th id="47">47</th><td>  FeatureFlatGlobalInsts = <var>31</var>,</td></tr>
<tr><th id="48">48</th><td>  FeatureFlatInstOffsets = <var>32</var>,</td></tr>
<tr><th id="49">49</th><td>  FeatureFlatScratchInsts = <var>33</var>,</td></tr>
<tr><th id="50">50</th><td>  FeatureFlatSegmentOffsetBug = <var>34</var>,</td></tr>
<tr><th id="51">51</th><td>  FeatureFmaMixInsts = <var>35</var>,</td></tr>
<tr><th id="52">52</th><td>  FeatureG16 = <var>36</var>,</td></tr>
<tr><th id="53">53</th><td>  FeatureGCN3Encoding = <var>37</var>,</td></tr>
<tr><th id="54">54</th><td>  FeatureGFX7GFX8GFX9Insts = <var>38</var>,</td></tr>
<tr><th id="55">55</th><td>  FeatureGFX8Insts = <var>39</var>,</td></tr>
<tr><th id="56">56</th><td>  FeatureGFX9 = <var>40</var>,</td></tr>
<tr><th id="57">57</th><td>  FeatureGFX9Insts = <var>41</var>,</td></tr>
<tr><th id="58">58</th><td>  FeatureGFX10 = <var>42</var>,</td></tr>
<tr><th id="59">59</th><td>  FeatureGFX10A16 = <var>43</var>,</td></tr>
<tr><th id="60">60</th><td>  FeatureGFX10Insts = <var>44</var>,</td></tr>
<tr><th id="61">61</th><td>  FeatureGFX10_3Insts = <var>45</var>,</td></tr>
<tr><th id="62">62</th><td>  FeatureGFX10_BEncoding = <var>46</var>,</td></tr>
<tr><th id="63">63</th><td>  FeatureGetWaveIdInst = <var>47</var>,</td></tr>
<tr><th id="64">64</th><td>  FeatureImageGather4D16Bug = <var>48</var>,</td></tr>
<tr><th id="65">65</th><td>  FeatureImageStoreD16Bug = <var>49</var>,</td></tr>
<tr><th id="66">66</th><td>  FeatureInstFwdPrefetchBug = <var>50</var>,</td></tr>
<tr><th id="67">67</th><td>  FeatureIntClamp = <var>51</var>,</td></tr>
<tr><th id="68">68</th><td>  FeatureInv2PiInlineImm = <var>52</var>,</td></tr>
<tr><th id="69">69</th><td>  FeatureLDSBankCount16 = <var>53</var>,</td></tr>
<tr><th id="70">70</th><td>  FeatureLDSBankCount32 = <var>54</var>,</td></tr>
<tr><th id="71">71</th><td>  FeatureLdsBranchVmemWARHazard = <var>55</var>,</td></tr>
<tr><th id="72">72</th><td>  FeatureLdsMisalignedBug = <var>56</var>,</td></tr>
<tr><th id="73">73</th><td>  FeatureLocalMemorySize0 = <var>57</var>,</td></tr>
<tr><th id="74">74</th><td>  FeatureLocalMemorySize32768 = <var>58</var>,</td></tr>
<tr><th id="75">75</th><td>  FeatureLocalMemorySize65536 = <var>59</var>,</td></tr>
<tr><th id="76">76</th><td>  FeatureMAIInsts = <var>60</var>,</td></tr>
<tr><th id="77">77</th><td>  FeatureMFMAInlineLiteralBug = <var>61</var>,</td></tr>
<tr><th id="78">78</th><td>  FeatureMIMG_R128 = <var>62</var>,</td></tr>
<tr><th id="79">79</th><td>  FeatureMadMacF32Insts = <var>63</var>,</td></tr>
<tr><th id="80">80</th><td>  FeatureMadMixInsts = <var>64</var>,</td></tr>
<tr><th id="81">81</th><td>  FeatureMaxPrivateElementSize4 = <var>65</var>,</td></tr>
<tr><th id="82">82</th><td>  FeatureMaxPrivateElementSize8 = <var>66</var>,</td></tr>
<tr><th id="83">83</th><td>  FeatureMaxPrivateElementSize16 = <var>67</var>,</td></tr>
<tr><th id="84">84</th><td>  FeatureMovrel = <var>68</var>,</td></tr>
<tr><th id="85">85</th><td>  FeatureNSAEncoding = <var>69</var>,</td></tr>
<tr><th id="86">86</th><td>  FeatureNSAtoVMEMBug = <var>70</var>,</td></tr>
<tr><th id="87">87</th><td>  FeatureNoDataDepHazard = <var>71</var>,</td></tr>
<tr><th id="88">88</th><td>  FeatureNoSdstCMPX = <var>72</var>,</td></tr>
<tr><th id="89">89</th><td>  FeatureOffset3fBug = <var>73</var>,</td></tr>
<tr><th id="90">90</th><td>  FeaturePkFmacF16Inst = <var>74</var>,</td></tr>
<tr><th id="91">91</th><td>  FeaturePromoteAlloca = <var>75</var>,</td></tr>
<tr><th id="92">92</th><td>  FeatureR128A16 = <var>76</var>,</td></tr>
<tr><th id="93">93</th><td>  FeatureRegisterBanking = <var>77</var>,</td></tr>
<tr><th id="94">94</th><td>  FeatureSDWA = <var>78</var>,</td></tr>
<tr><th id="95">95</th><td>  FeatureSDWAMac = <var>79</var>,</td></tr>
<tr><th id="96">96</th><td>  FeatureSDWAOmod = <var>80</var>,</td></tr>
<tr><th id="97">97</th><td>  FeatureSDWAOutModsVOPC = <var>81</var>,</td></tr>
<tr><th id="98">98</th><td>  FeatureSDWAScalar = <var>82</var>,</td></tr>
<tr><th id="99">99</th><td>  FeatureSDWASdst = <var>83</var>,</td></tr>
<tr><th id="100">100</th><td>  FeatureSGPRInitBug = <var>84</var>,</td></tr>
<tr><th id="101">101</th><td>  FeatureSMEMtoVectorWriteHazard = <var>85</var>,</td></tr>
<tr><th id="102">102</th><td>  FeatureSMemRealTime = <var>86</var>,</td></tr>
<tr><th id="103">103</th><td>  FeatureSMemTimeInst = <var>87</var>,</td></tr>
<tr><th id="104">104</th><td>  FeatureSRAMECC = <var>88</var>,</td></tr>
<tr><th id="105">105</th><td>  FeatureScalarAtomics = <var>89</var>,</td></tr>
<tr><th id="106">106</th><td>  FeatureScalarFlatScratchInsts = <var>90</var>,</td></tr>
<tr><th id="107">107</th><td>  FeatureScalarStores = <var>91</var>,</td></tr>
<tr><th id="108">108</th><td>  FeatureSeaIslands = <var>92</var>,</td></tr>
<tr><th id="109">109</th><td>  FeatureSouthernIslands = <var>93</var>,</td></tr>
<tr><th id="110">110</th><td>  FeatureSupportsSRAMECC = <var>94</var>,</td></tr>
<tr><th id="111">111</th><td>  FeatureSupportsXNACK = <var>95</var>,</td></tr>
<tr><th id="112">112</th><td>  FeatureTrapHandler = <var>96</var>,</td></tr>
<tr><th id="113">113</th><td>  FeatureTrigReducedRange = <var>97</var>,</td></tr>
<tr><th id="114">114</th><td>  FeatureUnalignedAccessMode = <var>98</var>,</td></tr>
<tr><th id="115">115</th><td>  FeatureUnalignedBufferAccess = <var>99</var>,</td></tr>
<tr><th id="116">116</th><td>  FeatureUnalignedDSAccess = <var>100</var>,</td></tr>
<tr><th id="117">117</th><td>  FeatureUnalignedScratchAccess = <var>101</var>,</td></tr>
<tr><th id="118">118</th><td>  FeatureUnpackedD16VMem = <var>102</var>,</td></tr>
<tr><th id="119">119</th><td>  FeatureVGPRIndexMode = <var>103</var>,</td></tr>
<tr><th id="120">120</th><td>  FeatureVMEMtoScalarWriteHazard = <var>104</var>,</td></tr>
<tr><th id="121">121</th><td>  FeatureVOP3Literal = <var>105</var>,</td></tr>
<tr><th id="122">122</th><td>  FeatureVOP3P = <var>106</var>,</td></tr>
<tr><th id="123">123</th><td>  FeatureVcmpxExecWARHazard = <var>107</var>,</td></tr>
<tr><th id="124">124</th><td>  FeatureVcmpxPermlaneHazard = <var>108</var>,</td></tr>
<tr><th id="125">125</th><td>  FeatureVolcanicIslands = <var>109</var>,</td></tr>
<tr><th id="126">126</th><td>  FeatureVscnt = <var>110</var>,</td></tr>
<tr><th id="127">127</th><td>  FeatureWavefrontSize16 = <var>111</var>,</td></tr>
<tr><th id="128">128</th><td>  FeatureWavefrontSize32 = <var>112</var>,</td></tr>
<tr><th id="129">129</th><td>  FeatureWavefrontSize64 = <var>113</var>,</td></tr>
<tr><th id="130">130</th><td>  FeatureXNACK = <var>114</var>,</td></tr>
<tr><th id="131">131</th><td>  HalfRate64Ops = <var>115</var>,</td></tr>
<tr><th id="132">132</th><td>  NumSubtargetFeatures = <var>116</var></td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="135">135</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="140">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="141">141</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="144">144</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="145">145</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV AMDGPUFeatureKV[] = {</td></tr>
<tr><th id="146">146</th><td>  { <q>"16-bit-insts"</q>, <q>"Has i16/f16 instructions"</q>, AMDGPU::Feature16BitInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="147">147</th><td>  { <q>"DumpCode"</q>, <q>"Dump MachineInstrs in the CodeEmitter"</q>, AMDGPU::FeatureDumpCode, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="148">148</th><td>  { <q>"a16"</q>, <q>"Support gfx10-style A16 for 16-bit coordinates/gradients/lod/clamp/mip image operands"</q>, AMDGPU::FeatureGFX10A16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="149">149</th><td>  { <q>"add-no-carry-insts"</q>, <q>"Have VALU add/sub instructions without carry out"</q>, AMDGPU::FeatureAddNoCarryInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="150">150</th><td>  { <q>"aperture-regs"</q>, <q>"Has Memory Aperture Base and Size Registers"</q>, AMDGPU::FeatureApertureRegs, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="151">151</th><td>  { <q>"atomic-fadd-insts"</q>, <q>"Has buffer_atomic_add_f32, buffer_atomic_pk_add_f16, global_atomic_add_f32, global_atomic_pk_add_f16 instructions"</q>, AMDGPU::FeatureAtomicFaddInsts, { { { <var>0x80000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="152">152</th><td>  { <q>"auto-waitcnt-before-barrier"</q>, <q>"Hardware automatically inserts waitcnt before barrier"</q>, AMDGPU::FeatureAutoWaitcntBeforeBarrier, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="153">153</th><td>  { <q>"ci-insts"</q>, <q>"Additional instructions for CI+"</q>, AMDGPU::FeatureCIInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="154">154</th><td>  { <q>"cumode"</q>, <q>"Enable CU wavefront execution mode"</q>, AMDGPU::FeatureCuMode, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="155">155</th><td>  { <q>"dl-insts"</q>, <q>"Has v_fmac_f32 and v_xnor_b32 instructions"</q>, AMDGPU::FeatureDLInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="156">156</th><td>  { <q>"dot1-insts"</q>, <q>"Has v_dot4_i32_i8 and v_dot8_i32_i4 instructions"</q>, AMDGPU::FeatureDot1Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="157">157</th><td>  { <q>"dot2-insts"</q>, <q>"Has v_dot2_f32_f16, v_dot2_i32_i16, v_dot2_u32_u16, v_dot4_u32_u8, v_dot8_u32_u4 instructions"</q>, AMDGPU::FeatureDot2Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="158">158</th><td>  { <q>"dot3-insts"</q>, <q>"Has v_dot8c_i32_i4 instruction"</q>, AMDGPU::FeatureDot3Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="159">159</th><td>  { <q>"dot4-insts"</q>, <q>"Has v_dot2c_i32_i16 instruction"</q>, AMDGPU::FeatureDot4Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="160">160</th><td>  { <q>"dot5-insts"</q>, <q>"Has v_dot2c_f32_f16 instruction"</q>, AMDGPU::FeatureDot5Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="161">161</th><td>  { <q>"dot6-insts"</q>, <q>"Has v_dot4c_i32_i8 instruction"</q>, AMDGPU::FeatureDot6Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="162">162</th><td>  { <q>"dpp"</q>, <q>"Support DPP (Data Parallel Primitives) extension"</q>, AMDGPU::FeatureDPP, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="163">163</th><td>  { <q>"dpp8"</q>, <q>"Support DPP8 (Data Parallel Primitives) extension"</q>, AMDGPU::FeatureDPP8, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="164">164</th><td>  { <q>"ds-src2-insts"</q>, <q>"Has ds_*_src2 instructions"</q>, AMDGPU::FeatureDsSrc2Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="165">165</th><td>  { <q>"dumpcode"</q>, <q>"Dump MachineInstrs in the CodeEmitter"</q>, AMDGPU::FeatureDumpCodeLower, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="166">166</th><td>  { <q>"enable-ds128"</q>, <q>"Use ds_{read|write}_b128"</q>, AMDGPU::FeatureEnableDS128, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="167">167</th><td>  { <q>"enable-prt-strict-null"</q>, <q>"Enable zeroing of result registers for sparse texture fetches"</q>, AMDGPU::FeatureEnablePRTStrictNull, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="168">168</th><td>  { <q>"fast-denormal-f32"</q>, <q>"Enabling denormals does not cause f32 instructions to run at f64 rates"</q>, AMDGPU::FeatureFastDenormalF32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="169">169</th><td>  { <q>"fast-fmaf"</q>, <q>"Assuming f32 fma is at least as fast as mul + add"</q>, AMDGPU::FeatureFastFMAF32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="170">170</th><td>  { <q>"flat-address-space"</q>, <q>"Support flat address space"</q>, AMDGPU::FeatureFlatAddressSpace, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="171">171</th><td>  { <q>"flat-for-global"</q>, <q>"Force to generate flat instruction for global"</q>, AMDGPU::FeatureFlatForGlobal, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="172">172</th><td>  { <q>"flat-global-insts"</q>, <q>"Have global_* flat memory instructions"</q>, AMDGPU::FeatureFlatGlobalInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="173">173</th><td>  { <q>"flat-inst-offsets"</q>, <q>"Flat instructions have immediate offset addressing mode"</q>, AMDGPU::FeatureFlatInstOffsets, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="174">174</th><td>  { <q>"flat-scratch-insts"</q>, <q>"Have scratch_* flat memory instructions"</q>, AMDGPU::FeatureFlatScratchInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="175">175</th><td>  { <q>"flat-segment-offset-bug"</q>, <q>"GFX10 bug, inst_offset ignored in flat segment"</q>, AMDGPU::FeatureFlatSegmentOffsetBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="176">176</th><td>  { <q>"fma-mix-insts"</q>, <q>"Has v_fma_mix_f32, v_fma_mixlo_f16, v_fma_mixhi_f16 instructions"</q>, AMDGPU::FeatureFmaMixInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="177">177</th><td>  { <q>"fmaf"</q>, <q>"Enable single precision FMA (not as fast as mul+add, but fused)"</q>, AMDGPU::FeatureFMA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="178">178</th><td>  { <q>"fp64"</q>, <q>"Enable double precision operations"</q>, AMDGPU::FeatureFP64, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="179">179</th><td>  { <q>"g16"</q>, <q>"Support G16 for 16-bit gradient image operands"</q>, AMDGPU::FeatureG16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="180">180</th><td>  { <q>"gcn3-encoding"</q>, <q>"Encoding format for VI"</q>, AMDGPU::FeatureGCN3Encoding, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="181">181</th><td>  { <q>"get-wave-id-inst"</q>, <q>"Has s_get_waveid_in_workgroup instruction"</q>, AMDGPU::FeatureGetWaveIdInst, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="182">182</th><td>  { <q>"gfx10"</q>, <q>"GFX10 GPU generation"</q>, AMDGPU::FeatureGFX10, { { { <var>0x48181a9bbc000327ULL</var>, <var>0x4618004d6590ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="183">183</th><td>  { <q>"gfx10-3-insts"</q>, <q>"Additional instructions for GFX10.3"</q>, AMDGPU::FeatureGFX10_3Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="184">184</th><td>  { <q>"gfx10-insts"</q>, <q>"Additional instructions for GFX10+"</q>, AMDGPU::FeatureGFX10Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="185">185</th><td>  { <q>"gfx10_b-encoding"</q>, <q>"Encoding format GFX10_B"</q>, AMDGPU::FeatureGFX10_BEncoding, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="186">186</th><td>  { <q>"gfx7-gfx8-gfx9-insts"</q>, <q>"Instructions shared in GFX7, GFX8, GFX9"</q>, AMDGPU::FeatureGFX7GFX8GFX9Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="187">187</th><td>  { <q>"gfx8-insts"</q>, <q>"Additional instructions for GFX8+"</q>, AMDGPU::FeatureGFX8Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="188">188</th><td>  { <q>"gfx9"</q>, <q>"GFX9 GPU generation"</q>, AMDGPU::FeatureGFX9, { { { <var>0x881802e3bc020127ULL</var>, <var>0x204988ecd5000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="189">189</th><td>  { <q>"gfx9-insts"</q>, <q>"Additional instructions for GFX9+"</q>, AMDGPU::FeatureGFX9Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="190">190</th><td>  { <q>"half-rate-64-ops"</q>, <q>"Most fp64 instructions are half rate instead of quarter"</q>, AMDGPU::HalfRate64Ops, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="191">191</th><td>  { <q>"image-gather4-d16-bug"</q>, <q>"Image Gather4 D16 hardware bug"</q>, AMDGPU::FeatureImageGather4D16Bug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="192">192</th><td>  { <q>"image-store-d16-bug"</q>, <q>"Image Store D16 hardware bug"</q>, AMDGPU::FeatureImageStoreD16Bug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="193">193</th><td>  { <q>"inst-fwd-prefetch-bug"</q>, <q>"S_INST_PREFETCH instruction causes shader to hang"</q>, AMDGPU::FeatureInstFwdPrefetchBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="194">194</th><td>  { <q>"int-clamp-insts"</q>, <q>"Support clamp for integer destination"</q>, AMDGPU::FeatureIntClamp, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="195">195</th><td>  { <q>"inv-2pi-inline-imm"</q>, <q>"Has 1 / (2 * pi) as inline immediate"</q>, AMDGPU::FeatureInv2PiInlineImm, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="196">196</th><td>  { <q>"lds-branch-vmem-war-hazard"</q>, <q>"Switching between LDS and VMEM-tex not waiting VM_VSRC=0"</q>, AMDGPU::FeatureLdsBranchVmemWARHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="197">197</th><td>  { <q>"lds-misaligned-bug"</q>, <q>"Some GFX10 bug with multi-dword LDS and flat access that is not naturally aligned in WGP mode"</q>, AMDGPU::FeatureLdsMisalignedBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="198">198</th><td>  { <q>"ldsbankcount16"</q>, <q>"The number of LDS banks per compute unit."</q>, AMDGPU::FeatureLDSBankCount16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="199">199</th><td>  { <q>"ldsbankcount32"</q>, <q>"The number of LDS banks per compute unit."</q>, AMDGPU::FeatureLDSBankCount32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="200">200</th><td>  { <q>"load-store-opt"</q>, <q>"Enable SI load/store optimizer pass"</q>, AMDGPU::FeatureEnableLoadStoreOpt, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="201">201</th><td>  { <q>"localmemorysize0"</q>, <q>"The size of local memory in bytes"</q>, AMDGPU::FeatureLocalMemorySize0, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="202">202</th><td>  { <q>"localmemorysize32768"</q>, <q>"The size of local memory in bytes"</q>, AMDGPU::FeatureLocalMemorySize32768, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="203">203</th><td>  { <q>"localmemorysize65536"</q>, <q>"The size of local memory in bytes"</q>, AMDGPU::FeatureLocalMemorySize65536, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="204">204</th><td>  { <q>"mad-mac-f32-insts"</q>, <q>"Has v_mad_f32/v_mac_f32/v_madak_f32/v_madmk_f32 instructions"</q>, AMDGPU::FeatureMadMacF32Insts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="205">205</th><td>  { <q>"mad-mix-insts"</q>, <q>"Has v_mad_mix_f32, v_mad_mixlo_f16, v_mad_mixhi_f16 instructions"</q>, AMDGPU::FeatureMadMixInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="206">206</th><td>  { <q>"mai-insts"</q>, <q>"Has mAI instructions"</q>, AMDGPU::FeatureMAIInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="207">207</th><td>  { <q>"max-private-element-size-16"</q>, <q>"Maximum private access size may be 16"</q>, AMDGPU::FeatureMaxPrivateElementSize16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="208">208</th><td>  { <q>"max-private-element-size-4"</q>, <q>"Maximum private access size may be 4"</q>, AMDGPU::FeatureMaxPrivateElementSize4, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="209">209</th><td>  { <q>"max-private-element-size-8"</q>, <q>"Maximum private access size may be 8"</q>, AMDGPU::FeatureMaxPrivateElementSize8, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="210">210</th><td>  { <q>"mfma-inline-literal-bug"</q>, <q>"MFMA cannot use inline literal as SrcC"</q>, AMDGPU::FeatureMFMAInlineLiteralBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="211">211</th><td>  { <q>"mimg-r128"</q>, <q>"Support 128-bit texture resources"</q>, AMDGPU::FeatureMIMG_R128, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="212">212</th><td>  { <q>"movrel"</q>, <q>"Has v_movrel*_b32 instructions"</q>, AMDGPU::FeatureMovrel, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="213">213</th><td>  { <q>"no-data-dep-hazard"</q>, <q>"Does not need SW waitstates"</q>, AMDGPU::FeatureNoDataDepHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="214">214</th><td>  { <q>"no-sdst-cmpx"</q>, <q>"V_CMPX does not write VCC/SGPR in addition to EXEC"</q>, AMDGPU::FeatureNoSdstCMPX, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="215">215</th><td>  { <q>"nsa-encoding"</q>, <q>"Support NSA encoding for image instructions"</q>, AMDGPU::FeatureNSAEncoding, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="216">216</th><td>  { <q>"nsa-to-vmem-bug"</q>, <q>"MIMG-NSA followed by VMEM fail if EXEC_LO or EXEC_HI equals zero"</q>, AMDGPU::FeatureNSAtoVMEMBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="217">217</th><td>  { <q>"offset-3f-bug"</q>, <q>"Branch offset of 3f hardware bug"</q>, AMDGPU::FeatureOffset3fBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="218">218</th><td>  { <q>"pk-fmac-f16-inst"</q>, <q>"Has v_pk_fmac_f16 instruction"</q>, AMDGPU::FeaturePkFmacF16Inst, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="219">219</th><td>  { <q>"promote-alloca"</q>, <q>"Enable promote alloca pass"</q>, AMDGPU::FeaturePromoteAlloca, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="220">220</th><td>  { <q>"r128-a16"</q>, <q>"Support gfx9-style A16 for 16-bit coordinates/gradients/lod/clamp/mip image operands, where a16 is aliased with r128"</q>, AMDGPU::FeatureR128A16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="221">221</th><td>  { <q>"register-banking"</q>, <q>"Has register banking"</q>, AMDGPU::FeatureRegisterBanking, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="222">222</th><td>  { <q>"s-memrealtime"</q>, <q>"Has s_memrealtime instruction"</q>, AMDGPU::FeatureSMemRealTime, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="223">223</th><td>  { <q>"s-memtime-inst"</q>, <q>"Has s_memtime instruction"</q>, AMDGPU::FeatureSMemTimeInst, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="224">224</th><td>  { <q>"scalar-atomics"</q>, <q>"Has atomic scalar memory instructions"</q>, AMDGPU::FeatureScalarAtomics, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="225">225</th><td>  { <q>"scalar-flat-scratch-insts"</q>, <q>"Have s_scratch_* flat memory instructions"</q>, AMDGPU::FeatureScalarFlatScratchInsts, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="226">226</th><td>  { <q>"scalar-stores"</q>, <q>"Has store scalar memory instructions"</q>, AMDGPU::FeatureScalarStores, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="227">227</th><td>  { <q>"sdwa"</q>, <q>"Support SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="228">228</th><td>  { <q>"sdwa-mav"</q>, <q>"Support v_mac_f32/f16 with SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWAMac, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="229">229</th><td>  { <q>"sdwa-omod"</q>, <q>"Support OMod with SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWAOmod, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="230">230</th><td>  { <q>"sdwa-out-mods-vopc"</q>, <q>"Support clamp for VOPC with SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWAOutModsVOPC, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="231">231</th><td>  { <q>"sdwa-scalar"</q>, <q>"Support scalar register with SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWAScalar, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="232">232</th><td>  { <q>"sdwa-sdst"</q>, <q>"Support scalar dst for VOPC with SDWA (Sub-DWORD Addressing) extension"</q>, AMDGPU::FeatureSDWASdst, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="233">233</th><td>  { <q>"sea-islands"</q>, <q>"SEA_ISLANDS GPU generation"</q>, AMDGPU::FeatureSeaIslands, { { { <var>0xc800004024020020ULL</var>, <var>0x2000a00800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="234">234</th><td>  { <q>"sgpr-init-bug"</q>, <q>"VI SGPR initialization bug requiring a fixed SGPR allocation size"</q>, AMDGPU::FeatureSGPRInitBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="235">235</th><td>  { <q>"si-scheduler"</q>, <q>"Enable SI Machine Scheduler"</q>, AMDGPU::FeatureEnableSIScheduler, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="236">236</th><td>  { <q>"smem-to-vector-write-hazard"</q>, <q>"s_load_dword followed by v_cmp page faults"</q>, AMDGPU::FeatureSMEMtoVectorWriteHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="237">237</th><td>  { <q>"southern-islands"</q>, <q>"SOUTHERN_ISLANDS GPU generation"</q>, AMDGPU::FeatureSouthernIslands, { { { <var>0xc440000004020000ULL</var>, <var>0x2000200800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="238">238</th><td>  { <q>"sramecc"</q>, <q>"Enable SRAMECC"</q>, AMDGPU::FeatureSRAMECC, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="239">239</th><td>  { <q>"sramecc-support"</q>, <q>"Hardware supports SRAMECC"</q>, AMDGPU::FeatureSupportsSRAMECC, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="240">240</th><td>  { <q>"trap-handler"</q>, <q>"Trap handler support"</q>, AMDGPU::FeatureTrapHandler, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="241">241</th><td>  { <q>"trig-reduced-range"</q>, <q>"Requires use of fract on arguments to trig instructions"</q>, AMDGPU::FeatureTrigReducedRange, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="242">242</th><td>  { <q>"unaligned-access-mode"</q>, <q>"Enable unaligned global, local and region loads and stores if the hardware supports it"</q>, AMDGPU::FeatureUnalignedAccessMode, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="243">243</th><td>  { <q>"unaligned-buffer-access"</q>, <q>"Hardware supports unaligned global loads and stores"</q>, AMDGPU::FeatureUnalignedBufferAccess, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="244">244</th><td>  { <q>"unaligned-ds-access"</q>, <q>"Hardware supports unaligned local and region loads and stores"</q>, AMDGPU::FeatureUnalignedDSAccess, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="245">245</th><td>  { <q>"unaligned-scratch-access"</q>, <q>"Support unaligned scratch loads and stores"</q>, AMDGPU::FeatureUnalignedScratchAccess, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="246">246</th><td>  { <q>"unpacked-d16-vmem"</q>, <q>"Has unpacked d16 vmem instructions"</q>, AMDGPU::FeatureUnpackedD16VMem, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="247">247</th><td>  { <q>"unsafe-ds-offset-folding"</q>, <q>"Force using DS instruction immediate offsets on SI"</q>, AMDGPU::FeatureEnableUnsafeDSOffsetFolding, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="248">248</th><td>  { <q>"vcmpx-exec-war-hazard"</q>, <q>"V_CMPX WAR hazard on EXEC (V_CMPX issue ONLY)"</q>, AMDGPU::FeatureVcmpxExecWARHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="249">249</th><td>  { <q>"vcmpx-permlane-hazard"</q>, <q>"TODO: describe me"</q>, AMDGPU::FeatureVcmpxPermlaneHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="250">250</th><td>  { <q>"vgpr-index-mode"</q>, <q>"Has VGPR mode register indexing"</q>, AMDGPU::FeatureVGPRIndexMode, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="251">251</th><td>  { <q>"vmem-to-scalar-write-hazard"</q>, <q>"VMEM instruction followed by scalar writing to EXEC mask, M0 or SGPR leads to incorrect execution."</q>, AMDGPU::FeatureVMEMtoScalarWriteHazard, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="252">252</th><td>  { <q>"volcanic-islands"</q>, <q>"VOLCANIC_ISLANDS GPU generation"</q>, AMDGPU::FeatureVolcanicIslands, { { { <var>0xc81800e02c020121ULL</var>, <var>0x2008a08c2c010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="253">253</th><td>  { <q>"vop3-literal"</q>, <q>"Can use one literal in VOP3"</q>, AMDGPU::FeatureVOP3Literal, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="254">254</th><td>  { <q>"vop3p"</q>, <q>"Has VOP3P packed instructions"</q>, AMDGPU::FeatureVOP3P, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="255">255</th><td>  { <q>"vscnt"</q>, <q>"Has separate store vscnt counter"</q>, AMDGPU::FeatureVscnt, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="256">256</th><td>  { <q>"wavefrontsize16"</q>, <q>"The number of threads per wavefront"</q>, AMDGPU::FeatureWavefrontSize16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="257">257</th><td>  { <q>"wavefrontsize32"</q>, <q>"The number of threads per wavefront"</q>, AMDGPU::FeatureWavefrontSize32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="258">258</th><td>  { <q>"wavefrontsize64"</q>, <q>"The number of threads per wavefront"</q>, AMDGPU::FeatureWavefrontSize64, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="259">259</th><td>  { <q>"xnack"</q>, <q>"Enable XNACK support"</q>, AMDGPU::FeatureXNACK, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="260">260</th><td>  { <q>"xnack-support"</q>, <q>"Hardware supports XNACK"</q>, AMDGPU::FeatureSupportsXNACK, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="261">261</th><td>};</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="264">264</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="265">265</th><td><u>#endif</u></td></tr>
<tr><th id="266">266</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="267">267</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="268">268</th><td><u>#else</u></td></tr>
<tr><th id="269">269</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="270">270</th><td><u>#endif</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="273">273</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="274">274</th><td><i></i></td></tr>
<tr><th id="275">275</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="276">276</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry AMDGPUWriteProcResTable[] = {</td></tr>
<tr><th id="277">277</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="278">278</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #1</i></td></tr>
<tr><th id="279">279</th><td>  { <var>5</var>,  <var>1</var>}, <i>// #2</i></td></tr>
<tr><th id="280">280</th><td>  { <var>6</var>,  <var>1</var>}, <i>// #3</i></td></tr>
<tr><th id="281">281</th><td>  { <var>3</var>,  <var>1</var>}, <i>// #4</i></td></tr>
<tr><th id="282">282</th><td>  { <var>2</var>,  <var>1</var>}, <i>// #5</i></td></tr>
<tr><th id="283">283</th><td>  { <var>1</var>,  <var>1</var>}, <i>// #6</i></td></tr>
<tr><th id="284">284</th><td>  { <var>5</var>,  <var>2</var>}, <i>// #7</i></td></tr>
<tr><th id="285">285</th><td>  { <var>7</var>,  <var>2</var>}, <i>// #8</i></td></tr>
<tr><th id="286">286</th><td>  { <var>7</var>,  <var>8</var>}, <i>// #9</i></td></tr>
<tr><th id="287">287</th><td>  { <var>7</var>, <var>16</var>}, <i>// #10</i></td></tr>
<tr><th id="288">288</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #11</i></td></tr>
<tr><th id="289">289</th><td>  { <var>6</var>,  <var>1</var>}, <i>// #12</i></td></tr>
<tr><th id="290">290</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #13</i></td></tr>
<tr><th id="291">291</th><td>  { <var>7</var>,  <var>1</var>}, <i>// #14</i></td></tr>
<tr><th id="292">292</th><td>  { <var>3</var>,  <var>1</var>}, <i>// #15</i></td></tr>
<tr><th id="293">293</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #16</i></td></tr>
<tr><th id="294">294</th><td>  { <var>2</var>,  <var>1</var>}, <i>// #17</i></td></tr>
<tr><th id="295">295</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #18</i></td></tr>
<tr><th id="296">296</th><td>  { <var>4</var>,  <var>2</var>}, <i>// #19</i></td></tr>
<tr><th id="297">297</th><td>  { <var>5</var>,  <var>1</var>}, <i>// #20</i></td></tr>
<tr><th id="298">298</th><td>  { <var>6</var>,  <var>1</var>}, <i>// #21</i></td></tr>
<tr><th id="299">299</th><td>  { <var>4</var>,  <var>2</var>}, <i>// #22</i></td></tr>
<tr><th id="300">300</th><td>  { <var>6</var>,  <var>2</var>} <i>// #23</i></td></tr>
<tr><th id="301">301</th><td>}; <i>// AMDGPUWriteProcResTable</i></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="304">304</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry AMDGPUWriteLatencyTable[] = {</td></tr>
<tr><th id="305">305</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="306">306</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #1 WriteSALU_Write32Bit_WriteFloatFMA</i></td></tr>
<tr><th id="307">307</th><td>  {<var>80</var>,  <var>0</var>}, <i>// #2 WriteVMEM</i></td></tr>
<tr><th id="308">308</th><td>  { <var>5</var>,  <var>0</var>}, <i>// #3 WriteLDS_WriteSMEM_Write32Bit_WriteFloatCvt_WriteFloatFMA</i></td></tr>
<tr><th id="309">309</th><td>  { <var>4</var>,  <var>0</var>}, <i>// #4 WriteExport_WriteTrans32_WriteFloatCvt_WriteDoubleCvt_WriteQuarterRate32_WriteTrans64</i></td></tr>
<tr><th id="310">310</th><td>  { <var>8</var>,  <var>0</var>}, <i>// #5 WriteBranch_WriteDoubleAdd_Write8PassMAI_WriteQuarterRate32</i></td></tr>
<tr><th id="311">311</th><td>  {<var>500</var>,  <var>0</var>}, <i>// #6 WriteBarrier</i></td></tr>
<tr><th id="312">312</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #7 Write32Bit_WriteFloatFMA</i></td></tr>
<tr><th id="313">313</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #8 WriteSALU</i></td></tr>
<tr><th id="314">314</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #9 Write64Bit_Write2PassMAI_WriteSALU_WriteDoubleAdd</i></td></tr>
<tr><th id="315">315</th><td>  {<var>16</var>,  <var>0</var>}, <i>// #10 WriteFloatFMA_WriteDouble_WriteTrans64_Write16PassMAI_WriteExport</i></td></tr>
<tr><th id="316">316</th><td>  {<var>16</var>,  <var>0</var>}, <i>// #11 WriteFloatFMA_WriteDouble</i></td></tr>
<tr><th id="317">317</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #12 WriteSALU</i></td></tr>
<tr><th id="318">318</th><td>  { <var>4</var>,  <var>0</var>}, <i>// #13 WriteQuarterRate32_WriteDouble</i></td></tr>
<tr><th id="319">319</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #14 WriteSALU</i></td></tr>
<tr><th id="320">320</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #15 Write64Bit</i></td></tr>
<tr><th id="321">321</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #16 Write64Bit</i></td></tr>
<tr><th id="322">322</th><td>  {<var>320</var>,  <var>0</var>}, <i>// #17 WriteVMEM</i></td></tr>
<tr><th id="323">323</th><td>  {<var>20</var>,  <var>0</var>}, <i>// #18 WriteLDS_WriteSMEM</i></td></tr>
<tr><th id="324">324</th><td>  {<var>32</var>,  <var>0</var>}, <i>// #19 WriteBranch</i></td></tr>
<tr><th id="325">325</th><td>  {<var>2000</var>,  <var>0</var>}, <i>// #20 WriteBarrier</i></td></tr>
<tr><th id="326">326</th><td>  { <var>5</var>,  <var>0</var>}, <i>// #21 Write32Bit_WriteFloatFMA</i></td></tr>
<tr><th id="327">327</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #22 WriteSALU</i></td></tr>
<tr><th id="328">328</th><td>  {<var>22</var>,  <var>0</var>}, <i>// #23 WriteDoubleAdd_WriteDoubleCvt</i></td></tr>
<tr><th id="329">329</th><td>  { <var>6</var>,  <var>0</var>}, <i>// #24 Write64Bit</i></td></tr>
<tr><th id="330">330</th><td>  {<var>10</var>,  <var>0</var>}, <i>// #25 WriteTrans32</i></td></tr>
<tr><th id="331">331</th><td>  {<var>22</var>,  <var>0</var>}, <i>// #26 WriteDouble</i></td></tr>
<tr><th id="332">332</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #27 WriteSALU</i></td></tr>
<tr><th id="333">333</th><td>  { <var>8</var>,  <var>0</var>}, <i>// #28 WriteQuarterRate32</i></td></tr>
<tr><th id="334">334</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #29 WriteSALU</i></td></tr>
<tr><th id="335">335</th><td>  {<var>24</var>,  <var>0</var>}, <i>// #30 WriteTrans64</i></td></tr>
<tr><th id="336">336</th><td>  { <var>6</var>,  <var>0</var>}, <i>// #31 Write64Bit</i></td></tr>
<tr><th id="337">337</th><td>  { <var>6</var>,  <var>0</var>} <i>// #32 Write64Bit</i></td></tr>
<tr><th id="338">338</th><td>}; <i>// AMDGPUWriteLatencyTable</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="341">341</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry AMDGPUReadAdvanceTable[] = {</td></tr>
<tr><th id="342">342</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="343">343</th><td>  {<var>0</var>,  <var>0</var>, -<var>4</var>}, <i>// #1</i></td></tr>
<tr><th id="344">344</th><td>  {<var>0</var>,  <var>0</var>, -<var>2</var>} <i>// #2</i></td></tr>
<tr><th id="345">345</th><td>}; <i>// AMDGPUReadAdvanceTable</i></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>// {Name, NumMicroOps, BeginGroup, EndGroup, WriteProcResIdx,#, WriteLatencyIdx,#, ReadAdvanceIdx,#}</i></td></tr>
<tr><th id="348">348</th><td><em>static</em> <em>const</em> llvm::MCSchedClassDesc SIQuarterSpeedModelSchedClasses[] = {</td></tr>
<tr><th id="349">349</th><td>  {DBGFIELD(<q>"InvalidSchedClass"</q>)  <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="350">350</th><td>  {DBGFIELD(<q>"NullALU_WriteSALU"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #1</i></td></tr>
<tr><th id="351">351</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #2</i></td></tr>
<tr><th id="352">352</th><td>  {DBGFIELD(<q>"NullALU_WriteVMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #3</i></td></tr>
<tr><th id="353">353</th><td>  {DBGFIELD(<q>"NullALU_WriteLDS"</q>)   <var>1</var>, <b>false</b>, <b>false</b>,  <var>4</var>, <var>1</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #4</i></td></tr>
<tr><th id="354">354</th><td>  {DBGFIELD(<q>"NullALU_WriteExport"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>5</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #5</i></td></tr>
<tr><th id="355">355</th><td>  {DBGFIELD(<q>"NullALU_WriteBranch"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #6</i></td></tr>
<tr><th id="356">356</th><td>  {DBGFIELD(<q>"NullALU"</q>)            <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #7</i></td></tr>
<tr><th id="357">357</th><td>  {DBGFIELD(<q>"NullALU_WriteSMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>4</var>, <var>1</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #8</i></td></tr>
<tr><th id="358">358</th><td>  {DBGFIELD(<q>"NullALU_WriteBarrier"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #9</i></td></tr>
<tr><th id="359">359</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>,  <var>7</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #10</i></td></tr>
<tr><th id="360">360</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleAdd"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #11</i></td></tr>
<tr><th id="361">361</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #12</i></td></tr>
<tr><th id="362">362</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #13</i></td></tr>
<tr><th id="363">363</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #14</i></td></tr>
<tr><th id="364">364</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #15</i></td></tr>
<tr><th id="365">365</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #16</i></td></tr>
<tr><th id="366">366</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #17</i></td></tr>
<tr><th id="367">367</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>, <var>11</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #18</i></td></tr>
<tr><th id="368">368</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>, <var>11</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #19</i></td></tr>
<tr><th id="369">369</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>, <var>13</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #20</i></td></tr>
<tr><th id="370">370</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #21</i></td></tr>
<tr><th id="371">371</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #22</i></td></tr>
<tr><th id="372">372</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit_Write64Bit"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>7</var>, <var>1</var>, <var>15</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #23</i></td></tr>
<tr><th id="373">373</th><td>  {DBGFIELD(<q>"V_ACCVGPR_WRITE_B32_e64"</q>) <var>16382</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #24</i></td></tr>
<tr><th id="374">374</th><td>  {DBGFIELD(<q>"V_MFMA_F32_4X4X1F32_e64_V_MFMA_F32_4X4X2BF16_e64_V_MFMA_F32_4X4X4F16_e64_V_MFMA_I32_4X4X4I8_e64_V_MFMA_F32_4X4X1F32_vi_V_MFMA_F32_4X4X2BF16_vi_V_MFMA_F32_4X4X4F16_vi_V_MFMA_I32_4X4X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>8</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #25</i></td></tr>
<tr><th id="375">375</th><td>  {DBGFIELD(<q>"V_MFMA_F32_16X16X16F16_e64_V_MFMA_F32_16X16X1F32_e64_V_MFMA_F32_16X16X2BF16_e64_V_MFMA_F32_16X16X4F16_e64_V_MFMA_F32_16X16X4F32_e64_V_MFMA_F32_16X16X8BF16_e64_V_MFMA_I32_16X16X16I8_e64_V_MFMA_I32_16X16X4I8_e64_V_MFMA_F32_16X16X16F16_vi_V_MFMA_F32_16X16X1F32_vi_V_MFMA_F32_16X16X2BF16_vi_V_MFMA_F32_16X16X4F16_vi_V_MFMA_F32_16X16X4F32_vi_V_MFMA_F32_16X16X8BF16_vi_V_MFMA_I32_16X16X16I8_vi_V_MFMA_I32_16X16X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>9</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #26</i></td></tr>
<tr><th id="376">376</th><td>  {DBGFIELD(<q>"V_MFMA_F32_32X32X1F32_e64_V_MFMA_F32_32X32X2BF16_e64_V_MFMA_F32_32X32X2F32_e64_V_MFMA_F32_32X32X4BF16_e64_V_MFMA_F32_32X32X4F16_e64_V_MFMA_F32_32X32X8F16_e64_V_MFMA_I32_32X32X4I8_e64_V_MFMA_I32_32X32X8I8_e64_V_MFMA_F32_32X32X1F32_vi_V_MFMA_F32_32X32X2BF16_vi_V_MFMA_F32_32X32X2F32_vi_V_MFMA_F32_32X32X4BF16_vi_V_MFMA_F32_32X32X4F16_vi_V_MFMA_F32_32X32X8F16_vi_V_MFMA_I32_32X32X4I8_vi_V_MFMA_I32_32X32X8I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #27</i></td></tr>
<tr><th id="377">377</th><td>  {DBGFIELD(<q>"COPY"</q>)               <var>16382</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #28</i></td></tr>
<tr><th id="378">378</th><td>  {DBGFIELD(<q>"Write64Bit_MIVGPRRead"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>2</var>, <var>1</var>}, <i>// #29</i></td></tr>
<tr><th id="379">379</th><td>  {DBGFIELD(<q>"Write64Bit_ReadDefault"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #30</i></td></tr>
<tr><th id="380">380</th><td>  {DBGFIELD(<q>"Write32Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #31</i></td></tr>
<tr><th id="381">381</th><td>  {DBGFIELD(<q>"Write64Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #32</i></td></tr>
<tr><th id="382">382</th><td>  {DBGFIELD(<q>"WriteSALU"</q>)          <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #33</i></td></tr>
<tr><th id="383">383</th><td>}; <i>// SIQuarterSpeedModelSchedClasses</i></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>// {Name, NumMicroOps, BeginGroup, EndGroup, WriteProcResIdx,#, WriteLatencyIdx,#, ReadAdvanceIdx,#}</i></td></tr>
<tr><th id="386">386</th><td><em>static</em> <em>const</em> llvm::MCSchedClassDesc GFX10SpeedModelSchedClasses[] = {</td></tr>
<tr><th id="387">387</th><td>  {DBGFIELD(<q>"InvalidSchedClass"</q>)  <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="388">388</th><td>  {DBGFIELD(<q>"NullALU_WriteSALU"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #1</i></td></tr>
<tr><th id="389">389</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #2</i></td></tr>
<tr><th id="390">390</th><td>  {DBGFIELD(<q>"NullALU_WriteVMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>17</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #3</i></td></tr>
<tr><th id="391">391</th><td>  {DBGFIELD(<q>"NullALU_WriteLDS"</q>)   <var>1</var>, <b>false</b>, <b>false</b>, <var>15</var>, <var>2</var>, <var>18</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #4</i></td></tr>
<tr><th id="392">392</th><td>  {DBGFIELD(<q>"NullALU_WriteExport"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>17</var>, <var>2</var>, <var>10</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #5</i></td></tr>
<tr><th id="393">393</th><td>  {DBGFIELD(<q>"NullALU_WriteBranch"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>, <var>19</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #6</i></td></tr>
<tr><th id="394">394</th><td>  {DBGFIELD(<q>"NullALU"</q>)            <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #7</i></td></tr>
<tr><th id="395">395</th><td>  {DBGFIELD(<q>"NullALU_WriteSMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>, <var>15</var>, <var>2</var>, <var>18</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #8</i></td></tr>
<tr><th id="396">396</th><td>  {DBGFIELD(<q>"NullALU_WriteBarrier"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>, <var>20</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #9</i></td></tr>
<tr><th id="397">397</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>, <var>19</var>, <var>3</var>, <var>21</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #10</i></td></tr>
<tr><th id="398">398</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleAdd"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>23</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #11</i></td></tr>
<tr><th id="399">399</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>24</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #12</i></td></tr>
<tr><th id="400">400</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>25</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #13</i></td></tr>
<tr><th id="401">401</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #14</i></td></tr>
<tr><th id="402">402</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>23</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #15</i></td></tr>
<tr><th id="403">403</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #16</i></td></tr>
<tr><th id="404">404</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>23</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #17</i></td></tr>
<tr><th id="405">405</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>, <var>19</var>, <var>3</var>, <var>21</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #18</i></td></tr>
<tr><th id="406">406</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>, <var>19</var>, <var>3</var>, <var>26</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #19</i></td></tr>
<tr><th id="407">407</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>, <var>19</var>, <var>3</var>, <var>28</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #20</i></td></tr>
<tr><th id="408">408</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>5</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #21</i></td></tr>
<tr><th id="409">409</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>30</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #22</i></td></tr>
<tr><th id="410">410</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit_Write64Bit"</q>) <var>2</var>, <b>false</b>, <b>false</b>, <var>22</var>, <var>2</var>, <var>31</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #23</i></td></tr>
<tr><th id="411">411</th><td>  {DBGFIELD(<q>"V_ACCVGPR_WRITE_B32_e64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #24</i></td></tr>
<tr><th id="412">412</th><td>  {DBGFIELD(<q>"V_MFMA_F32_4X4X1F32_e64_V_MFMA_F32_4X4X2BF16_e64_V_MFMA_F32_4X4X4F16_e64_V_MFMA_I32_4X4X4I8_e64_V_MFMA_F32_4X4X1F32_vi_V_MFMA_F32_4X4X2BF16_vi_V_MFMA_F32_4X4X4F16_vi_V_MFMA_I32_4X4X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #25</i></td></tr>
<tr><th id="413">413</th><td>  {DBGFIELD(<q>"V_MFMA_F32_16X16X16F16_e64_V_MFMA_F32_16X16X1F32_e64_V_MFMA_F32_16X16X2BF16_e64_V_MFMA_F32_16X16X4F16_e64_V_MFMA_F32_16X16X4F32_e64_V_MFMA_F32_16X16X8BF16_e64_V_MFMA_I32_16X16X16I8_e64_V_MFMA_I32_16X16X4I8_e64_V_MFMA_F32_16X16X16F16_vi_V_MFMA_F32_16X16X1F32_vi_V_MFMA_F32_16X16X2BF16_vi_V_MFMA_F32_16X16X4F16_vi_V_MFMA_F32_16X16X4F32_vi_V_MFMA_F32_16X16X8BF16_vi_V_MFMA_I32_16X16X16I8_vi_V_MFMA_I32_16X16X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #26</i></td></tr>
<tr><th id="414">414</th><td>  {DBGFIELD(<q>"V_MFMA_F32_32X32X1F32_e64_V_MFMA_F32_32X32X2BF16_e64_V_MFMA_F32_32X32X2F32_e64_V_MFMA_F32_32X32X4BF16_e64_V_MFMA_F32_32X32X4F16_e64_V_MFMA_F32_32X32X8F16_e64_V_MFMA_I32_32X32X4I8_e64_V_MFMA_I32_32X32X8I8_e64_V_MFMA_F32_32X32X1F32_vi_V_MFMA_F32_32X32X2BF16_vi_V_MFMA_F32_32X32X2F32_vi_V_MFMA_F32_32X32X4BF16_vi_V_MFMA_F32_32X32X4F16_vi_V_MFMA_F32_32X32X8F16_vi_V_MFMA_I32_32X32X4I8_vi_V_MFMA_I32_32X32X8I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #27</i></td></tr>
<tr><th id="415">415</th><td>  {DBGFIELD(<q>"COPY"</q>)               <var>16382</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #28</i></td></tr>
<tr><th id="416">416</th><td>  {DBGFIELD(<q>"Write64Bit_MIVGPRRead"</q>) <var>0</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #29</i></td></tr>
<tr><th id="417">417</th><td>  {DBGFIELD(<q>"Write64Bit_ReadDefault"</q>) <var>0</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #30</i></td></tr>
<tr><th id="418">418</th><td>  {DBGFIELD(<q>"Write32Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #31</i></td></tr>
<tr><th id="419">419</th><td>  {DBGFIELD(<q>"Write64Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>24</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #32</i></td></tr>
<tr><th id="420">420</th><td>  {DBGFIELD(<q>"WriteSALU"</q>)          <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #33</i></td></tr>
<tr><th id="421">421</th><td>}; <i>// GFX10SpeedModelSchedClasses</i></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i>// {Name, NumMicroOps, BeginGroup, EndGroup, WriteProcResIdx,#, WriteLatencyIdx,#, ReadAdvanceIdx,#}</i></td></tr>
<tr><th id="424">424</th><td><em>static</em> <em>const</em> llvm::MCSchedClassDesc SIFullSpeedModelSchedClasses[] = {</td></tr>
<tr><th id="425">425</th><td>  {DBGFIELD(<q>"InvalidSchedClass"</q>)  <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="426">426</th><td>  {DBGFIELD(<q>"NullALU_WriteSALU"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #1</i></td></tr>
<tr><th id="427">427</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #2</i></td></tr>
<tr><th id="428">428</th><td>  {DBGFIELD(<q>"NullALU_WriteVMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #3</i></td></tr>
<tr><th id="429">429</th><td>  {DBGFIELD(<q>"NullALU_WriteLDS"</q>)   <var>1</var>, <b>false</b>, <b>false</b>,  <var>4</var>, <var>1</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #4</i></td></tr>
<tr><th id="430">430</th><td>  {DBGFIELD(<q>"NullALU_WriteExport"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>5</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #5</i></td></tr>
<tr><th id="431">431</th><td>  {DBGFIELD(<q>"NullALU_WriteBranch"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #6</i></td></tr>
<tr><th id="432">432</th><td>  {DBGFIELD(<q>"NullALU"</q>)            <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #7</i></td></tr>
<tr><th id="433">433</th><td>  {DBGFIELD(<q>"NullALU_WriteSMEM"</q>)  <var>1</var>, <b>false</b>, <b>false</b>,  <var>4</var>, <var>1</var>,  <var>3</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #8</i></td></tr>
<tr><th id="434">434</th><td>  {DBGFIELD(<q>"NullALU_WriteBarrier"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #9</i></td></tr>
<tr><th id="435">435</th><td>  {DBGFIELD(<q>"NullALU_Write32Bit_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>,  <var>7</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #10</i></td></tr>
<tr><th id="436">436</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleAdd"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #11</i></td></tr>
<tr><th id="437">437</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #12</i></td></tr>
<tr><th id="438">438</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #13</i></td></tr>
<tr><th id="439">439</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #14</i></td></tr>
<tr><th id="440">440</th><td>  {DBGFIELD(<q>"NullALU_WriteDoubleCvt"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #15</i></td></tr>
<tr><th id="441">441</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #16</i></td></tr>
<tr><th id="442">442</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #17</i></td></tr>
<tr><th id="443">443</th><td>  {DBGFIELD(<q>"NullALU_WriteFloatFMA_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>,  <var>7</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #18</i></td></tr>
<tr><th id="444">444</th><td>  {DBGFIELD(<q>"NullALU_WriteDouble_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>, <var>13</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #19</i></td></tr>
<tr><th id="445">445</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32_WriteSALU"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>2</var>, <var>13</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #20</i></td></tr>
<tr><th id="446">446</th><td>  {DBGFIELD(<q>"NullALU_WriteQuarterRate32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #21</i></td></tr>
<tr><th id="447">447</th><td>  {DBGFIELD(<q>"NullALU_WriteTrans64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #22</i></td></tr>
<tr><th id="448">448</th><td>  {DBGFIELD(<q>"NullALU_Write64Bit_Write64Bit"</q>) <var>2</var>, <b>false</b>, <b>false</b>,  <var>7</var>, <var>1</var>, <var>15</var>, <var>2</var>,  <var>0</var>, <var>0</var>}, <i>// #23</i></td></tr>
<tr><th id="449">449</th><td>  {DBGFIELD(<q>"V_ACCVGPR_WRITE_B32_e64"</q>) <var>16382</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #24</i></td></tr>
<tr><th id="450">450</th><td>  {DBGFIELD(<q>"V_MFMA_F32_4X4X1F32_e64_V_MFMA_F32_4X4X2BF16_e64_V_MFMA_F32_4X4X4F16_e64_V_MFMA_I32_4X4X4I8_e64_V_MFMA_F32_4X4X1F32_vi_V_MFMA_F32_4X4X2BF16_vi_V_MFMA_F32_4X4X4F16_vi_V_MFMA_I32_4X4X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>8</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #25</i></td></tr>
<tr><th id="451">451</th><td>  {DBGFIELD(<q>"V_MFMA_F32_16X16X16F16_e64_V_MFMA_F32_16X16X1F32_e64_V_MFMA_F32_16X16X2BF16_e64_V_MFMA_F32_16X16X4F16_e64_V_MFMA_F32_16X16X4F32_e64_V_MFMA_F32_16X16X8BF16_e64_V_MFMA_I32_16X16X16I8_e64_V_MFMA_I32_16X16X4I8_e64_V_MFMA_F32_16X16X16F16_vi_V_MFMA_F32_16X16X1F32_vi_V_MFMA_F32_16X16X2BF16_vi_V_MFMA_F32_16X16X4F16_vi_V_MFMA_F32_16X16X4F32_vi_V_MFMA_F32_16X16X8BF16_vi_V_MFMA_I32_16X16X16I8_vi_V_MFMA_I32_16X16X4I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>9</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #26</i></td></tr>
<tr><th id="452">452</th><td>  {DBGFIELD(<q>"V_MFMA_F32_32X32X1F32_e64_V_MFMA_F32_32X32X2BF16_e64_V_MFMA_F32_32X32X2F32_e64_V_MFMA_F32_32X32X4BF16_e64_V_MFMA_F32_32X32X4F16_e64_V_MFMA_F32_32X32X8F16_e64_V_MFMA_I32_32X32X4I8_e64_V_MFMA_I32_32X32X8I8_e64_V_MFMA_F32_32X32X1F32_vi_V_MFMA_F32_32X32X2BF16_vi_V_MFMA_F32_32X32X2F32_vi_V_MFMA_F32_32X32X4BF16_vi_V_MFMA_F32_32X32X4F16_vi_V_MFMA_F32_32X32X8F16_vi_V_MFMA_I32_32X32X4I8_vi_V_MFMA_I32_32X32X8I8_vi"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>1</var>, <var>1</var>}, <i>// #27</i></td></tr>
<tr><th id="453">453</th><td>  {DBGFIELD(<q>"COPY"</q>)               <var>16382</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>}, <i>// #28</i></td></tr>
<tr><th id="454">454</th><td>  {DBGFIELD(<q>"Write64Bit_MIVGPRRead"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>2</var>, <var>1</var>}, <i>// #29</i></td></tr>
<tr><th id="455">455</th><td>  {DBGFIELD(<q>"Write64Bit_ReadDefault"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #30</i></td></tr>
<tr><th id="456">456</th><td>  {DBGFIELD(<q>"Write32Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #31</i></td></tr>
<tr><th id="457">457</th><td>  {DBGFIELD(<q>"Write64Bit"</q>)         <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #32</i></td></tr>
<tr><th id="458">458</th><td>  {DBGFIELD(<q>"WriteSALU"</q>)          <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #33</i></td></tr>
<tr><th id="459">459</th><td>}; <i>// SIFullSpeedModelSchedClasses</i></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="464">464</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="465">465</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="466">466</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="467">467</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="468">468</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="469">469</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="470">470</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="471">471</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="472">472</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="473">473</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="474">474</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="475">475</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="476">476</th><td>};</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>static</em> <em>const</em> <em>unsigned</em> SIQuarterSpeedModelProcResourceSubUnits[] = {</td></tr>
<tr><th id="479">479</th><td>  <var>0</var>,  <i>// Invalid</i></td></tr>
<tr><th id="480">480</th><td>};</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i>// {Name, NumUnits, SuperIdx, BufferSize, SubUnitsIdxBegin}</i></td></tr>
<tr><th id="483">483</th><td><em>static</em> <em>const</em> llvm::MCProcResourceDesc SIQuarterSpeedModelProcResources[] = {</td></tr>
<tr><th id="484">484</th><td>  {<q>"InvalidUnit"</q>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="485">485</th><td>  {<q>"HWBranch"</q>,        <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #1</i></td></tr>
<tr><th id="486">486</th><td>  {<q>"HWExport"</q>,        <var>1</var>, <var>0</var>, <var>7</var>, <b>nullptr</b>}, <i>// #2</i></td></tr>
<tr><th id="487">487</th><td>  {<q>"HWLGKM"</q>,          <var>1</var>, <var>0</var>, <var>31</var>, <b>nullptr</b>}, <i>// #3</i></td></tr>
<tr><th id="488">488</th><td>  {<q>"HWSALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #4</i></td></tr>
<tr><th id="489">489</th><td>  {<q>"HWVALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #5</i></td></tr>
<tr><th id="490">490</th><td>  {<q>"HWVMEM"</q>,          <var>1</var>, <var>0</var>, <var>15</var>, <b>nullptr</b>}, <i>// #6</i></td></tr>
<tr><th id="491">491</th><td>  {<q>"HWXDL"</q>,           <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #7</i></td></tr>
<tr><th id="492">492</th><td>};</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>static</em> <em>const</em> llvm::MCSchedModel SIQuarterSpeedModel = {</td></tr>
<tr><th id="495">495</th><td>  <var>1</var>, <i>// IssueWidth</i></td></tr>
<tr><th id="496">496</th><td>  <var>1</var>, <i>// MicroOpBufferSize</i></td></tr>
<tr><th id="497">497</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="498">498</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="499">499</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="500">500</th><td>  <var>20</var>, <i>// MispredictPenalty</i></td></tr>
<tr><th id="501">501</th><td>  <b>true</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="502">502</th><td>  <b>true</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="503">503</th><td>  <var>1</var>, <i>// Processor ID</i></td></tr>
<tr><th id="504">504</th><td>  SIQuarterSpeedModelProcResources,</td></tr>
<tr><th id="505">505</th><td>  SIQuarterSpeedModelSchedClasses,</td></tr>
<tr><th id="506">506</th><td>  <var>8</var>,</td></tr>
<tr><th id="507">507</th><td>  <var>34</var>,</td></tr>
<tr><th id="508">508</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="509">509</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="510">510</th><td>};</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><em>static</em> <em>const</em> <em>unsigned</em> GFX10SpeedModelProcResourceSubUnits[] = {</td></tr>
<tr><th id="513">513</th><td>  <var>0</var>,  <i>// Invalid</i></td></tr>
<tr><th id="514">514</th><td>};</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>// {Name, NumUnits, SuperIdx, BufferSize, SubUnitsIdxBegin}</i></td></tr>
<tr><th id="517">517</th><td><em>static</em> <em>const</em> llvm::MCProcResourceDesc GFX10SpeedModelProcResources[] = {</td></tr>
<tr><th id="518">518</th><td>  {<q>"InvalidUnit"</q>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="519">519</th><td>  {<q>"HWBranch"</q>,        <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #1</i></td></tr>
<tr><th id="520">520</th><td>  {<q>"HWExport"</q>,        <var>1</var>, <var>0</var>, <var>7</var>, <b>nullptr</b>}, <i>// #2</i></td></tr>
<tr><th id="521">521</th><td>  {<q>"HWLGKM"</q>,          <var>1</var>, <var>0</var>, <var>31</var>, <b>nullptr</b>}, <i>// #3</i></td></tr>
<tr><th id="522">522</th><td>  {<q>"HWRC"</q>,            <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #4</i></td></tr>
<tr><th id="523">523</th><td>  {<q>"HWSALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #5</i></td></tr>
<tr><th id="524">524</th><td>  {<q>"HWVALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #6</i></td></tr>
<tr><th id="525">525</th><td>  {<q>"HWVMEM"</q>,          <var>1</var>, <var>0</var>, <var>15</var>, <b>nullptr</b>}, <i>// #7</i></td></tr>
<tr><th id="526">526</th><td>};</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><em>static</em> <em>const</em> llvm::MCSchedModel GFX10SpeedModel = {</td></tr>
<tr><th id="529">529</th><td>  <var>1</var>, <i>// IssueWidth</i></td></tr>
<tr><th id="530">530</th><td>  <var>1</var>, <i>// MicroOpBufferSize</i></td></tr>
<tr><th id="531">531</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="532">532</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="533">533</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="534">534</th><td>  <var>20</var>, <i>// MispredictPenalty</i></td></tr>
<tr><th id="535">535</th><td>  <b>true</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="536">536</th><td>  <b>true</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="537">537</th><td>  <var>2</var>, <i>// Processor ID</i></td></tr>
<tr><th id="538">538</th><td>  GFX10SpeedModelProcResources,</td></tr>
<tr><th id="539">539</th><td>  GFX10SpeedModelSchedClasses,</td></tr>
<tr><th id="540">540</th><td>  <var>8</var>,</td></tr>
<tr><th id="541">541</th><td>  <var>34</var>,</td></tr>
<tr><th id="542">542</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="543">543</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="544">544</th><td>};</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>static</em> <em>const</em> <em>unsigned</em> SIFullSpeedModelProcResourceSubUnits[] = {</td></tr>
<tr><th id="547">547</th><td>  <var>0</var>,  <i>// Invalid</i></td></tr>
<tr><th id="548">548</th><td>};</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><i>// {Name, NumUnits, SuperIdx, BufferSize, SubUnitsIdxBegin}</i></td></tr>
<tr><th id="551">551</th><td><em>static</em> <em>const</em> llvm::MCProcResourceDesc SIFullSpeedModelProcResources[] = {</td></tr>
<tr><th id="552">552</th><td>  {<q>"InvalidUnit"</q>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="553">553</th><td>  {<q>"HWBranch"</q>,        <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #1</i></td></tr>
<tr><th id="554">554</th><td>  {<q>"HWExport"</q>,        <var>1</var>, <var>0</var>, <var>7</var>, <b>nullptr</b>}, <i>// #2</i></td></tr>
<tr><th id="555">555</th><td>  {<q>"HWLGKM"</q>,          <var>1</var>, <var>0</var>, <var>31</var>, <b>nullptr</b>}, <i>// #3</i></td></tr>
<tr><th id="556">556</th><td>  {<q>"HWSALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #4</i></td></tr>
<tr><th id="557">557</th><td>  {<q>"HWVALU"</q>,          <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #5</i></td></tr>
<tr><th id="558">558</th><td>  {<q>"HWVMEM"</q>,          <var>1</var>, <var>0</var>, <var>15</var>, <b>nullptr</b>}, <i>// #6</i></td></tr>
<tr><th id="559">559</th><td>  {<q>"HWXDL"</q>,           <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #7</i></td></tr>
<tr><th id="560">560</th><td>};</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><em>static</em> <em>const</em> llvm::MCSchedModel SIFullSpeedModel = {</td></tr>
<tr><th id="563">563</th><td>  <var>1</var>, <i>// IssueWidth</i></td></tr>
<tr><th id="564">564</th><td>  <var>1</var>, <i>// MicroOpBufferSize</i></td></tr>
<tr><th id="565">565</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="566">566</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="567">567</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="568">568</th><td>  <var>20</var>, <i>// MispredictPenalty</i></td></tr>
<tr><th id="569">569</th><td>  <b>true</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="570">570</th><td>  <b>true</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="571">571</th><td>  <var>3</var>, <i>// Processor ID</i></td></tr>
<tr><th id="572">572</th><td>  SIFullSpeedModelProcResources,</td></tr>
<tr><th id="573">573</th><td>  SIFullSpeedModelSchedClasses,</td></tr>
<tr><th id="574">574</th><td>  <var>8</var>,</td></tr>
<tr><th id="575">575</th><td>  <var>34</var>,</td></tr>
<tr><th id="576">576</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="577">577</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="578">578</th><td>};</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="581">581</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV AMDGPUSubTypeKV[] = {</td></tr>
<tr><th id="582">582</th><td> { <q>"bonaire"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="583">583</th><td> { <q>"carrizo"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8204080000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="584">584</th><td> { <q>"fiji"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="585">585</th><td> { <q>"generic"</q>, { { { <var>0x0ULL</var>, <var>0x2000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="586">586</th><td> { <q>"generic-hsa"</q>, { { { <var>0x20000000ULL</var>, <var>0x2000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="587">587</th><td> { <q>"gfx1010"</q>, { { { <var>0x81c4840400020080ULL</var>, <var>0x119008ea00260ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="588">588</th><td> { <q>"gfx1011"</q>, { { { <var>0x81c4840400039880ULL</var>, <var>0x119008ea00260ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="589">589</th><td> { <q>"gfx1012"</q>, { { { <var>0x81c4840400039880ULL</var>, <var>0x119008ea00260ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="590">590</th><td> { <q>"gfx1030"</q>, { { { <var>0x40640000019880ULL</var>, <var>0x1000000000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="591">591</th><td> { <q>"gfx1031"</q>, { { { <var>0x40640000019880ULL</var>, <var>0x1000000000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="592">592</th><td> { <q>"gfx1032"</q>, { { { <var>0x40640000019880ULL</var>, <var>0x1000000000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="593">593</th><td> { <q>"gfx1033"</q>, { { { <var>0x40640000019880ULL</var>, <var>0x1000000000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;GFX10SpeedModel },</td></tr>
<tr><th id="594">594</th><td> { <q>"gfx600"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8000020000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIFullSpeedModel },</td></tr>
<tr><th id="595">595</th><td> { <q>"gfx601"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="596">596</th><td> { <q>"gfx602"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="597">597</th><td> { <q>"gfx700"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="598">598</th><td> { <q>"gfx701"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8000010000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIFullSpeedModel },</td></tr>
<tr><th id="599">599</th><td> { <q>"gfx702"</q>, { { { <var>0x20000010000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="600">600</th><td> { <q>"gfx703"</q>, { { { <var>0x20000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="601">601</th><td> { <q>"gfx704"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="602">602</th><td> { <q>"gfx705"</q>, { { { <var>0x20000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="603">603</th><td> { <q>"gfx801"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8204080000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="604">604</th><td> { <q>"gfx802"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="605">605</th><td> { <q>"gfx803"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="606">606</th><td> { <q>"gfx805"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="607">607</th><td> { <q>"gfx810"</q>, { { { <var>0x23000000000000ULL</var>, <var>0x200080000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="608">608</th><td> { <q>"gfx900"</q>, { { { <var>0x41010000000000ULL</var>, <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="609">609</th><td> { <q>"gfx902"</q>, { { { <var>0x41010000000000ULL</var>, <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="610">610</th><td> { <q>"gfx904"</q>, { { { <var>0x41010800000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="611">611</th><td> { <q>"gfx906"</q>, { { { <var>0x41010800001880ULL</var>, <var>0x8000040000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="612">612</th><td> { <q>"gfx908"</q>, { { { <var>0x304101080001f888ULL</var>, <var>0x8000040000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="613">613</th><td> { <q>"gfx909"</q>, { { { <var>0x41010000000000ULL</var>, <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="614">614</th><td> { <q>"gfx90c"</q>, { { { <var>0x41010000000000ULL</var>, <var>0x4000000000001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="615">615</th><td> { <q>"hainan"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="616">616</th><td> { <q>"hawaii"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8000010000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIFullSpeedModel },</td></tr>
<tr><th id="617">617</th><td> { <q>"iceland"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="618">618</th><td> { <q>"kabini"</q>, { { { <var>0x20000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="619">619</th><td> { <q>"kaveri"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="620">620</th><td> { <q>"mullins"</q>, { { { <var>0x20000000000000ULL</var>, <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="621">621</th><td> { <q>"oland"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="622">622</th><td> { <q>"pitcairn"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="623">623</th><td> { <q>"polaris10"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="624">624</th><td> { <q>"polaris11"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="625">625</th><td> { <q>"stoney"</q>, { { { <var>0x23000000000000ULL</var>, <var>0x200080000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="626">626</th><td> { <q>"tahiti"</q>, { { { <var>0x40000010000000ULL</var>, <var>0x8000020000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIFullSpeedModel },</td></tr>
<tr><th id="627">627</th><td> { <q>"tonga"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="628">628</th><td> { <q>"tongapro"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x204000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="629">629</th><td> { <q>"verde"</q>, { { { <var>0x40000000000000ULL</var>, <var>0x20000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SIQuarterSpeedModel },</td></tr>
<tr><th id="630">630</th><td>};</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>namespace</b> AMDGPU_MC {</td></tr>
<tr><th id="633">633</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="634">634</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="635">635</th><td>  <b>switch</b> (SchedClass) {</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> <var>24</var>: <i>// V_ACCVGPR_WRITE_B32_e64</i></td></tr>
<tr><th id="637">637</th><td>    <b>if</b> (CPUID == <var>1</var>) { <i>// SIQuarterSpeedModel</i></td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <var>30</var>; <i>// Write64Bit_ReadDefault</i></td></tr>
<tr><th id="639">639</th><td>    }</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (CPUID == <var>3</var>) { <i>// SIFullSpeedModel</i></td></tr>
<tr><th id="641">641</th><td>  <b>return</b> <var>30</var>; <i>// Write64Bit_ReadDefault</i></td></tr>
<tr><th id="642">642</th><td>    }</td></tr>
<tr><th id="643">643</th><td>    <b>break</b>;</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> <var>28</var>: <i>// COPY</i></td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (CPUID == <var>1</var>) { <i>// SIQuarterSpeedModel</i></td></tr>
<tr><th id="646">646</th><td>  <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="647">647</th><td>    }</td></tr>
<tr><th id="648">648</th><td>    <b>if</b> (CPUID == <var>2</var>) { <i>// GFX10SpeedModel</i></td></tr>
<tr><th id="649">649</th><td>  <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td>    <b>if</b> (CPUID == <var>3</var>) { <i>// SIFullSpeedModel</i></td></tr>
<tr><th id="652">652</th><td>  <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td>    <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>  };</td></tr>
<tr><th id="656">656</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="657">657</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td>} <i>// end namespace AMDGPU_MC</i></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><b>struct</b> AMDGPUGenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="662">662</th><td>  AMDGPUGenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="663">663</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="664">664</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="665">665</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="666">666</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="667">667</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="668">668</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="669">669</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="670">670</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="671">671</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="674">674</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="675">675</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> AMDGPU_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td>};</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createAMDGPUMCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <b>new</b> AMDGPUGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, AMDGPUFeatureKV, AMDGPUSubTypeKV, </td></tr>
<tr><th id="682">682</th><td>                      AMDGPUWriteProcResTable, AMDGPUWriteLatencyTable, AMDGPUReadAdvanceTable, </td></tr>
<tr><th id="683">683</th><td>                      <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="684">684</th><td>}</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><u>#<span data-ppcond="140">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><u>#<span data-ppcond="691">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="692">692</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="695">695</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="698">698</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="699">699</th><td><em>void</em> llvm::AMDGPUSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="700">700</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="701">701</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="702">702</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="703">703</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="704">704</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (Bits[AMDGPU::Feature16BitInsts]) Has16BitInsts = <b>true</b>;</td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (Bits[AMDGPU::FeatureAddNoCarryInsts]) AddNoCarryInsts = <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (Bits[AMDGPU::FeatureApertureRegs]) HasApertureRegs = <b>true</b>;</td></tr>
<tr><th id="708">708</th><td>  <b>if</b> (Bits[AMDGPU::FeatureAtomicFaddInsts]) HasAtomicFaddInsts = <b>true</b>;</td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (Bits[AMDGPU::FeatureAutoWaitcntBeforeBarrier]) AutoWaitcntBeforeBarrier = <b>true</b>;</td></tr>
<tr><th id="710">710</th><td>  <b>if</b> (Bits[AMDGPU::FeatureCIInsts]) CIInsts = <b>true</b>;</td></tr>
<tr><th id="711">711</th><td>  <b>if</b> (Bits[AMDGPU::FeatureCuMode]) EnableCuMode = <b>true</b>;</td></tr>
<tr><th id="712">712</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDLInsts]) HasDLInsts = <b>true</b>;</td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDPP]) HasDPP = <b>true</b>;</td></tr>
<tr><th id="714">714</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDPP8]) HasDPP8 = <b>true</b>;</td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDisable]) FeatureDisable = <b>true</b>;</td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot1Insts]) HasDot1Insts = <b>true</b>;</td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot2Insts]) HasDot2Insts = <b>true</b>;</td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot3Insts]) HasDot3Insts = <b>true</b>;</td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot4Insts]) HasDot4Insts = <b>true</b>;</td></tr>
<tr><th id="720">720</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot5Insts]) HasDot5Insts = <b>true</b>;</td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDot6Insts]) HasDot6Insts = <b>true</b>;</td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDsSrc2Insts]) HasDsSrc2Insts = <b>true</b>;</td></tr>
<tr><th id="723">723</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDumpCode]) DumpCode = <b>true</b>;</td></tr>
<tr><th id="724">724</th><td>  <b>if</b> (Bits[AMDGPU::FeatureDumpCodeLower]) DumpCode = <b>true</b>;</td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (Bits[AMDGPU::FeatureEnableDS128]) EnableDS128 = <b>true</b>;</td></tr>
<tr><th id="726">726</th><td>  <b>if</b> (Bits[AMDGPU::FeatureEnableLoadStoreOpt]) EnableLoadStoreOpt = <b>true</b>;</td></tr>
<tr><th id="727">727</th><td>  <b>if</b> (Bits[AMDGPU::FeatureEnablePRTStrictNull]) EnablePRTStrictNull = <b>true</b>;</td></tr>
<tr><th id="728">728</th><td>  <b>if</b> (Bits[AMDGPU::FeatureEnableSIScheduler]) EnableSIScheduler = <b>true</b>;</td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (Bits[AMDGPU::FeatureEnableUnsafeDSOffsetFolding]) EnableUnsafeDSOffsetFolding = <b>true</b>;</td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFMA]) FMA = <b>true</b>;</td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFP64]) FP64 = <b>true</b>;</td></tr>
<tr><th id="732">732</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFastDenormalF32]) FastDenormalF32 = <b>true</b>;</td></tr>
<tr><th id="733">733</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFastFMAF32]) FastFMAF32 = <b>true</b>;</td></tr>
<tr><th id="734">734</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatAddressSpace]) FlatAddressSpace = <b>true</b>;</td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatForGlobal]) FlatForGlobal = <b>true</b>;</td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatGlobalInsts]) FlatGlobalInsts = <b>true</b>;</td></tr>
<tr><th id="737">737</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatInstOffsets]) FlatInstOffsets = <b>true</b>;</td></tr>
<tr><th id="738">738</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatScratchInsts]) FlatScratchInsts = <b>true</b>;</td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFlatSegmentOffsetBug]) HasFlatSegmentOffsetBug = <b>true</b>;</td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (Bits[AMDGPU::FeatureFmaMixInsts]) HasFmaMixInsts = <b>true</b>;</td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (Bits[AMDGPU::FeatureG16]) HasG16 = <b>true</b>;</td></tr>
<tr><th id="742">742</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGCN3Encoding]) GCN3Encoding = <b>true</b>;</td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX7GFX8GFX9Insts]) GFX7GFX8GFX9Insts = <b>true</b>;</td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX8Insts]) GFX8Insts = <b>true</b>;</td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX9] &amp;&amp; Gen &lt; GCNSubtarget::GFX9) Gen = GCNSubtarget::GFX9;</td></tr>
<tr><th id="746">746</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX9Insts]) GFX9Insts = <b>true</b>;</td></tr>
<tr><th id="747">747</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX10] &amp;&amp; Gen &lt; GCNSubtarget::GFX10) Gen = GCNSubtarget::GFX10;</td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX10A16]) HasGFX10A16 = <b>true</b>;</td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX10Insts]) GFX10Insts = <b>true</b>;</td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX10_3Insts]) GFX10_3Insts = <b>true</b>;</td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGFX10_BEncoding]) GFX10_BEncoding = <b>true</b>;</td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (Bits[AMDGPU::FeatureGetWaveIdInst]) HasGetWaveIdInst = <b>true</b>;</td></tr>
<tr><th id="753">753</th><td>  <b>if</b> (Bits[AMDGPU::FeatureImageGather4D16Bug]) HasImageGather4D16Bug = <b>true</b>;</td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (Bits[AMDGPU::FeatureImageStoreD16Bug]) HasImageStoreD16Bug = <b>true</b>;</td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (Bits[AMDGPU::FeatureInstFwdPrefetchBug]) HasInstFwdPrefetchBug = <b>true</b>;</td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (Bits[AMDGPU::FeatureIntClamp]) HasIntClamp = <b>true</b>;</td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (Bits[AMDGPU::FeatureInv2PiInlineImm]) HasInv2PiInlineImm = <b>true</b>;</td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLDSBankCount16] &amp;&amp; LDSBankCount &lt; <var>16</var>) LDSBankCount = <var>16</var>;</td></tr>
<tr><th id="759">759</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLDSBankCount32] &amp;&amp; LDSBankCount &lt; <var>32</var>) LDSBankCount = <var>32</var>;</td></tr>
<tr><th id="760">760</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLdsBranchVmemWARHazard]) HasLdsBranchVmemWARHazard = <b>true</b>;</td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLdsMisalignedBug]) LDSMisalignedBug = <b>true</b>;</td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLocalMemorySize0] &amp;&amp; LocalMemorySize &lt; <var>0</var>) LocalMemorySize = <var>0</var>;</td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLocalMemorySize32768] &amp;&amp; LocalMemorySize &lt; <var>32768</var>) LocalMemorySize = <var>32768</var>;</td></tr>
<tr><th id="764">764</th><td>  <b>if</b> (Bits[AMDGPU::FeatureLocalMemorySize65536] &amp;&amp; LocalMemorySize &lt; <var>65536</var>) LocalMemorySize = <var>65536</var>;</td></tr>
<tr><th id="765">765</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMAIInsts]) HasMAIInsts = <b>true</b>;</td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMFMAInlineLiteralBug]) HasMFMAInlineLiteralBug = <b>true</b>;</td></tr>
<tr><th id="767">767</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMIMG_R128]) MIMG_R128 = <b>true</b>;</td></tr>
<tr><th id="768">768</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMadMacF32Insts]) HasMadMacF32Insts = <b>true</b>;</td></tr>
<tr><th id="769">769</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMadMixInsts]) HasMadMixInsts = <b>true</b>;</td></tr>
<tr><th id="770">770</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMaxPrivateElementSize4] &amp;&amp; MaxPrivateElementSize &lt; <var>4</var>) MaxPrivateElementSize = <var>4</var>;</td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMaxPrivateElementSize8] &amp;&amp; MaxPrivateElementSize &lt; <var>8</var>) MaxPrivateElementSize = <var>8</var>;</td></tr>
<tr><th id="772">772</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMaxPrivateElementSize16] &amp;&amp; MaxPrivateElementSize &lt; <var>16</var>) MaxPrivateElementSize = <var>16</var>;</td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (Bits[AMDGPU::FeatureMovrel]) HasMovrel = <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (Bits[AMDGPU::FeatureNSAEncoding]) HasNSAEncoding = <b>true</b>;</td></tr>
<tr><th id="775">775</th><td>  <b>if</b> (Bits[AMDGPU::FeatureNSAtoVMEMBug]) HasNSAtoVMEMBug = <b>true</b>;</td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (Bits[AMDGPU::FeatureNoDataDepHazard]) HasNoDataDepHazard = <b>true</b>;</td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (Bits[AMDGPU::FeatureNoSdstCMPX]) HasNoSdstCMPX = <b>true</b>;</td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (Bits[AMDGPU::FeatureOffset3fBug]) HasOffset3fBug = <b>true</b>;</td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (Bits[AMDGPU::FeaturePkFmacF16Inst]) HasPkFmacF16Inst = <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>  <b>if</b> (Bits[AMDGPU::FeaturePromoteAlloca]) EnablePromoteAlloca = <b>true</b>;</td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (Bits[AMDGPU::FeatureR128A16]) HasR128A16 = <b>true</b>;</td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (Bits[AMDGPU::FeatureRegisterBanking]) HasRegisterBanking = <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWA]) HasSDWA = <b>true</b>;</td></tr>
<tr><th id="784">784</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWAMac]) HasSDWAMac = <b>true</b>;</td></tr>
<tr><th id="785">785</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWAOmod]) HasSDWAOmod = <b>true</b>;</td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWAOutModsVOPC]) HasSDWAOutModsVOPC = <b>true</b>;</td></tr>
<tr><th id="787">787</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWAScalar]) HasSDWAScalar = <b>true</b>;</td></tr>
<tr><th id="788">788</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSDWASdst]) HasSDWASdst = <b>true</b>;</td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSGPRInitBug]) SGPRInitBug = <b>true</b>;</td></tr>
<tr><th id="790">790</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSMEMtoVectorWriteHazard]) HasSMEMtoVectorWriteHazard = <b>true</b>;</td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSMemRealTime]) HasSMemRealTime = <b>true</b>;</td></tr>
<tr><th id="792">792</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSMemTimeInst]) HasSMemTimeInst = <b>true</b>;</td></tr>
<tr><th id="793">793</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSRAMECC]) EnableSRAMECC = <b>true</b>;</td></tr>
<tr><th id="794">794</th><td>  <b>if</b> (Bits[AMDGPU::FeatureScalarAtomics]) HasScalarAtomics = <b>true</b>;</td></tr>
<tr><th id="795">795</th><td>  <b>if</b> (Bits[AMDGPU::FeatureScalarFlatScratchInsts]) ScalarFlatScratchInsts = <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (Bits[AMDGPU::FeatureScalarStores]) HasScalarStores = <b>true</b>;</td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSeaIslands] &amp;&amp; Gen &lt; GCNSubtarget::SEA_ISLANDS) Gen = GCNSubtarget::SEA_ISLANDS;</td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSouthernIslands] &amp;&amp; Gen &lt; GCNSubtarget::SOUTHERN_ISLANDS) Gen = GCNSubtarget::SOUTHERN_ISLANDS;</td></tr>
<tr><th id="799">799</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSupportsSRAMECC]) SupportsSRAMECC = <b>true</b>;</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (Bits[AMDGPU::FeatureSupportsXNACK]) SupportsXNACK = <b>true</b>;</td></tr>
<tr><th id="801">801</th><td>  <b>if</b> (Bits[AMDGPU::FeatureTrapHandler]) TrapHandler = <b>true</b>;</td></tr>
<tr><th id="802">802</th><td>  <b>if</b> (Bits[AMDGPU::FeatureTrigReducedRange]) HasTrigReducedRange = <b>true</b>;</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (Bits[AMDGPU::FeatureUnalignedAccessMode]) UnalignedAccessMode = <b>true</b>;</td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (Bits[AMDGPU::FeatureUnalignedBufferAccess]) UnalignedBufferAccess = <b>true</b>;</td></tr>
<tr><th id="805">805</th><td>  <b>if</b> (Bits[AMDGPU::FeatureUnalignedDSAccess]) UnalignedDSAccess = <b>true</b>;</td></tr>
<tr><th id="806">806</th><td>  <b>if</b> (Bits[AMDGPU::FeatureUnalignedScratchAccess]) UnalignedScratchAccess = <b>true</b>;</td></tr>
<tr><th id="807">807</th><td>  <b>if</b> (Bits[AMDGPU::FeatureUnpackedD16VMem]) HasUnpackedD16VMem = <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVGPRIndexMode]) HasVGPRIndexMode = <b>true</b>;</td></tr>
<tr><th id="809">809</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVMEMtoScalarWriteHazard]) HasVMEMtoScalarWriteHazard = <b>true</b>;</td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVOP3Literal]) HasVOP3Literal = <b>true</b>;</td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVOP3P]) HasVOP3PInsts = <b>true</b>;</td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVcmpxExecWARHazard]) HasVcmpxExecWARHazard = <b>true</b>;</td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVcmpxPermlaneHazard]) HasVcmpxPermlaneHazard = <b>true</b>;</td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVolcanicIslands] &amp;&amp; Gen &lt; GCNSubtarget::VOLCANIC_ISLANDS) Gen = GCNSubtarget::VOLCANIC_ISLANDS;</td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (Bits[AMDGPU::FeatureVscnt]) HasVscnt = <b>true</b>;</td></tr>
<tr><th id="816">816</th><td>  <b>if</b> (Bits[AMDGPU::FeatureWavefrontSize16] &amp;&amp; WavefrontSizeLog2 &lt; <var>4</var>) WavefrontSizeLog2 = <var>4</var>;</td></tr>
<tr><th id="817">817</th><td>  <b>if</b> (Bits[AMDGPU::FeatureWavefrontSize32] &amp;&amp; WavefrontSizeLog2 &lt; <var>5</var>) WavefrontSizeLog2 = <var>5</var>;</td></tr>
<tr><th id="818">818</th><td>  <b>if</b> (Bits[AMDGPU::FeatureWavefrontSize64] &amp;&amp; WavefrontSizeLog2 &lt; <var>6</var>) WavefrontSizeLog2 = <var>6</var>;</td></tr>
<tr><th id="819">819</th><td>  <b>if</b> (Bits[AMDGPU::FeatureXNACK]) EnableXNACK = <b>true</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>if</b> (Bits[AMDGPU::HalfRate64Ops]) HalfRate64Ops = <b>true</b>;</td></tr>
<tr><th id="821">821</th><td>}</td></tr>
<tr><th id="822">822</th><td><u>#<span data-ppcond="691">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#<span data-ppcond="825">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/GCNSubtarget.h.html#31" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="826">826</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/GCNSubtarget.h.html#31" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="829">829</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer" id="llvm::DFAPacketizer">DFAPacketizer</a>;</td></tr>
<tr><th id="830">830</th><td><b>namespace</b> <span class="namespace">AMDGPU_MC</span> {</td></tr>
<tr><th id="831">831</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm9AMDGPU_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::AMDGPU_MC::resolveVariantSchedClassImpl' data-ref="_ZN4llvm9AMDGPU_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZN4llvm9AMDGPU_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClassImpl</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1889SchedClass" title='SchedClass' data-type='unsigned int' data-ref="1889SchedClass" data-ref-filename="1889SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col0 decl" id="1890MI" title='MI' data-type='const llvm::MCInst *' data-ref="1890MI" data-ref-filename="1890MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col1 decl" id="1891MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="1891MCII" data-ref-filename="1891MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1892CPUID" title='CPUID' data-type='unsigned int' data-ref="1892CPUID" data-ref-filename="1892CPUID">CPUID</dfn>);</td></tr>
<tr><th id="832">832</th><td>} <i>// end namespace AMDGPU_MC</i></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPUGenSubtargetInfo" title='llvm::AMDGPUGenSubtargetInfo' data-ref="llvm::AMDGPUGenSubtargetInfo" data-ref-filename="llvm..AMDGPUGenSubtargetInfo">AMDGPUGenSubtargetInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> {</td></tr>
<tr><th id="835">835</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm22AMDGPUGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" title='llvm::AMDGPUGenSubtargetInfo::AMDGPUGenSubtargetInfo' data-ref="_ZN4llvm22AMDGPUGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" data-ref-filename="_ZN4llvm22AMDGPUGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_">AMDGPUGenSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col3 decl" id="1893TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1893TT" data-ref-filename="1893TT">TT</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="1894CPU" title='CPU' data-type='llvm::StringRef' data-ref="1894CPU" data-ref-filename="1894CPU">CPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="1895TuneCPU" title='TuneCPU' data-type='llvm::StringRef' data-ref="1895TuneCPU" data-ref-filename="1895TuneCPU">TuneCPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="1896FS" title='FS' data-type='llvm::StringRef' data-ref="1896FS" data-ref-filename="1896FS">FS</dfn>);</td></tr>
<tr><th id="836">836</th><td><b>public</b>:</td></tr>
<tr><th id="837">837</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPUGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" title='llvm::AMDGPUGenSubtargetInfo::resolveSchedClass' data-ref="_ZNK4llvm22AMDGPUGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" data-ref-filename="_ZNK4llvm22AMDGPUGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE">resolveSchedClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1897SchedClass" title='SchedClass' data-type='unsigned int' data-ref="1897SchedClass" data-ref-filename="1897SchedClass">SchedClass</dfn>,  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1898DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="1898DefMI" data-ref-filename="1898DefMI">DefMI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> *<dfn class="local col9 decl" id="1899SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="1899SchedModel" data-ref-filename="1899SchedModel">SchedModel</dfn>) <em>const</em> override;</td></tr>
<tr><th id="838">838</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPUGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::AMDGPUGenSubtargetInfo::resolveVariantSchedClass' data-ref="_ZNK4llvm22AMDGPUGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZNK4llvm22AMDGPUGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1900SchedClass" title='SchedClass' data-type='unsigned int' data-ref="1900SchedClass" data-ref-filename="1900SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col1 decl" id="1901MI" title='MI' data-type='const llvm::MCInst *' data-ref="1901MI" data-ref-filename="1901MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col2 decl" id="1902MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="1902MCII" data-ref-filename="1902MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1903CPUID" title='CPUID' data-type='unsigned int' data-ref="1903CPUID" data-ref-filename="1903CPUID">CPUID</dfn>) <em>const</em> override;</td></tr>
<tr><th id="839">839</th><td>  <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer">DFAPacketizer</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPUGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" title='llvm::AMDGPUGenSubtargetInfo::createDFAPacketizer' data-ref="_ZNK4llvm22AMDGPUGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" data-ref-filename="_ZNK4llvm22AMDGPUGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE">createDFAPacketizer</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="1904IID" title='IID' data-type='const llvm::InstrItineraryData *' data-ref="1904IID" data-ref-filename="1904IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="840">840</th><td>};</td></tr>
<tr><th id="841">841</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><u>#<span data-ppcond="825">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="846">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="847">847</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="852">852</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV AMDGPUFeatureKV[];</td></tr>
<tr><th id="853">853</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV AMDGPUSubTypeKV[];</td></tr>
<tr><th id="854">854</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry AMDGPUWriteProcResTable[];</td></tr>
<tr><th id="855">855</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry AMDGPUWriteLatencyTable[];</td></tr>
<tr><th id="856">856</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry AMDGPUReadAdvanceTable[];</td></tr>
<tr><th id="857">857</th><td>AMDGPUGenSubtargetInfo::AMDGPUGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="858">858</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(AMDGPUFeatureKV, <var>115</var>), makeArrayRef(AMDGPUSubTypeKV, <var>48</var>), </td></tr>
<tr><th id="859">859</th><td>                        AMDGPUWriteProcResTable, AMDGPUWriteLatencyTable, AMDGPUReadAdvanceTable, </td></tr>
<tr><th id="860">860</th><td>                        <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>) {}</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><em>unsigned</em> AMDGPUGenSubtargetInfo</td></tr>
<tr><th id="863">863</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>const</em> SIInstrInfo *TII =</td></tr>
<tr><th id="866">866</th><td>    <b>static_cast</b>&lt;<em>const</em> SIInstrInfo*&gt;(SchedModel-&gt;getInstrInfo());</td></tr>
<tr><th id="867">867</th><td>  (<em>void</em>)TII;</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>switch</b> (SchedClass) {</td></tr>
<tr><th id="870">870</th><td>  <b>case</b> <var>24</var>: <i>// V_ACCVGPR_WRITE_B32_e64</i></td></tr>
<tr><th id="871">871</th><td>    <b>if</b> (SchedModel-&gt;getProcessorID() == <var>1</var>) { <i>// SIQuarterSpeedModel</i></td></tr>
<tr><th id="872">872</th><td>      <b>if</b> (TII-&gt;hasVGPRUses(*MI))</td></tr>
<tr><th id="873">873</th><td>        <b>return</b> <var>29</var>; <i>// Write64Bit_MIVGPRRead</i></td></tr>
<tr><th id="874">874</th><td>      <b>return</b> <var>30</var>; <i>// Write64Bit_ReadDefault</i></td></tr>
<tr><th id="875">875</th><td>    }</td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (SchedModel-&gt;getProcessorID() == <var>3</var>) { <i>// SIFullSpeedModel</i></td></tr>
<tr><th id="877">877</th><td>      <b>if</b> (TII-&gt;hasVGPRUses(*MI))</td></tr>
<tr><th id="878">878</th><td>        <b>return</b> <var>29</var>; <i>// Write64Bit_MIVGPRRead</i></td></tr>
<tr><th id="879">879</th><td>      <b>return</b> <var>30</var>; <i>// Write64Bit_ReadDefault</i></td></tr>
<tr><th id="880">880</th><td>    }</td></tr>
<tr><th id="881">881</th><td>    <b>break</b>;</td></tr>
<tr><th id="882">882</th><td>  <b>case</b> <var>28</var>: <i>// COPY</i></td></tr>
<tr><th id="883">883</th><td>    <b>if</b> (SchedModel-&gt;getProcessorID() == <var>1</var>) { <i>// SIQuarterSpeedModel</i></td></tr>
<tr><th id="884">884</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &lt;= <var>32</var>)</td></tr>
<tr><th id="885">885</th><td>        <b>return</b> <var>31</var>; <i>// Write32Bit</i></td></tr>
<tr><th id="886">886</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &gt; <var>32</var>)</td></tr>
<tr><th id="887">887</th><td>        <b>return</b> <var>32</var>; <i>// Write64Bit</i></td></tr>
<tr><th id="888">888</th><td>      <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="889">889</th><td>    }</td></tr>
<tr><th id="890">890</th><td>    <b>if</b> (SchedModel-&gt;getProcessorID() == <var>2</var>) { <i>// GFX10SpeedModel</i></td></tr>
<tr><th id="891">891</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &lt;= <var>32</var>)</td></tr>
<tr><th id="892">892</th><td>        <b>return</b> <var>31</var>; <i>// Write32Bit</i></td></tr>
<tr><th id="893">893</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &gt; <var>32</var>)</td></tr>
<tr><th id="894">894</th><td>        <b>return</b> <var>32</var>; <i>// Write64Bit</i></td></tr>
<tr><th id="895">895</th><td>      <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="896">896</th><td>    }</td></tr>
<tr><th id="897">897</th><td>    <b>if</b> (SchedModel-&gt;getProcessorID() == <var>3</var>) { <i>// SIFullSpeedModel</i></td></tr>
<tr><th id="898">898</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &lt;= <var>32</var>)</td></tr>
<tr><th id="899">899</th><td>        <b>return</b> <var>31</var>; <i>// Write32Bit</i></td></tr>
<tr><th id="900">900</th><td>      <b>if</b> (TII-&gt;isVGPRCopy(*MI) &amp;&amp; TII-&gt;getOpSize(*MI, <var>0</var>) &gt; <var>32</var>)</td></tr>
<tr><th id="901">901</th><td>        <b>return</b> <var>32</var>; <i>// Write64Bit</i></td></tr>
<tr><th id="902">902</th><td>      <b>return</b> <var>33</var>; <i>// WriteSALU</i></td></tr>
<tr><th id="903">903</th><td>    }</td></tr>
<tr><th id="904">904</th><td>    <b>break</b>;</td></tr>
<tr><th id="905">905</th><td>  };</td></tr>
<tr><th id="906">906</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="907">907</th><td>} <i>// AMDGPUGenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><em>unsigned</em> AMDGPUGenSubtargetInfo</td></tr>
<tr><th id="910">910</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="911">911</th><td>  <b>return</b> AMDGPU_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="912">912</th><td>} <i>// AMDGPUGenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><u>#<span data-ppcond="846">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><u>#<span data-ppcond="919">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="920">920</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><u>#<span data-ppcond="919">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#<span data-ppcond="925">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="926">926</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><u>#<span data-ppcond="925">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>