

================================================================
== Vitis HLS Report for 'read_data'
================================================================
* Date:           Fri Feb 14 11:46:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution7
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln94_1_fu_273_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln94_fu_243_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln99_fu_322_p2         |         +|   0|  0|  14|           6|           6|
    |c_fu_279_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_141           |       and|   0|  0|   2|           1|           1|
    |ap_condition_369           |       and|   0|  0|   2|           1|           1|
    |icmp_ln94_fu_291_p2        |      icmp|   0|  0|  14|           6|           2|
    |icmp_ln96_fu_285_p2        |      icmp|   0|  0|  13|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |r_fu_257_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln91_fu_249_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  97|          36|          26|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln965_phi_fu_212_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_c4_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten2_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_r3_load               |   9|          2|    4|          8|
    |c4_fu_80                               |   9|          2|    4|          8|
    |indvar_flatten2_fu_72                  |   9|          2|    6|         12|
    |r3_fu_76                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |c4_fu_80                                          |  4|   0|    4|          0|
    |empty_reg_375                                     |  3|   0|    3|          0|
    |icmp_ln94_reg_389                                 |  1|   0|    1|          0|
    |icmp_ln96_reg_384                                 |  1|   0|    1|          0|
    |indvar_flatten2_fu_72                             |  6|   0|    6|          0|
    |r3_fu_76                                          |  4|   0|    4|          0|
    |r_reg_370                                         |  4|   0|    4|          0|
    |r_reg_370_pp0_iter1_reg                           |  4|   0|    4|          0|
    |select_ln91_reg_365                               |  4|   0|    4|          0|
    |trunc_ln96_reg_380                                |  3|   0|    3|          0|
    |trunc_ln96_reg_380_pp0_iter1_reg                  |  3|   0|    3|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 44|   0|   44|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     read_data|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     read_data|  return value|
|input_r_address0  |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|buf_0_address0    |  out|    3|   ap_memory|         buf_0|         array|
|buf_0_ce0         |  out|    1|   ap_memory|         buf_0|         array|
|buf_0_we0         |  out|    1|   ap_memory|         buf_0|         array|
|buf_0_d0          |  out|   16|   ap_memory|         buf_0|         array|
|buf_1_address0    |  out|    3|   ap_memory|         buf_1|         array|
|buf_1_ce0         |  out|    1|   ap_memory|         buf_1|         array|
|buf_1_we0         |  out|    1|   ap_memory|         buf_1|         array|
|buf_1_d0          |  out|   16|   ap_memory|         buf_1|         array|
|buf_2_address0    |  out|    3|   ap_memory|         buf_2|         array|
|buf_2_ce0         |  out|    1|   ap_memory|         buf_2|         array|
|buf_2_we0         |  out|    1|   ap_memory|         buf_2|         array|
|buf_2_d0          |  out|   16|   ap_memory|         buf_2|         array|
|buf_3_address0    |  out|    3|   ap_memory|         buf_3|         array|
|buf_3_ce0         |  out|    1|   ap_memory|         buf_3|         array|
|buf_3_we0         |  out|    1|   ap_memory|         buf_3|         array|
|buf_3_d0          |  out|   16|   ap_memory|         buf_3|         array|
|buf_4_address0    |  out|    3|   ap_memory|         buf_4|         array|
|buf_4_ce0         |  out|    1|   ap_memory|         buf_4|         array|
|buf_4_we0         |  out|    1|   ap_memory|         buf_4|         array|
|buf_4_d0          |  out|   16|   ap_memory|         buf_4|         array|
|buf_5_address0    |  out|    3|   ap_memory|         buf_5|         array|
|buf_5_ce0         |  out|    1|   ap_memory|         buf_5|         array|
|buf_5_we0         |  out|    1|   ap_memory|         buf_5|         array|
|buf_5_d0          |  out|   16|   ap_memory|         buf_5|         array|
|buf_6_address0    |  out|    3|   ap_memory|         buf_6|         array|
|buf_6_ce0         |  out|    1|   ap_memory|         buf_6|         array|
|buf_6_we0         |  out|    1|   ap_memory|         buf_6|         array|
|buf_6_d0          |  out|   16|   ap_memory|         buf_6|         array|
|buf_7_address0    |  out|    3|   ap_memory|         buf_7|         array|
|buf_7_ce0         |  out|    1|   ap_memory|         buf_7|         array|
|buf_7_we0         |  out|    1|   ap_memory|         buf_7|         array|
|buf_7_d0          |  out|   16|   ap_memory|         buf_7|         array|
+------------------+-----+-----+------------+--------------+--------------+

