m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/ver_diploma/fourth_assignment/memory
T_opt
!s110 1745102222
V?Mg3UNKYL:[<V0l?e7TPd2
04 13 4 work config_reg_tb fast 0
=46-c8f7501db222-6804258d-2c1-6204
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.1;73
vconfig_reg
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1745102217
!i10b 1
!s100 6bfXA:jazf2nZa;mROfhQ1
IL1ehagL1;Y52DUPU@04Ka3
!i119 1
S1
Z4 dC:/intelFPGA/ver_diploma/fourth_assignment/config_reg
w1744746024
8C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_buggy_questa.svp
FC:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_buggy_questa.svp
!i122 100
L0 1 15
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.1;73
r1
!s85 0
31
Z7 !s108 1745102217.000000
!s107 C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_buggy_questa.svp|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_buggy_questa.svp|
!i113 0
Z8 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vconfig_reg_tb
R2
R3
!i10b 1
!s100 cIjBiICeIJjLdi?@h1SlL0
IzYniIVY3kcidhf:HB6[jO2
S1
R4
w1745102188
8C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_tb.sv
FC:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_tb.sv
!i122 101
L0 1 243
R5
R6
r1
!s85 0
31
R7
!s107 C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/intelFPGA/ver_diploma/fourth_assignment/config_reg/config_reg_tb.sv|
!i113 0
R8
R1
