//Monica
//13 november 2007
//invalid test ---set_direction as output  and  include_only for an input port 


csl_unit dut{
    csl_port stim_d(input),stim_v(input);
    csl_port exp_v(output),exp_d(output);
    csl_port clk(input);
  dut(){
    clk.set_attr(clock);
  }
};
csl_vector stim{
  stim(){
    set_unit_name(dut);
    set_direction(input);
    
  }
};
csl_vector exp{
  exp(){
    set_unit_name(dut);
    set_direction(output);
    include_only(stim_d);  //error, stim_d is an input port
  }
};
csl_testbench tb{
  csl_signal clk(reg);
  dut dut;
  tb(){
    clk.set_attr(clock);
    add_logic(clock, clk, 10, ns);
  }
};
