// Seed: 2517586067
module module_0 (
    input wire id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3
);
  assign id_2 = -1 ? 1 : id_0 * 1'b0 - 1 ? 1'b0 : -1;
  assign module_1._id_0 = 0;
  assign id_2 = -1;
  wire id_5;
  initial assume (1 == {id_5 << id_5, {1, (-1'b0 - ""), 1}});
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  tri  _id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire [-1  -  -1 : id_0] id_4;
  logic id_5;
  ;
endmodule
