2020-06-30 21:39:37 21896     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-06-30 21:39:37 21896     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe 
2020-06-30 21:42:59 21896     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-06-30 21:43:00 21896     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-06-30 21:47:31 21896     [INFO] Generated HyperLynx IC Model Index: C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\Libs\HyperLynxIcModels.csv
2020-06-30 21:47:40 21896    [ERROR] Open file: File "D:\git\dsi_controller\pcb_model\pcb_model\host_board.ref" cannot be opened Starting with new file
2020-06-30 21:51:14 21896  [WARNING] There are no drivers assigned.
2020-06-30 22:42:33 21896     [INFO] Generating HTML report...
2020-06-30 22:42:33 21896     [INFO] Opening report...
2020-06-30 22:42:33 21896     [INFO] D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jun-30-2020_22h-40m>start "" C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\EM\nWaveHL\nwjs/nw --nwapp="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jun-30-2020_22h-40m\DDR_Report" --user-data-dir="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jun-30-2020_22h-40m\DDR_Report/nw_data" 
2020-06-30 22:42:33 21896     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jun-30-2020_22h-40m     
2020-06-30 22:48:33 1976     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-06-30 22:48:33 1976     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe -FEATM:HYP -INIF:C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.ini D:\git\dsi_controller\pcb_model\pcb_model\DDR_UDQS_P.ffs 
2020-06-30 22:48:33 1976     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\DDR_UDQS_P.ffs
2020-06-30 22:48:34 1976     [INFO] Opened Schematic: D:\git\dsi_controller\pcb_model\pcb_model\DDR_UDQS_P.ffs
2020-06-30 22:49:10 1976  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2020-07-01 09:42:54 21896     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "No" button was selected
2020-07-01 09:42:57 21896     [INFO] Closing Design: host_board.hyp
2020-07-01 09:43:05 21896     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-01 09:43:06 21896     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-01 09:46:49 21896     [INFO] Notice: Please select a net.
2020-07-01 09:48:37 21896  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2020-07-01 09:48:45 21896  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2020-07-01 09:54:58 21896  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2020-07-01 10:00:51 1976     [INFO] HyperLynx: Сохранить изменения в DDR_UDQS_P.ffs? - The "No" button was selected
2020-07-01 10:00:54 1976     [INFO] Closing Schematic: DDR_UDQS_P.ffs
2020-07-01 10:00:56 1976     [INFO] ****** Closing HyperLynx 
2020-07-01 10:07:27 21896  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2020-07-01 10:08:01 21896  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2020-07-01 10:08:22 16928     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-07-01 10:08:22 16928     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe -FEATM:HYP -INIF:C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.ini D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS3_P.ffs 
2020-07-01 10:08:22 16928     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS3_P.ffs
2020-07-01 10:08:23 16928     [INFO] Opened Schematic: D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS3_P.ffs
2020-07-01 10:11:24 16928     [INFO] HyperLynx: Сохранить изменения в DPHY_HS3_P.ffs? - The "No" button was selected
2020-07-01 10:11:26 16928     [INFO] Closing Schematic: DPHY_HS3_P.ffs
2020-07-01 10:11:30 16928     [INFO] ****** Closing HyperLynx 
2020-07-01 10:20:03 31756     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-07-01 10:20:03 31756     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe -FEATM:HYP -INIF:C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.ini D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS0_P.ffs 
2020-07-01 10:20:03 31756     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS0_P.ffs
2020-07-01 10:20:04 31756     [INFO] Opened Schematic: D:\git\dsi_controller\pcb_model\pcb_model\DPHY_HS0_P.ffs
2020-07-01 10:35:43 31756  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2020-07-01 10:38:59 31756  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2020-07-01 10:57:06 31756     [INFO] Closing Schematic: DPHY_HS0_P.ffs
2020-07-01 10:57:08 31756     [INFO] ****** Closing HyperLynx 
2020-07-01 10:57:46 21896  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2020-07-01 10:59:33 21896  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2020-07-01 11:01:38 21896     [INFO] Generated HyperLynx IC Model Index: C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\Libs\HyperLynxIcModels.csv
2020-07-01 11:01:49 21896  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2020-07-01 11:09:40 21896     [INFO] HyperLynx: No sweep ranges are currently set up and enabled.  Therefore, there is nothing to see on the Simulation Cases tab.
2020-07-01 11:09:46 21896     [INFO] HyperLynx: No circuit elements are having attributes swept. Therefore, there is no need for the simulator to run.
2020-07-01 11:09:48 21896     [INFO] HyperLynx: No circuit elements are having attributes swept. Therefore, there is no need for the simulator to run.
2020-07-01 11:09:52 21896     [INFO] HyperLynx: No circuit elements are having attributes swept. Therefore, there is no need for the simulator to run.
2020-07-01 11:09:53 21896     [INFO] HyperLynx: No circuit elements are having attributes swept. Therefore, there is no need for the simulator to run.
2020-07-01 11:17:33 21896  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2020-07-01 11:22:42 21896     [INFO] Generating HTML report...
2020-07-01 11:22:42 21896     [INFO] Opening report...
2020-07-01 11:22:42 21896     [INFO] D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-1-2020_11h-21m>start "" C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\EM\nWaveHL\nwjs/nw --nwapp="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-1-2020_11h-21m\DDR_Report" --user-data-dir="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-1-2020_11h-21m\DDR_Report/nw_data" 
2020-07-01 11:22:42 21896     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-1-2020_11h-21m     
2020-07-01 11:28:48 21896     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2020-07-01 11:28:50 21896     [INFO] Closing Design: host_board.hyp
2020-07-01 11:28:51 21896     [INFO] ****** Closing HyperLynx 
2020-07-02 10:00:42 9412     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-07-02 10:00:42 9412     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe 
2020-07-02 10:00:43 9412     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-02 10:00:47 9412     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-02 10:02:01 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:02:34 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:02:44 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:02:53 9412     [INFO] Notice: Please select a net.
2020-07-02 10:09:27 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:09:59 9412  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2020-07-02 10:10:57 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:12:11 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:12:17 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:13:19 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model file could not be located.    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:15:15 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:21:20 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:21:25 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:21:38 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:21:43 9412     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "No" button was selected
2020-07-02 10:21:45 9412     [INFO] Closing Design: host_board.hyp
2020-07-02 10:21:49 9412     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-02 10:21:55 9412     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-02 10:22:39 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:24:30 9412  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-02 10:24:34 9412     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "No" button was selected
2020-07-02 10:24:36 9412     [INFO] Closing Design: host_board.hyp
2020-07-02 10:24:36 9412     [INFO] ****** Closing HyperLynx 
2020-07-03 09:35:51 25124     [INFO] ****** HyperLynx v2.6 build 14488140 
2020-07-03 09:35:51 25124     [INFO]        C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\bsw.exe 
2020-07-03 09:36:06 25124     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-03 09:36:13 25124     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-03 09:37:27 25124  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-03 09:57:52 25124    [ERROR] Net: HDMI_D21  spartan6.ibs:   	Unable to determine when this file was last modified.  	The system cannot find the file specified.  
2020-07-03 09:59:19 25124  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-03 09:59:32 25124     [INFO] DDRx Wizard Reset: This will clear all setup information from the Wizard and restore default settings;  Continue? - The "Yes" button was selected
2020-07-03 10:00:01 25124  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-03 10:00:05 25124  [WARNING] IBIS Modeling Issues--: Warning --      Your memory controller model has different IBIS model files assigned by reference designator (.REF file) and by net (.BUD file).    For batch simulations to run correctly, your memory controller device must have a valid IBIS model and an IBIS model [Component] assigned.
2020-07-03 10:00:51 25124     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "No" button was selected
2020-07-03 10:00:53 25124     [INFO] Closing Design: host_board.hyp
2020-07-03 10:01:55 25124     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-03 10:01:55 25124     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-03 10:02:37 25124    [ERROR] Open file: File "D:\git\dsi_controller\pcb_model\pcb_model\host_board.ref" cannot be opened Starting with new file
2020-07-03 10:07:34 25124     [INFO] Generating HTML report...
2020-07-03 10:07:34 25124     [INFO] Opening report...
2020-07-03 10:07:34 25124     [INFO] D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-05m>start "" C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\EM\nWaveHL\nwjs/nw --nwapp="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-05m\DDR_Report" --user-data-dir="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-05m\DDR_Report/nw_data" 
2020-07-03 10:07:35 25124     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-05m     
2020-07-03 10:25:14 25124     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2020-07-03 10:25:17 25124     [INFO] Closing Design: host_board.hyp
2020-07-03 10:25:22 25124     [INFO] Opening Project D:\git\dsi_controller\pcb_model\pcb_model\host_board.hyp
2020-07-03 10:25:24 25124     [INFO] Opened Board: host_board.hyp <D:\git\dsi_controller\pcb_model\pcb_model\>
2020-07-03 10:25:35 25124     [INFO] Notice: Please select a net.
2020-07-03 10:30:01 25124     [INFO] Generating HTML report...
2020-07-03 10:30:01 25124     [INFO] Opening report...
2020-07-03 10:30:01 25124     [INFO] D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-28m>start "" C:\mentorgraphics\HLVX.2.6\SDD_HOME\hyperlynx64\EM\nWaveHL\nwjs/nw --nwapp="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-28m\DDR_Report" --user-data-dir="D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-28m\DDR_Report/nw_data" 
2020-07-03 10:30:01 25124     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        D:\git\dsi_controller\pcb_model\pcb_model\DDR_Results_Jul-3-2020_10h-28m     
2020-07-03 10:44:45 25124     [INFO] Close HyperLynx Session: Design file: host_board.hyp Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2020-07-03 10:44:47 25124     [INFO] Closing Design: host_board.hyp
2020-07-03 10:44:48 25124     [INFO] ****** Closing HyperLynx 
