<module close_brace=">" open_brace="&lt;" name="" version="1" root_context_id="vsl: mylib bit_cell_array schematic vl: auCdl schematic symbol" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: mylib Write_Driver schematic vl: auCdl schematic symbol" dst="Write_Driver"/>
<mapping src="vsl: mylib rowdecoder schematic vl: auCdl schematic symbol" dst="rowdecoder"/>
<mapping src="vsl: mylib nor_5 schematic vl: auCdl schematic symbol" dst="nor_5"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol" dst="bit_conditioning"/>
<mapping src="vsl: mylib bitcell schematic vl: auCdl schematic symbol" dst="bitcell"/>
<mapping src="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol" dst="demu_2_4"/>
<mapping src="vsl: mylib and_2 schematic vl: auCdl schematic symbol" dst="and_2"/>
<mapping src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" dst="inv_2"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: auCdl schematic symbol" dst="tspc_flip_flop"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
<mapping src="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol" dst="column_decoder_new"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: auCdl schematic symbol" dst="bit_cell_array"/>
</forward>
<reverse>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: auCdl schematic symbol"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol"/>
<mapping src="Write_Driver" dst="vsl: mylib Write_Driver schematic vl: auCdl schematic symbol"/>
<mapping src="column_decoder_new" dst="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol"/>
<mapping src="demu_2_4" dst="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping src="and_2" dst="vsl: mylib and_2 schematic vl: auCdl schematic symbol"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: auCdl schematic symbol"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: auCdl schematic symbol"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: auCdl schematic symbol"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: auCdl schematic symbol"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: mylib Write_Driver schematic vl: auCdl schematic symbol" dst="Write_Driver"/>
<mapping src="vsl: mylib rowdecoder schematic vl: auCdl schematic symbol" dst="rowdecoder"/>
<mapping src="vsl: mylib nor_5 schematic vl: auCdl schematic symbol" dst="nor_5"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol" dst="bit_conditioning"/>
<mapping src="vsl: mylib bitcell schematic vl: auCdl schematic symbol" dst="bitcell"/>
<mapping src="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol" dst="demu_2_4"/>
<mapping src="vsl: mylib and_2 schematic vl: auCdl schematic symbol" dst="and_2"/>
<mapping src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" dst="inv_2"/>
<mapping src="vsl: mylib tspc_flip_flop schematic vl: auCdl schematic symbol" dst="tspc_flip_flop"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
<mapping src="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol" dst="column_decoder_new"/>
<mapping src="vsl: mylib bit_cell_array schematic vl: auCdl schematic symbol" dst="bit_cell_array"/>
</forward>
<reverse>
<mapping src="rowdecoder" dst="vsl: mylib rowdecoder schematic vl: auCdl schematic symbol"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol"/>
<mapping src="Write_Driver" dst="vsl: mylib Write_Driver schematic vl: auCdl schematic symbol"/>
<mapping src="column_decoder_new" dst="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol"/>
<mapping src="demu_2_4" dst="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol"/>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping src="and_2" dst="vsl: mylib and_2 schematic vl: auCdl schematic symbol"/>
<mapping src="bitcell" dst="vsl: mylib bitcell schematic vl: auCdl schematic symbol"/>
<mapping src="tspc_flip_flop" dst="vsl: mylib tspc_flip_flop schematic vl: auCdl schematic symbol"/>
<mapping src="nor_5" dst="vsl: mylib nor_5 schematic vl: auCdl schematic symbol"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping src="bit_cell_array" dst="vsl: mylib bit_cell_array schematic vl: auCdl schematic symbol"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>bit_cell_array</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
