
*** Running vivado
    with args -log ME_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ME_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ME_top.tcl -notrace
Command: synth_design -top ME_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2633 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1239.973 ; gain = 84.988 ; free physical = 2538 ; free virtual = 12366
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ME_top' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/ME_top.sv:22]
INFO: [Synth 8-638] synthesizing module 'pb_debouncer' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/pb_debouncer.sv:23]
	Parameter COUNTER_WIDTH bound to: 16 - type: integer 
	Parameter COUNTER_MSB bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/pb_debouncer.sv:83]
INFO: [Synth 8-256] done synthesizing module 'pb_debouncer' (1#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/pb_debouncer.sv:23]
INFO: [Synth 8-638] synthesizing module 'UART_tx_control_wrapper' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/UART_tx_control_wrapper.sv:1]
	Parameter INTER_BYTE_DELAY bound to: 100000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TX_control' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_control.sv:1]
	Parameter INTER_BYTE_DELAY bound to: 100000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_control.sv:28]
INFO: [Synth 8-256] done synthesizing module 'TX_control' (2#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_control.sv:1]
INFO: [Synth 8-638] synthesizing module 'TX_sequence' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_sequence.sv:23]
INFO: [Synth 8-256] done synthesizing module 'TX_sequence' (3#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_sequence.sv:23]
INFO: [Synth 8-256] done synthesizing module 'UART_tx_control_wrapper' (4#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/UART_tx_control_wrapper.sv:1]
INFO: [Synth 8-638] synthesizing module 'uart_basic' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen' (5#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_rx.v:10]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sync' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-256] done synthesizing module 'data_sync' (6#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_rx.v:78]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (7#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen__parameterized0' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen__parameterized0' (7#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (8#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-256] done synthesizing module 'uart_basic' (9#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/uart/uart_basic.v:10]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [/home/nicolas/Escritorio/lab7_ME_reference/UART_RX_CTRL.sv:1]
WARNING: [Synth 8-3848] Net CMD in module/entity UART_RX_CTRL does not have driver. [/home/nicolas/Escritorio/lab7_ME_reference/UART_RX_CTRL.sv:9]
WARNING: [Synth 8-3848] Net stateID in module/entity UART_RX_CTRL does not have driver. [/home/nicolas/Escritorio/lab7_ME_reference/UART_RX_CTRL.sv:11]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (10#1) [/home/nicolas/Escritorio/lab7_ME_reference/UART_RX_CTRL.sv:1]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (11#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/clk_divider.v:19]
	Parameter O_CLK_FREQ bound to: 480 - type: integer 
	Parameter COUNTER_MAX bound to: 104165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (12#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/clk_divider.v:19]
INFO: [Synth 8-638] synthesizing module 'display_mux' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/display_mux.v:10]
	Parameter DIG_0 bound to: 8'b00000001 
	Parameter DIG_1 bound to: 8'b00000010 
	Parameter DIG_2 bound to: 8'b00000100 
	Parameter DIG_3 bound to: 8'b00001000 
	Parameter DIG_4 bound to: 8'b00010000 
	Parameter DIG_5 bound to: 8'b00100000 
	Parameter DIG_6 bound to: 8'b01000000 
	Parameter DIG_7 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'bcd_to_ss' [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/bcd_to_ss.v:9]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_ss' (13#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/bcd_to_ss.v:9]
INFO: [Synth 8-256] done synthesizing module 'display_mux' (14#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/imports/new/display_mux.v:10]
WARNING: [Synth 8-3848] Net leds in module/entity ME_top does not have driver. [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/ME_top.sv:34]
INFO: [Synth 8-256] done synthesizing module 'ME_top' (15#1) [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/ME_top.sv:22]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port CMD[1]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port CMD[0]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port stateID[3]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port stateID[2]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port stateID[1]
WARNING: [Synth 8-3331] design UART_RX_CTRL has unconnected port stateID[0]
WARNING: [Synth 8-3331] design ME_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design ME_top has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.504 ; gain = 127.520 ; free physical = 2520 ; free virtual = 12363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.504 ; gain = 127.520 ; free physical = 2518 ; free virtual = 12361
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/constrs_1/new/constraints_ME_lab7.xdc]
Finished Parsing XDC File [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/constrs_1/new/constraints_ME_lab7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/constrs_1/new/constraints_ME_lab7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ME_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ME_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.754 ; gain = 0.000 ; free physical = 2082 ; free virtual = 11972
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2260 ; free virtual = 12150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2260 ; free virtual = 12150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2262 ; free virtual = 12152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'button_state_reg' in module 'pb_debouncer'
INFO: [Synth 8-5544] ROM "pb_posedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pb_negedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pb_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_control'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hold_state_timer_reg was removed.  [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_control.sv:85]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "out13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ss_select_q_reg' in module 'display_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                              000 |                              000
                PB_COUNT |                              001 |                              001
                   PB_PE |                              010 |                              010
               PB_STABLE |                              011 |                              011
                   PB_NE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'button_state_reg' using encoding 'sequential' in module 'pb_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
       REGISTER_DATAIN16 |                              001 |                              001
             SEND_BYTE_0 |                              010 |                              010
            DELAY_BYTE_0 |                              011 |                              011
             SEND_BYTE_1 |                              100 |                              100
            DELAY_BYTE_1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TX_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                         00000000
*
                  iSTATE |                             0001 |                         00000001
                 iSTATE0 |                             0010 |                         00000010
                 iSTATE1 |                             0011 |                         00000100
                 iSTATE2 |                             0100 |                         00001000
                 iSTATE3 |                             0101 |                         00010000
                 iSTATE4 |                             0110 |                         00100000
                 iSTATE5 |                             0111 |                         01000000
                 iSTATE7 |                             1000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_select_q_reg' using encoding 'sequential' in module 'display_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2252 ; free virtual = 12142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ME_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pb_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module TX_control 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module TX_sequence 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_baud_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module data_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module uart_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UART_RX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcd_to_ss 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module display_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div_ss_display/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element UART_control_inst/TX_control_inst0/hold_state_timer_reg was removed.  [/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.srcs/sources_1/new/TX_control.sv:85]
WARNING: [Synth 8-3331] design ME_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design ME_top has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2239 ; free virtual = 12131
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2103 ; free virtual = 12002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2100 ; free virtual = 11999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2095 ; free virtual = 11994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    14|
|4     |LUT2   |     5|
|5     |LUT3   |    17|
|6     |LUT4   |    70|
|7     |LUT5   |    35|
|8     |LUT6   |    61|
|9     |FDRE   |   267|
|10    |FDSE   |     5|
|11    |IBUF   |    20|
|12    |OBUF   |    19|
|13    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------------+------+
|      |Instance              |Module                             |Cells |
+------+----------------------+-----------------------------------+------+
|1     |top                   |                                   |   544|
|2     |  UART_control_inst   |UART_tx_control_wrapper            |    91|
|3     |    TX_control_inst0  |TX_control                         |    87|
|4     |    TX_sequence_inst0 |TX_sequence                        |     4|
|5     |  clk_div_ss_display  |clk_divider                        |    46|
|6     |  display_mux_inst    |display_mux                        |    17|
|7     |  pb_deb0             |pb_debouncer                       |    48|
|8     |  u32_to_bcd_inst     |unsigned_to_bcd                    |   149|
|9     |  uart_basic_inst     |uart_basic                         |   127|
|10    |    baud8_tick_blk    |uart_baud_tick_gen                 |    29|
|11    |    baud_tick_blk     |uart_baud_tick_gen__parameterized0 |    29|
|12    |    uart_rx_blk       |uart_rx                            |    43|
|13    |      rx_sync_inst    |data_sync                          |     9|
|14    |    uart_tx_blk       |uart_tx                            |    24|
|15    |  uctrl_inst          |UART_RX_CTRL                       |    21|
+------+----------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.754 ; gain = 469.770 ; free physical = 2098 ; free virtual = 11998
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1624.754 ; gain = 127.520 ; free physical = 2151 ; free virtual = 12050
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1624.762 ; gain = 469.770 ; free physical = 2151 ; free virtual = 12050
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:37 . Memory (MB): peak = 1624.762 ; gain = 483.160 ; free physical = 2137 ; free virtual = 12036
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Escritorio/lab7_ME_reference/lab7_master_SV.runs/synth_1/ME_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ME_top_utilization_synth.rpt -pb ME_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1648.766 ; gain = 0.000 ; free physical = 2137 ; free virtual = 12037
INFO: [Common 17-206] Exiting Vivado at Wed Aug  8 20:20:42 2018...
