Analysis & Synthesis report for CPU
Wed Nov 27 15:42:22 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |CPU|proc:U3|Tstep_Q
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated
 15. Parameter Settings for User Entity Instance: proc:U3
 16. Parameter Settings for User Entity Instance: proc:U3|regn:reg_0
 17. Parameter Settings for User Entity Instance: proc:U3|regn:reg_1
 18. Parameter Settings for User Entity Instance: proc:U3|regn:reg_2
 19. Parameter Settings for User Entity Instance: proc:U3|regn:reg_3
 20. Parameter Settings for User Entity Instance: proc:U3|regn:reg_4
 21. Parameter Settings for User Entity Instance: proc:U3|regn:reg_5
 22. Parameter Settings for User Entity Instance: proc:U3|regn:reg_6
 23. Parameter Settings for User Entity Instance: proc:U3|regn:reg_7
 24. Parameter Settings for User Entity Instance: proc:U3|regn:reg_A
 25. Parameter Settings for User Entity Instance: proc:U3|regn:reg_B
 26. Parameter Settings for User Entity Instance: proc:U3|regn:reg_C
 27. Parameter Settings for User Entity Instance: proc:U3|regn:reg_D
 28. Parameter Settings for User Entity Instance: proc:U3|regn:reg_E
 29. Parameter Settings for User Entity Instance: proc:U3|regn:reg_IR
 30. Parameter Settings for User Entity Instance: proc:U3|regn:reg_G
 31. Parameter Settings for User Entity Instance: proc:U3|regn:reg_H
 32. Parameter Settings for User Entity Instance: proc:U3|regn:reg_J
 33. Parameter Settings for User Entity Instance: proc:U3|regn:reg_K
 34. Parameter Settings for User Entity Instance: proc:U3|regn:reg_L
 35. Parameter Settings for User Entity Instance: int_memten:U4|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: proc:U3|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: proc:U3|lpm_divide:Div0
 38. altsyncram Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "hex7_seg:U6|hex7seg:HEX_2"
 41. Port Connectivity Checks: "hex7_seg:U6"
 42. Port Connectivity Checks: "proc:U3|regn:reg_L"
 43. Port Connectivity Checks: "proc:U3|regn:reg_K"
 44. Port Connectivity Checks: "proc:U3|regn:reg_J"
 45. Port Connectivity Checks: "proc:U3|regn:reg_H"
 46. Port Connectivity Checks: "proc:U3|regn:reg_G"
 47. Port Connectivity Checks: "proc:U3|regn:reg_E"
 48. Port Connectivity Checks: "proc:U3|regn:reg_D"
 49. Port Connectivity Checks: "proc:U3|regn:reg_C"
 50. Port Connectivity Checks: "proc:U3|regn:reg_B"
 51. Port Connectivity Checks: "proc:U3|regn:reg_A"
 52. Port Connectivity Checks: "proc:U3|regn:reg_7"
 53. Port Connectivity Checks: "proc:U3|regn:reg_6"
 54. Port Connectivity Checks: "proc:U3|regn:reg_5"
 55. Port Connectivity Checks: "proc:U3|regn:reg_4"
 56. Port Connectivity Checks: "proc:U3|regn:reg_3"
 57. Port Connectivity Checks: "proc:U3|regn:reg_2"
 58. Port Connectivity Checks: "proc:U3|regn:reg_1"
 59. Port Connectivity Checks: "proc:U3|regn:reg_0"
 60. Port Connectivity Checks: "proc:U3|dec3to8:decY"
 61. Port Connectivity Checks: "proc:U3|dec3to8:decX"
 62. Port Connectivity Checks: "proc:U3"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 27 15:42:22 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 800                                         ;
;     Total combinational functions  ; 669                                         ;
;     Dedicated logic registers      ; 201                                         ;
; Total registers                    ; 201                                         ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 320                                         ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+
; CPU.v                            ; yes             ; User Verilog HDL File                  ; D:/CPU/CYHCPU/CPU.v                                                ;         ;
; proc.v                           ; yes             ; User Verilog HDL File                  ; D:/CPU/CYHCPU/proc.v                                               ;         ;
; hex7_seg.v                       ; yes             ; User Verilog HDL File                  ; D:/CPU/CYHCPU/hex7_seg.v                                           ;         ;
; flipflop.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/CPU/CYHCPU/flipflop.v                                           ;         ;
; int_memten.v                     ; yes             ; Auto-Found Wizard-Generated File       ; D:/CPU/CYHCPU/int_memten.v                                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jba1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/altsyncram_jba1.tdf                               ;         ;
; int_memten.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/CPU/CYHCPU/int_memten.mif                                       ;         ;
; count5.v                         ; yes             ; Auto-Found Verilog HDL File            ; D:/CPU/CYHCPU/count5.v                                             ;         ;
; hex7seg.v                        ; yes             ; Auto-Found Verilog HDL File            ; D:/CPU/CYHCPU/hex7seg.v                                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_oct.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/mult_oct.tdf                                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/lpm_divide_hkm.tdf                                ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/sign_div_unsign_9nh.tdf                           ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/alt_u_div_6af.tdf                                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/add_sub_7pc.tdf                                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/CPU/CYHCPU/db/add_sub_8pc.tdf                                   ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 800           ;
;                                             ;               ;
; Total combinational functions               ; 669           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 309           ;
;     -- 3 input functions                    ; 298           ;
;     -- <=2 input functions                  ; 62            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 516           ;
;     -- arithmetic mode                      ; 153           ;
;                                             ;               ;
; Total registers                             ; 201           ;
;     -- Dedicated logic registers            ; 201           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 80            ;
; Total memory bits                           ; 320           ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; flipflop:U1|Q ;
; Maximum fan-out                             ; 194           ;
; Total fan-out                               ; 3048          ;
; Average fan-out                             ; 2.93          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CPU                                      ; 669 (0)             ; 201 (0)                   ; 320         ; 2            ; 0       ; 1         ; 80   ; 0            ; |CPU                                                                                                         ; CPU                 ; work         ;
;    |count5:U5|                            ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|count5:U5                                                                                               ; count5              ; work         ;
;    |flipflop:U1|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|flipflop:U1                                                                                             ; flipflop            ; work         ;
;    |flipflop:U2|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|flipflop:U2                                                                                             ; flipflop            ; work         ;
;    |hex7_seg:U6|                          ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6                                                                                             ; hex7_seg            ; work         ;
;       |hex7seg:HEX_0|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_0                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_1|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_1                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_2|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_2                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_3|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_3                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_4|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_4                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_5|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_5                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_6|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_6                                                                               ; hex7seg             ; work         ;
;       |hex7seg:HEX_7|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|hex7_seg:U6|hex7seg:HEX_7                                                                               ; hex7seg             ; work         ;
;    |int_memten:U4|                        ; 0 (0)               ; 0 (0)                     ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|int_memten:U4                                                                                           ; int_memten          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|int_memten:U4|altsyncram:altsyncram_component                                                           ; altsyncram          ; work         ;
;          |altsyncram_jba1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated                            ; altsyncram_jba1     ; work         ;
;    |proc:U3|                              ; 610 (298)           ; 194 (4)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|proc:U3                                                                                                 ; proc                ; work         ;
;       |lpm_divide:Div0|                   ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                   ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 291 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|    ; 291 (291)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|proc:U3|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_oct:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|proc:U3|lpm_mult:Mult0|mult_oct:auto_generated                                                          ; mult_oct            ; work         ;
;       |regn:reg_0|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_0                                                                                      ; regn                ; work         ;
;       |regn:reg_1|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_1                                                                                      ; regn                ; work         ;
;       |regn:reg_2|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_2                                                                                      ; regn                ; work         ;
;       |regn:reg_3|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_3                                                                                      ; regn                ; work         ;
;       |regn:reg_4|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_4                                                                                      ; regn                ; work         ;
;       |regn:reg_5|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_5                                                                                      ; regn                ; work         ;
;       |regn:reg_6|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_6                                                                                      ; regn                ; work         ;
;       |regn:reg_7|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_7                                                                                      ; regn                ; work         ;
;       |regn:reg_A|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_A                                                                                      ; regn                ; work         ;
;       |regn:reg_B|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_B                                                                                      ; regn                ; work         ;
;       |regn:reg_C|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_C                                                                                      ; regn                ; work         ;
;       |regn:reg_D|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_D                                                                                      ; regn                ; work         ;
;       |regn:reg_E|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_E                                                                                      ; regn                ; work         ;
;       |regn:reg_G|                        ; 11 (11)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_G                                                                                      ; regn                ; work         ;
;       |regn:reg_H|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_H                                                                                      ; regn                ; work         ;
;       |regn:reg_IR|                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_IR                                                                                     ; regn                ; work         ;
;       |regn:reg_J|                        ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_J                                                                                      ; regn                ; work         ;
;       |regn:reg_K|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_K                                                                                      ; regn                ; work         ;
;       |regn:reg_L|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|proc:U3|regn:reg_L                                                                                      ; regn                ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 10           ; --           ; --           ; 320  ; int_memten.mif ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |CPU|proc:U3|Tstep_Q                           ;
+------------+------------+------------+------------+------------+
; Name       ; Tstep_Q.T3 ; Tstep_Q.T2 ; Tstep_Q.T1 ; Tstep_Q.T0 ;
+------------+------------+------------+------------+------------+
; Tstep_Q.T0 ; 0          ; 0          ; 0          ; 0          ;
; Tstep_Q.T1 ; 0          ; 0          ; 1          ; 1          ;
; Tstep_Q.T2 ; 0          ; 1          ; 0          ; 1          ;
; Tstep_Q.T3 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; proc:U3|Tstep_Q~4                     ; Lost fanout        ;
; proc:U3|Tstep_Q~5                     ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 201   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 190   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU|proc:U3|regn:reg_J|Q[5] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |CPU|proc:U3|regn:reg_J|Q[0] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |CPU|proc:U3|regn:reg_J|Q[2] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |CPU|proc:U3|regn:reg_J|Q[6] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |CPU|proc:U3|regn:reg_J|Q[8] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |CPU|proc:U3|Selector6       ;
; 14:1               ; 10 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |CPU|proc:U3|BusWires[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; T0             ; 00    ; Unsigned Binary             ;
; T1             ; 01    ; Unsigned Binary             ;
; T2             ; 10    ; Unsigned Binary             ;
; T3             ; 11    ; Unsigned Binary             ;
; mv             ; 0000  ; Unsigned Binary             ;
; mvi            ; 0001  ; Unsigned Binary             ;
; add            ; 0010  ; Unsigned Binary             ;
; sub            ; 0011  ; Unsigned Binary             ;
; And            ; 0100  ; Unsigned Binary             ;
; Or             ; 0101  ; Unsigned Binary             ;
; Shift_L        ; 0110  ; Unsigned Binary             ;
; Shift_R        ; 0111  ; Unsigned Binary             ;
; Mul            ; 1000  ; Unsigned Binary             ;
; Div            ; 1001  ; Unsigned Binary             ;
; Xor            ; 1010  ; Unsigned Binary             ;
; NXor           ; 1011  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_5 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_6 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_7 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_A ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_B ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_C ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_D ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_E ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_IR ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_G ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_H ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_J ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_K ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:U3|regn:reg_L ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: int_memten:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; int_memten.mif       ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_jba1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:U3|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:U3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                        ;
; LPM_WIDTHD             ; 10             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; int_memten:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 10                                            ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; proc:U3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                     ;
;     -- LPM_WIDTHB                     ; 10                     ;
;     -- LPM_WIDTHP                     ; 20                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hex7_seg:U6|hex7seg:HEX_2" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; x[3..2] ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex7_seg:U6"                                                                                                                                                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX1 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX2 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX3 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX4 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX5 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX6 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX7 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_L"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_K"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_J"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_H"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_G"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_E"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_D"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_C"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_B"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_A"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_7"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_6"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_5"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_4"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_3"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_2"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_1"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3|regn:reg_0"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "proc:U3|dec3to8:decY" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; En   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "proc:U3|dec3to8:decX" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; En   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:U3"                                                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; R0   ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (10 bits) it drives; bit(s) "R0[17..10]" have no fanouts ;
; R1   ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (10 bits) it drives; bit(s) "R1[17..10]" have no fanouts ;
; R2   ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (10 bits) it drives; bit(s) "R2[17..10]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 201                         ;
;     CLR               ; 9                           ;
;     ENA               ; 190                         ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 678                         ;
;     arith             ; 153                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 143                         ;
;     normal            ; 525                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 155                         ;
;         4 data inputs ; 309                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 53.20                       ;
; Average LUT depth     ; 36.95                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 27 15:42:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: D:/CPU/CYHCPU/CPU.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file proc.v
    Info (12023): Found entity 1: proc File: D:/CPU/CYHCPU/proc.v Line: 1
    Info (12023): Found entity 2: dec3to8 File: D:/CPU/CYHCPU/proc.v Line: 316
    Info (12023): Found entity 3: regn File: D:/CPU/CYHCPU/proc.v Line: 338
Info (12021): Found 1 design units, including 1 entities, in source file hex7_seg.v
    Info (12023): Found entity 1: hex7_seg File: D:/CPU/CYHCPU/hex7_seg.v Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX0" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX0" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX1" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX1" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX2" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX2" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX3" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX3" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX4" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX4" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX5" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX5" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX6" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX6" File: D:/CPU/CYHCPU/CPU.v Line: 12
Critical Warning (10169): Verilog HDL warning at CPU.v(6): the port and data declarations for array port "HEX7" do not specify the same range for each dimension File: D:/CPU/CYHCPU/CPU.v Line: 6
Warning (10359): HDL warning at CPU.v(12): see declaration for object "HEX7" File: D:/CPU/CYHCPU/CPU.v Line: 12
Warning (12125): Using design file flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flipflop File: D:/CPU/CYHCPU/flipflop.v Line: 1
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:U1" File: D:/CPU/CYHCPU/CPU.v Line: 14
Info (12128): Elaborating entity "proc" for hierarchy "proc:U3" File: D:/CPU/CYHCPU/CPU.v Line: 24
Critical Warning (10169): Verilog HDL warning at proc.v(5): the port and data declarations for array port "R0" do not specify the same range for each dimension File: D:/CPU/CYHCPU/proc.v Line: 5
Warning (10359): HDL warning at proc.v(19): see declaration for object "R0" File: D:/CPU/CYHCPU/proc.v Line: 19
Critical Warning (10169): Verilog HDL warning at proc.v(5): the port and data declarations for array port "R1" do not specify the same range for each dimension File: D:/CPU/CYHCPU/proc.v Line: 5
Warning (10359): HDL warning at proc.v(19): see declaration for object "R1" File: D:/CPU/CYHCPU/proc.v Line: 19
Critical Warning (10169): Verilog HDL warning at proc.v(5): the port and data declarations for array port "R2" do not specify the same range for each dimension File: D:/CPU/CYHCPU/proc.v Line: 5
Warning (10359): HDL warning at proc.v(19): see declaration for object "R2" File: D:/CPU/CYHCPU/proc.v Line: 19
Warning (10230): Verilog HDL assignment warning at proc.v(239): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 239
Warning (10230): Verilog HDL assignment warning at proc.v(241): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 241
Warning (10230): Verilog HDL assignment warning at proc.v(248): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 248
Warning (10230): Verilog HDL assignment warning at proc.v(250): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 250
Warning (10230): Verilog HDL assignment warning at proc.v(257): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 257
Warning (10230): Verilog HDL assignment warning at proc.v(259): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 259
Warning (10230): Verilog HDL assignment warning at proc.v(272): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 272
Warning (10240): Verilog HDL Always Construct warning at proc.v(264): inferring latch(es) for variable "trans", which holds its previous value in one or more paths through the always construct File: D:/CPU/CYHCPU/proc.v Line: 264
Warning (10230): Verilog HDL assignment warning at proc.v(278): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 278
Warning (10230): Verilog HDL assignment warning at proc.v(280): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 280
Warning (10230): Verilog HDL assignment warning at proc.v(288): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 288
Warning (10230): Verilog HDL assignment warning at proc.v(290): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 290
Warning (10230): Verilog HDL assignment warning at proc.v(292): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 292
Warning (10230): Verilog HDL assignment warning at proc.v(294): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 294
Warning (10230): Verilog HDL assignment warning at proc.v(296): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 296
Warning (10230): Verilog HDL assignment warning at proc.v(298): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 298
Warning (10230): Verilog HDL assignment warning at proc.v(300): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 300
Warning (10230): Verilog HDL assignment warning at proc.v(302): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 302
Warning (10230): Verilog HDL assignment warning at proc.v(304): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 304
Warning (10230): Verilog HDL assignment warning at proc.v(306): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 306
Warning (10230): Verilog HDL assignment warning at proc.v(308): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 308
Warning (10230): Verilog HDL assignment warning at proc.v(310): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 310
Warning (10230): Verilog HDL assignment warning at proc.v(312): truncated value with size 18 to match size of target (10) File: D:/CPU/CYHCPU/proc.v Line: 312
Info (12128): Elaborating entity "dec3to8" for hierarchy "proc:U3|dec3to8:decX" File: D:/CPU/CYHCPU/proc.v Line: 23
Info (12128): Elaborating entity "regn" for hierarchy "proc:U3|regn:reg_0" File: D:/CPU/CYHCPU/proc.v Line: 221
Warning (12125): Using design file int_memten.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: int_memten File: D:/CPU/CYHCPU/int_memten.v Line: 39
Info (12128): Elaborating entity "int_memten" for hierarchy "int_memten:U4" File: D:/CPU/CYHCPU/CPU.v Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "int_memten:U4|altsyncram:altsyncram_component" File: D:/CPU/CYHCPU/int_memten.v Line: 81
Info (12130): Elaborated megafunction instantiation "int_memten:U4|altsyncram:altsyncram_component" File: D:/CPU/CYHCPU/int_memten.v Line: 81
Info (12133): Instantiated megafunction "int_memten:U4|altsyncram:altsyncram_component" with the following parameter: File: D:/CPU/CYHCPU/int_memten.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "int_memten.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jba1.tdf
    Info (12023): Found entity 1: altsyncram_jba1 File: D:/CPU/CYHCPU/db/altsyncram_jba1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jba1" for hierarchy "int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated" File: d:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file count5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: count5 File: D:/CPU/CYHCPU/count5.v Line: 1
Info (12128): Elaborating entity "count5" for hierarchy "count5:U5" File: D:/CPU/CYHCPU/CPU.v Line: 26
Info (12128): Elaborating entity "hex7_seg" for hierarchy "hex7_seg:U6" File: D:/CPU/CYHCPU/CPU.v Line: 27
Warning (12125): Using design file hex7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hex7seg File: D:/CPU/CYHCPU/hex7seg.v Line: 1
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7_seg:U6|hex7seg:HEX_0" File: D:/CPU/CYHCPU/hex7_seg.v Line: 4
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:U3|Mult0" File: D:/CPU/CYHCPU/proc.v Line: 268
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:U3|Div0" File: D:/CPU/CYHCPU/proc.v Line: 272
Info (12130): Elaborated megafunction instantiation "proc:U3|lpm_mult:Mult0" File: D:/CPU/CYHCPU/proc.v Line: 268
Info (12133): Instantiated megafunction "proc:U3|lpm_mult:Mult0" with the following parameter: File: D:/CPU/CYHCPU/proc.v Line: 268
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct File: D:/CPU/CYHCPU/db/mult_oct.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "proc:U3|lpm_divide:Div0" File: D:/CPU/CYHCPU/proc.v Line: 272
Info (12133): Instantiated megafunction "proc:U3|lpm_divide:Div0" with the following parameter: File: D:/CPU/CYHCPU/proc.v Line: 272
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: D:/CPU/CYHCPU/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/CPU/CYHCPU/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/CPU/CYHCPU/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/CPU/CYHCPU/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/CPU/CYHCPU/db/add_sub_8pc.tdf Line: 22
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX6[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
    Warning (13410): Pin "HEX7[7]" is stuck at GND File: D:/CPU/CYHCPU/CPU.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/CPU/CYHCPU/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 902 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 810 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Wed Nov 27 15:42:22 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CPU/CYHCPU/output_files/CPU.map.smsg.


