# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/271/lab2c/lab2c {U:/271/lab2c/lab2c/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:38 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+U:/271/lab2c/lab2c" U:/271/lab2c/lab2c/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 20:11:39 on Oct 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/271/lab2c/lab2c {U:/271/lab2c/lab2c/myDesign.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:39 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+U:/271/lab2c/lab2c" U:/271/lab2c/lab2c/myDesign.sv 
# -- Compiling module myDesign
# 
# Top level modules:
# 	myDesign
# End time: 20:11:41 on Oct 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 20:11:52 on Oct 01,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.myDesign
vsim work.DE1_SoC_testbench
# End time: 20:11:57 on Oct 01,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.DE1_SoC_testbench 
# Start time: 20:11:57 on Oct 01,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.myDesign
# WARNING: No extended dataflow license exists
add wave -position end sim:/DE1_SoC_testbench/dut/*
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/i
run -all
# End time: 20:15:37 on Oct 01,2019, Elapsed time: 0:03:40
# Errors: 0, Warnings: 1
