set ::env(PROJECT_NAME) crc102854
set ::env(DESIGN_TOP) mac_crc_16
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/crc102854/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/crc102854/rtl/mac_crc_16.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
