-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "07/21/2016 19:22:49"

-- 
-- Device: Altera EP1C6Q240C8 Package PQFP240
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE;
LIBRARY IEEE;
USE CYCLONE.CYCLONE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	\SIMPLE_\ IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	pin_name1 : OUT std_logic;
	clk : IN std_logic;
	reset : IN std_logic;
	pin_name2 : OUT std_logic;
	pin_name3 : OUT std_logic;
	pin_name4 : OUT std_logic;
	pin_name5 : OUT std_logic;
	pin_name6 : OUT std_logic;
	pin_name7 : OUT std_logic;
	pin_name8 : OUT std_logic;
	pin_name9 : OUT std_logic;
	pin_name10 : OUT std_logic;
	pin_name11 : OUT std_logic;
	pin_name12 : OUT std_logic;
	pin_name13 : OUT std_logic;
	pin_name14 : OUT std_logic;
	pin_name15 : OUT std_logic;
	pin_name16 : OUT std_logic;
	pin_name17 : OUT std_logic;
	pin_name19 : OUT std_logic;
	pin_name20 : OUT std_logic;
	pin_name21 : OUT std_logic;
	pin_name22 : OUT std_logic;
	pin_name23 : OUT std_logic;
	pin_name24 : OUT std_logic;
	pin_name25 : OUT std_logic
	);
END \SIMPLE_\;

-- Design Ports Information
-- pin_name1	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name2	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name3	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name4	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name5	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name6	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name7	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name8	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name9	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name10	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name11	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name12	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name13	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name14	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name15	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name16	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name17	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name19	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name20	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name21	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name22	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name23	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name24	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pin_name25	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_148,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_155,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF \SIMPLE_\ IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_pin_name1 : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_pin_name2 : std_logic;
SIGNAL ww_pin_name3 : std_logic;
SIGNAL ww_pin_name4 : std_logic;
SIGNAL ww_pin_name5 : std_logic;
SIGNAL ww_pin_name6 : std_logic;
SIGNAL ww_pin_name7 : std_logic;
SIGNAL ww_pin_name8 : std_logic;
SIGNAL ww_pin_name9 : std_logic;
SIGNAL ww_pin_name10 : std_logic;
SIGNAL ww_pin_name11 : std_logic;
SIGNAL ww_pin_name12 : std_logic;
SIGNAL ww_pin_name13 : std_logic;
SIGNAL ww_pin_name14 : std_logic;
SIGNAL ww_pin_name15 : std_logic;
SIGNAL ww_pin_name16 : std_logic;
SIGNAL ww_pin_name17 : std_logic;
SIGNAL ww_pin_name19 : std_logic;
SIGNAL ww_pin_name20 : std_logic;
SIGNAL ww_pin_name21 : std_logic;
SIGNAL ww_pin_name22 : std_logic;
SIGNAL ww_pin_name23 : std_logic;
SIGNAL ww_pin_name24 : std_logic;
SIGNAL ww_pin_name25 : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst18|wren~1_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5COUT1_18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3COUT1_20\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_22\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9COUT1_24\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9COUT1_20\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1COUT1_22\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5COUT1_24\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7COUT1_26\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \phase_counter1|out_phase~4_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \phase_counter1|out_phase~0_combout\ : std_logic;
SIGNAL \inst18|wren~0_combout\ : std_logic;
SIGNAL \inst1|Equal4~0_combout\ : std_logic;
SIGNAL \inst10|rf_enable~1_combout\ : std_logic;
SIGNAL \inst18|Equal0~0_combout\ : std_logic;
SIGNAL \inst12|mul7out[13]~2\ : std_logic;
SIGNAL \inst1|Equal4~1\ : std_logic;
SIGNAL \inst1|Equal4~2_combout\ : std_logic;
SIGNAL \inst10|rf_enable~2_combout\ : std_logic;
SIGNAL \inst10|rf_enable~3_combout\ : std_logic;
SIGNAL \inst19|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|always2~0_combout\ : std_logic;
SIGNAL \inst5|out[0]~0_combout\ : std_logic;
SIGNAL \inst9|Equal0~0_combout\ : std_logic;
SIGNAL \inst6|Mux0~2\ : std_logic;
SIGNAL \inst19|dest[1]~1_combout\ : std_logic;
SIGNAL \inst19|dest[0]~0\ : std_logic;
SIGNAL \inst7|Decoder0~7_combout\ : std_logic;
SIGNAL \inst6|Mux0~3\ : std_logic;
SIGNAL \inst7|Decoder0~2_combout\ : std_logic;
SIGNAL \inst7|Decoder0~1_combout\ : std_logic;
SIGNAL \inst6|Mux0~0\ : std_logic;
SIGNAL \inst|always0~0_combout\ : std_logic;
SIGNAL \inst18|data[15]~0_combout\ : std_logic;
SIGNAL \inst5|out[0]~2\ : std_logic;
SIGNAL \inst5|out[1]~5_combout\ : std_logic;
SIGNAL \pc1|pc_out[0]~1\ : std_logic;
SIGNAL \inst7|Decoder0~5_combout\ : std_logic;
SIGNAL \inst6|Mux14~2\ : std_logic;
SIGNAL \inst6|Mux14~3\ : std_logic;
SIGNAL \inst6|Mux30~0\ : std_logic;
SIGNAL \inst7|Decoder0~3_combout\ : std_logic;
SIGNAL \inst6|Mux14~0\ : std_logic;
SIGNAL \inst6|Mux14~1_combout\ : std_logic;
SIGNAL \inst18|data[1]~14_combout\ : std_logic;
SIGNAL \inst5|out[1]~7\ : std_logic;
SIGNAL \inst5|out[1]~7COUT1_70\ : std_logic;
SIGNAL \inst5|out[2]~10_combout\ : std_logic;
SIGNAL \pc1|pc_out[1]~3\ : std_logic;
SIGNAL \pc1|pc_out[1]~3COUT1_35\ : std_logic;
SIGNAL \inst18|address[2]~2_combout\ : std_logic;
SIGNAL \inst5|out[2]~12\ : std_logic;
SIGNAL \inst5|out[2]~12COUT1_72\ : std_logic;
SIGNAL \inst5|out[3]~15_combout\ : std_logic;
SIGNAL \pc1|pc_out[2]~5\ : std_logic;
SIGNAL \pc1|pc_out[2]~5COUT1_37\ : std_logic;
SIGNAL \inst18|address[3]~3_combout\ : std_logic;
SIGNAL \inst5|out[3]~17\ : std_logic;
SIGNAL \inst5|out[3]~17COUT1_74\ : std_logic;
SIGNAL \inst5|out[4]~20_combout\ : std_logic;
SIGNAL \pc1|pc_out[3]~7\ : std_logic;
SIGNAL \pc1|pc_out[3]~7COUT1_39\ : std_logic;
SIGNAL \inst10|result[12]~30_combout\ : std_logic;
SIGNAL \inst1|result[2]~20_combout\ : std_logic;
SIGNAL \inst1|work0~0_combout\ : std_logic;
SIGNAL \inst1|work2~37_combout\ : std_logic;
SIGNAL \inst1|work2~38_combout\ : std_logic;
SIGNAL \inst1|Mux14~0_combout\ : std_logic;
SIGNAL \inst18|data[4]~11_combout\ : std_logic;
SIGNAL \inst6|Mux29~2\ : std_logic;
SIGNAL \inst7|Decoder0~4_combout\ : std_logic;
SIGNAL \inst6|Mux29~3\ : std_logic;
SIGNAL \inst6|Mux29~0\ : std_logic;
SIGNAL \inst6|Mux29~1\ : std_logic;
SIGNAL \inst1|work1~23_combout\ : std_logic;
SIGNAL \inst1|work1~22_combout\ : std_logic;
SIGNAL \inst1|work0~3_combout\ : std_logic;
SIGNAL \inst1|work1~24_combout\ : std_logic;
SIGNAL \inst6|Mux21~2\ : std_logic;
SIGNAL \inst6|Mux21~3\ : std_logic;
SIGNAL \inst6|Mux21~0\ : std_logic;
SIGNAL \inst6|Mux21~1\ : std_logic;
SIGNAL \inst1|result[11]~87_combout\ : std_logic;
SIGNAL \inst1|result[11]~100_combout\ : std_logic;
SIGNAL \inst1|work1~32_combout\ : std_logic;
SIGNAL \inst6|Mux24~0\ : std_logic;
SIGNAL \inst6|Mux24~1\ : std_logic;
SIGNAL \inst6|Mux8~2\ : std_logic;
SIGNAL \inst6|Mux24~2\ : std_logic;
SIGNAL \inst6|Mux24~3\ : std_logic;
SIGNAL \inst1|Add3~37\ : std_logic;
SIGNAL \inst1|Add3~37COUT1_100\ : std_logic;
SIGNAL \inst1|Add3~17\ : std_logic;
SIGNAL \inst1|Add3~17COUT1_102\ : std_logic;
SIGNAL \inst1|Add3~22\ : std_logic;
SIGNAL \inst1|Add3~27\ : std_logic;
SIGNAL \inst1|Add3~27COUT1_104\ : std_logic;
SIGNAL \inst1|Add3~32\ : std_logic;
SIGNAL \inst1|Add3~32COUT1_106\ : std_logic;
SIGNAL \inst1|Add3~42\ : std_logic;
SIGNAL \inst1|Add3~42COUT1_108\ : std_logic;
SIGNAL \inst1|Add3~45_combout\ : std_logic;
SIGNAL \inst1|Add2~32\ : std_logic;
SIGNAL \inst1|Add2~32COUT1_104\ : std_logic;
SIGNAL \inst1|Add2~37\ : std_logic;
SIGNAL \inst1|Add2~37COUT1_106\ : std_logic;
SIGNAL \inst1|Add2~42\ : std_logic;
SIGNAL \inst1|Add2~42COUT1_108\ : std_logic;
SIGNAL \inst1|Add2~45_combout\ : std_logic;
SIGNAL \inst1|Equal8~0\ : std_logic;
SIGNAL \inst1|Equal9~0\ : std_logic;
SIGNAL \inst1|Selector9~0_combout\ : std_logic;
SIGNAL \inst6|Mux25~2\ : std_logic;
SIGNAL \inst6|Mux9~2\ : std_logic;
SIGNAL \inst6|Mux9~3\ : std_logic;
SIGNAL \inst6|Mux9~0\ : std_logic;
SIGNAL \inst18|data[6]~9_combout\ : std_logic;
SIGNAL \inst5|out[4]~22\ : std_logic;
SIGNAL \inst5|out[4]~22COUT1_76\ : std_logic;
SIGNAL \inst5|out[5]~25_combout\ : std_logic;
SIGNAL \pc1|pc_out[4]~9\ : std_logic;
SIGNAL \pc1|pc_out[4]~9COUT1_41\ : std_logic;
SIGNAL \inst5|out[5]~27\ : std_logic;
SIGNAL \inst5|out[6]~30_combout\ : std_logic;
SIGNAL \pc1|pc_out[5]~11\ : std_logic;
SIGNAL \inst18|address[6]~6_combout\ : std_logic;
SIGNAL \inst5|out[6]~32\ : std_logic;
SIGNAL \inst5|out[6]~32COUT1_78\ : std_logic;
SIGNAL \inst5|out[7]~35_combout\ : std_logic;
SIGNAL \pc1|pc_out[6]~13\ : std_logic;
SIGNAL \pc1|pc_out[6]~13COUT1_43\ : std_logic;
SIGNAL \inst18|address[7]~7_combout\ : std_logic;
SIGNAL \inst1|work2~2_combout\ : std_logic;
SIGNAL \inst1|Mux27~0_combout\ : std_logic;
SIGNAL \inst1|Mux27~1_combout\ : std_logic;
SIGNAL \inst10|result[8]~84\ : std_logic;
SIGNAL \inst6|Mux7~2\ : std_logic;
SIGNAL \inst6|Mux23~2\ : std_logic;
SIGNAL \inst6|Mux23~3\ : std_logic;
SIGNAL \inst6|Mux23~1\ : std_logic;
SIGNAL \inst1|work1~10_combout\ : std_logic;
SIGNAL \inst1|work1~9_combout\ : std_logic;
SIGNAL \inst1|work1~11_combout\ : std_logic;
SIGNAL \inst1|work1~7_combout\ : std_logic;
SIGNAL \inst1|work1~8_combout\ : std_logic;
SIGNAL \inst1|work2~1_combout\ : std_logic;
SIGNAL \inst1|work1~13_combout\ : std_logic;
SIGNAL \inst1|work1~14_combout\ : std_logic;
SIGNAL \inst1|work1~15_combout\ : std_logic;
SIGNAL \inst1|work1~16_combout\ : std_logic;
SIGNAL \inst1|result2~7_combout\ : std_logic;
SIGNAL \inst1|Mux27~2_combout\ : std_logic;
SIGNAL \inst1|Mux27~3_combout\ : std_logic;
SIGNAL \inst1|Add1~7\ : std_logic;
SIGNAL \inst1|Add1~7COUT1_100\ : std_logic;
SIGNAL \inst1|Add1~12\ : std_logic;
SIGNAL \inst1|Add1~12COUT1_102\ : std_logic;
SIGNAL \inst1|Add1~17\ : std_logic;
SIGNAL \inst6|Mux10~0\ : std_logic;
SIGNAL \inst10|result[5]~63_combout\ : std_logic;
SIGNAL \inst6|Mux26~0\ : std_logic;
SIGNAL \inst6|Mux10~1_combout\ : std_logic;
SIGNAL \inst6|Mux10~2\ : std_logic;
SIGNAL \inst6|Mux10~3\ : std_logic;
SIGNAL \inst1|Add1~22\ : std_logic;
SIGNAL \inst1|Add1~22COUT1_104\ : std_logic;
SIGNAL \inst1|Add1~27\ : std_logic;
SIGNAL \inst1|Add1~27COUT1_106\ : std_logic;
SIGNAL \inst1|Add1~32\ : std_logic;
SIGNAL \inst1|Add1~32COUT1_108\ : std_logic;
SIGNAL \inst1|Add1~37\ : std_logic;
SIGNAL \inst1|Add1~37COUT1_110\ : std_logic;
SIGNAL \inst1|Add1~42\ : std_logic;
SIGNAL \inst1|Add1~45_combout\ : std_logic;
SIGNAL \inst1|Add2~55_combout\ : std_logic;
SIGNAL \inst1|Mux7~2_combout\ : std_logic;
SIGNAL \inst1|Mux7~4_combout\ : std_logic;
SIGNAL \inst1|Add0~7\ : std_logic;
SIGNAL \inst1|Add0~7COUT1_100\ : std_logic;
SIGNAL \inst1|Add0~12\ : std_logic;
SIGNAL \inst1|Add0~12COUT1_102\ : std_logic;
SIGNAL \inst1|Add0~17\ : std_logic;
SIGNAL \inst1|Add0~22\ : std_logic;
SIGNAL \inst1|Add0~22COUT1_104\ : std_logic;
SIGNAL \inst1|Add0~27\ : std_logic;
SIGNAL \inst1|Add0~27COUT1_106\ : std_logic;
SIGNAL \inst1|Add0~32\ : std_logic;
SIGNAL \inst1|Add0~32COUT1_108\ : std_logic;
SIGNAL \inst1|Add0~37\ : std_logic;
SIGNAL \inst1|Add0~37COUT1_110\ : std_logic;
SIGNAL \inst1|Add0~42\ : std_logic;
SIGNAL \inst1|Add0~45_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Mux7~3_combout\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst1|Mux7~5_combout\ : std_logic;
SIGNAL \inst1|result[8]~84_combout\ : std_logic;
SIGNAL \inst1|Add3~47\ : std_logic;
SIGNAL \inst1|Add3~47COUT1_110\ : std_logic;
SIGNAL \inst1|Add3~52\ : std_logic;
SIGNAL \inst1|Add3~55_combout\ : std_logic;
SIGNAL \inst1|result[8]~82_combout\ : std_logic;
SIGNAL \inst1|result[8]~83_combout\ : std_logic;
SIGNAL \inst1|result[8]~85_combout\ : std_logic;
SIGNAL \inst1|result[8]~86_combout\ : std_logic;
SIGNAL \inst5|out[7]~37\ : std_logic;
SIGNAL \inst5|out[7]~37COUT1_80\ : std_logic;
SIGNAL \inst5|out[8]~40_combout\ : std_logic;
SIGNAL \pc1|pc_out[7]~15\ : std_logic;
SIGNAL \pc1|pc_out[7]~15COUT1_45\ : std_logic;
SIGNAL \inst18|address[8]~8_combout\ : std_logic;
SIGNAL \inst5|out[8]~42\ : std_logic;
SIGNAL \inst5|out[8]~42COUT1_82\ : std_logic;
SIGNAL \inst5|out[9]~45_combout\ : std_logic;
SIGNAL \pc1|pc_out[8]~17\ : std_logic;
SIGNAL \pc1|pc_out[8]~17COUT1_47\ : std_logic;
SIGNAL \inst18|address[9]~9_combout\ : std_logic;
SIGNAL \inst5|out[9]~47\ : std_logic;
SIGNAL \inst5|out[9]~47COUT1_84\ : std_logic;
SIGNAL \inst5|out[10]~50_combout\ : std_logic;
SIGNAL \pc1|pc_out[9]~19\ : std_logic;
SIGNAL \pc1|pc_out[9]~19COUT1_49\ : std_logic;
SIGNAL \inst18|address[10]~10_combout\ : std_logic;
SIGNAL \inst5|out[10]~52\ : std_logic;
SIGNAL \inst5|out[11]~55_combout\ : std_logic;
SIGNAL \pc1|pc_out[10]~21\ : std_logic;
SIGNAL \inst18|address[11]~11_combout\ : std_logic;
SIGNAL \inst18|data[14]~1_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\ : std_logic;
SIGNAL \inst6|Mux9~1_combout\ : std_logic;
SIGNAL \inst1|Add1~35_combout\ : std_logic;
SIGNAL \inst12|mul7out[14]~1\ : std_logic;
SIGNAL \inst1|result[2]~26\ : std_logic;
SIGNAL \inst1|result[2]~2_combout\ : std_logic;
SIGNAL \inst1|Add0~35_combout\ : std_logic;
SIGNAL \inst1|x~5_combout\ : std_logic;
SIGNAL \inst1|result[2]~29\ : std_logic;
SIGNAL \inst12|mul7out[6]~9\ : std_logic;
SIGNAL \inst1|result[2]~28\ : std_logic;
SIGNAL \inst1|result[6]~70_combout\ : std_logic;
SIGNAL \inst1|result[6]~71_combout\ : std_logic;
SIGNAL \inst1|result[6]~72_combout\ : std_logic;
SIGNAL \inst12|mul7out[4]~11\ : std_logic;
SIGNAL \inst1|result[2]~27\ : std_logic;
SIGNAL \inst1|result[6]~69_combout\ : std_logic;
SIGNAL \inst1|result[6]~73_combout\ : std_logic;
SIGNAL \inst1|result[6]~74_combout\ : std_logic;
SIGNAL \inst1|result[2]~35_combout\ : std_logic;
SIGNAL \inst1|result[6]~75_combout\ : std_logic;
SIGNAL \inst1|result[6]~76_combout\ : std_logic;
SIGNAL \inst1|work1~20_combout\ : std_logic;
SIGNAL \inst1|work1~39_combout\ : std_logic;
SIGNAL \inst1|work1~42_combout\ : std_logic;
SIGNAL \inst1|work2~29_combout\ : std_logic;
SIGNAL \inst1|work1~41_combout\ : std_logic;
SIGNAL \inst1|work1~40_combout\ : std_logic;
SIGNAL \inst1|work2~24_combout\ : std_logic;
SIGNAL \inst1|work1~17_combout\ : std_logic;
SIGNAL \inst1|work1~43_combout\ : std_logic;
SIGNAL \inst1|result[6]~124_combout\ : std_logic;
SIGNAL \inst1|work2~28_combout\ : std_logic;
SIGNAL \inst1|result[6]~133_combout\ : std_logic;
SIGNAL \inst12|mul7out[1]~14\ : std_logic;
SIGNAL \inst1|work1~38\ : std_logic;
SIGNAL \inst1|work2~27_combout\ : std_logic;
SIGNAL \inst1|result[6]~134_combout\ : std_logic;
SIGNAL \inst1|result[2]~19_combout\ : std_logic;
SIGNAL \inst1|work2~25_combout\ : std_logic;
SIGNAL \inst1|work2~26_combout\ : std_logic;
SIGNAL \inst1|result[6]~135_combout\ : std_logic;
SIGNAL \inst1|result[6]~136_combout\ : std_logic;
SIGNAL \inst10|result[6]~66_combout\ : std_logic;
SIGNAL \inst10|result[6]~89\ : std_logic;
SIGNAL \inst6|Mux25~0\ : std_logic;
SIGNAL \inst6|Mux25~1\ : std_logic;
SIGNAL \inst6|Mux25~3\ : std_logic;
SIGNAL \inst1|Add2~47\ : std_logic;
SIGNAL \inst1|Add2~47COUT1_110\ : std_logic;
SIGNAL \inst1|Add2~52\ : std_logic;
SIGNAL \inst1|Add2~57\ : std_logic;
SIGNAL \inst1|Add2~57COUT1_112\ : std_logic;
SIGNAL \inst1|Add2~62\ : std_logic;
SIGNAL \inst1|Add2~62COUT1_114\ : std_logic;
SIGNAL \inst1|Add2~67\ : std_logic;
SIGNAL \inst1|Add2~67COUT1_116\ : std_logic;
SIGNAL \inst1|Add2~72\ : std_logic;
SIGNAL \inst1|Add2~72COUT1_118\ : std_logic;
SIGNAL \inst1|Add2~75_combout\ : std_logic;
SIGNAL \inst10|result[12]~49_combout\ : std_logic;
SIGNAL \inst1|Add3~57\ : std_logic;
SIGNAL \inst1|Add3~57COUT1_112\ : std_logic;
SIGNAL \inst1|Add3~62\ : std_logic;
SIGNAL \inst1|Add3~62COUT1_114\ : std_logic;
SIGNAL \inst1|Add3~67\ : std_logic;
SIGNAL \inst1|Add3~67COUT1_116\ : std_logic;
SIGNAL \inst1|Add3~72\ : std_logic;
SIGNAL \inst1|Add3~72COUT1_118\ : std_logic;
SIGNAL \inst1|Add3~75_combout\ : std_logic;
SIGNAL \inst10|result[12]~52_combout\ : std_logic;
SIGNAL \inst10|result[12]~80_combout\ : std_logic;
SIGNAL \inst1|Add0~47\ : std_logic;
SIGNAL \inst1|Add0~47COUT1_112\ : std_logic;
SIGNAL \inst1|Add0~52\ : std_logic;
SIGNAL \inst1|Add0~52COUT1_114\ : std_logic;
SIGNAL \inst1|Add0~57\ : std_logic;
SIGNAL \inst1|Add0~57COUT1_116\ : std_logic;
SIGNAL \inst1|Add0~62\ : std_logic;
SIGNAL \inst1|Add0~62COUT1_118\ : std_logic;
SIGNAL \inst1|Add0~65_combout\ : std_logic;
SIGNAL \inst1|x~9_combout\ : std_logic;
SIGNAL \inst10|result[12]~50_combout\ : std_logic;
SIGNAL \inst10|result[12]~51_combout\ : std_logic;
SIGNAL \inst10|result[12]~53_combout\ : std_logic;
SIGNAL \inst10|result[12]~54_combout\ : std_logic;
SIGNAL \inst6|Mux19~2\ : std_logic;
SIGNAL \inst6|Mux3~2\ : std_logic;
SIGNAL \inst6|Mux19~3\ : std_logic;
SIGNAL \inst6|Mux19~0\ : std_logic;
SIGNAL \inst6|Mux19~1\ : std_logic;
SIGNAL \inst1|work1~0_combout\ : std_logic;
SIGNAL \inst1|work1~34_combout\ : std_logic;
SIGNAL \inst1|work1~44_combout\ : std_logic;
SIGNAL \inst1|work2~23_combout\ : std_logic;
SIGNAL \inst1|Add1~47\ : std_logic;
SIGNAL \inst1|Add1~47COUT1_112\ : std_logic;
SIGNAL \inst1|Add1~52\ : std_logic;
SIGNAL \inst1|Add1~52COUT1_114\ : std_logic;
SIGNAL \inst1|Add1~57\ : std_logic;
SIGNAL \inst1|Add1~57COUT1_116\ : std_logic;
SIGNAL \inst1|Add1~60_combout\ : std_logic;
SIGNAL \inst1|x~8_combout\ : std_logic;
SIGNAL \inst1|Add0~60_combout\ : std_logic;
SIGNAL \inst1|result[11]~116_combout\ : std_logic;
SIGNAL \inst1|result[11]~117_combout\ : std_logic;
SIGNAL \inst1|Add2~70_combout\ : std_logic;
SIGNAL \inst1|result[11]~118_combout\ : std_logic;
SIGNAL \inst1|result[11]~115_combout\ : std_logic;
SIGNAL \inst1|result[11]~119_combout\ : std_logic;
SIGNAL \inst1|result[11]~120_combout\ : std_logic;
SIGNAL \inst1|result[11]~121_combout\ : std_logic;
SIGNAL \inst1|Add3~70_combout\ : std_logic;
SIGNAL \inst1|Selector4~0_combout\ : std_logic;
SIGNAL \inst1|result[11]~122_combout\ : std_logic;
SIGNAL \inst1|work2~0_combout\ : std_logic;
SIGNAL \inst1|work1~2_combout\ : std_logic;
SIGNAL \inst1|work2~16_combout\ : std_logic;
SIGNAL \inst1|result[11]~89_combout\ : std_logic;
SIGNAL \inst1|work1~31_combout\ : std_logic;
SIGNAL \inst1|work1~29_combout\ : std_logic;
SIGNAL \inst1|work1~47_combout\ : std_logic;
SIGNAL \inst1|work1~28_combout\ : std_logic;
SIGNAL \inst1|work1~46_combout\ : std_logic;
SIGNAL \inst1|work2~18_combout\ : std_logic;
SIGNAL \inst1|work2~20_combout\ : std_logic;
SIGNAL \inst1|work2~21_combout\ : std_logic;
SIGNAL \inst1|result[11]~88_combout\ : std_logic;
SIGNAL \inst1|result[11]~113_combout\ : std_logic;
SIGNAL \inst1|result[11]~23_combout\ : std_logic;
SIGNAL \inst1|result[11]~114_combout\ : std_logic;
SIGNAL \inst1|result[11]~123_combout\ : std_logic;
SIGNAL \inst1|work1~25_combout\ : std_logic;
SIGNAL \inst1|work2~19_combout\ : std_logic;
SIGNAL \inst10|result[11]~81\ : std_logic;
SIGNAL \inst6|Mux20~0\ : std_logic;
SIGNAL \inst6|Mux20~1\ : std_logic;
SIGNAL \inst6|Mux20~2\ : std_logic;
SIGNAL \inst6|Mux20~3\ : std_logic;
SIGNAL \inst1|work1~1_combout\ : std_logic;
SIGNAL \inst1|work1~3_combout\ : std_logic;
SIGNAL \inst1|work1~37_combout\ : std_logic;
SIGNAL \inst1|work2~7_combout\ : std_logic;
SIGNAL \inst1|work2~8_combout\ : std_logic;
SIGNAL \inst1|work1~30_combout\ : std_logic;
SIGNAL \inst1|work2~3_combout\ : std_logic;
SIGNAL \inst1|work2~5_combout\ : std_logic;
SIGNAL \inst1|work2~6_combout\ : std_logic;
SIGNAL \inst1|result[9]~90_combout\ : std_logic;
SIGNAL \inst1|result[9]~91_combout\ : std_logic;
SIGNAL \inst1|Add3~60_combout\ : std_logic;
SIGNAL \inst1|Add2~60_combout\ : std_logic;
SIGNAL \inst1|Selector6~0_combout\ : std_logic;
SIGNAL \inst1|Add1~50_combout\ : std_logic;
SIGNAL \inst1|result[9]~92_combout\ : std_logic;
SIGNAL \inst1|Add0~50_combout\ : std_logic;
SIGNAL \inst1|x~6_combout\ : std_logic;
SIGNAL \inst1|result[9]~93_combout\ : std_logic;
SIGNAL \inst1|result[9]~94_combout\ : std_logic;
SIGNAL \inst1|result[9]~95_combout\ : std_logic;
SIGNAL \inst1|result[9]~96_combout\ : std_logic;
SIGNAL \inst1|result[9]~97_combout\ : std_logic;
SIGNAL \inst1|result[9]~98_combout\ : std_logic;
SIGNAL \inst1|result[9]~99_combout\ : std_logic;
SIGNAL \inst1|result[9]~101_combout\ : std_logic;
SIGNAL \inst1|work2~22_combout\ : std_logic;
SIGNAL \inst1|work1~35_combout\ : std_logic;
SIGNAL \inst1|work1~33_combout\ : std_logic;
SIGNAL \inst1|work2~4_combout\ : std_logic;
SIGNAL \inst6|Mux22~0\ : std_logic;
SIGNAL \inst6|Mux6~0\ : std_logic;
SIGNAL \inst6|Mux6~1_combout\ : std_logic;
SIGNAL \inst6|Mux6~2\ : std_logic;
SIGNAL \inst6|Mux6~3\ : std_logic;
SIGNAL \inst18|data[9]~6_combout\ : std_logic;
SIGNAL \inst10|result[9]~83\ : std_logic;
SIGNAL \inst6|Mux22~2\ : std_logic;
SIGNAL \inst6|Mux22~3\ : std_logic;
SIGNAL \inst6|Mux22~1\ : std_logic;
SIGNAL \inst1|work1~19_combout\ : std_logic;
SIGNAL \inst1|work1~21_combout\ : std_logic;
SIGNAL \inst1|Mux35~5_combout\ : std_logic;
SIGNAL \inst1|Mux35~6_combout\ : std_logic;
SIGNAL \inst1|Mux35~2_combout\ : std_logic;
SIGNAL \inst1|work0~2_combout\ : std_logic;
SIGNAL \inst1|Mux35~3_combout\ : std_logic;
SIGNAL \inst1|Mux35~4_combout\ : std_logic;
SIGNAL \inst1|Mux35~7_combout\ : std_logic;
SIGNAL \inst1|Mux35~0_combout\ : std_logic;
SIGNAL \inst1|Mux35~1_combout\ : std_logic;
SIGNAL \inst1|result[0]~0_combout\ : std_logic;
SIGNAL \inst10|result[0]~77\ : std_logic;
SIGNAL \inst6|Mux31~0\ : std_logic;
SIGNAL \inst6|Mux31~1\ : std_logic;
SIGNAL \inst6|Mux31~2\ : std_logic;
SIGNAL \inst6|Mux15~2\ : std_logic;
SIGNAL \inst6|Mux31~3\ : std_logic;
SIGNAL \inst1|Add2~17\ : std_logic;
SIGNAL \inst1|Add2~17COUT1_100\ : std_logic;
SIGNAL \inst1|Add2~22\ : std_logic;
SIGNAL \inst1|Add2~22COUT1_102\ : std_logic;
SIGNAL \inst1|Add2~27\ : std_logic;
SIGNAL \inst1|Add2~40_combout\ : std_logic;
SIGNAL \inst1|Add3~40_combout\ : std_logic;
SIGNAL \inst1|Selector10~0_combout\ : std_logic;
SIGNAL \inst1|Add1~30_combout\ : std_logic;
SIGNAL \inst1|result[5]~61_combout\ : std_logic;
SIGNAL \inst1|x~4_combout\ : std_logic;
SIGNAL \inst1|Add0~30_combout\ : std_logic;
SIGNAL \inst1|result[5]~62_combout\ : std_logic;
SIGNAL \inst1|result[5]~63_combout\ : std_logic;
SIGNAL \inst1|result[5]~64_combout\ : std_logic;
SIGNAL \inst1|result[5]~65_combout\ : std_logic;
SIGNAL \inst1|result[5]~66_combout\ : std_logic;
SIGNAL \inst1|result[5]~67_combout\ : std_logic;
SIGNAL \inst1|result[5]~68_combout\ : std_logic;
SIGNAL \inst18|address[5]~5_combout\ : std_logic;
SIGNAL \inst18|data[5]~10_combout\ : std_logic;
SIGNAL \inst10|result[4]~60_combout\ : std_logic;
SIGNAL \inst10|result[4]~62\ : std_logic;
SIGNAL \inst6|Mux27~2\ : std_logic;
SIGNAL \inst6|Mux11~2\ : std_logic;
SIGNAL \inst6|Mux27~3\ : std_logic;
SIGNAL \inst6|Mux27~0\ : std_logic;
SIGNAL \inst6|Mux27~1\ : std_logic;
SIGNAL \inst1|work1~26_combout\ : std_logic;
SIGNAL \inst1|work1~27_combout\ : std_logic;
SIGNAL \inst1|work2~31_combout\ : std_logic;
SIGNAL \inst1|work2~32_combout\ : std_logic;
SIGNAL \inst1|work2~33_combout\ : std_logic;
SIGNAL \inst1|work0~5_combout\ : std_logic;
SIGNAL \inst1|work1~4_combout\ : std_logic;
SIGNAL \inst1|work1~36_combout\ : std_logic;
SIGNAL \inst1|result[5]~129_combout\ : std_logic;
SIGNAL \inst1|result[5]~130_combout\ : std_logic;
SIGNAL \inst1|result[5]~131_combout\ : std_logic;
SIGNAL \inst1|work2~30_combout\ : std_logic;
SIGNAL \inst1|work2~34_combout\ : std_logic;
SIGNAL \inst1|result[5]~132_combout\ : std_logic;
SIGNAL \inst10|result[5]~64_combout\ : std_logic;
SIGNAL \inst10|result[5]~65\ : std_logic;
SIGNAL \inst6|Mux26~2\ : std_logic;
SIGNAL \inst6|Mux26~3\ : std_logic;
SIGNAL \inst6|Mux26~1\ : std_logic;
SIGNAL \inst1|work0~1_combout\ : std_logic;
SIGNAL \inst1|work1~18_combout\ : std_logic;
SIGNAL \inst1|result[4]~125_combout\ : std_logic;
SIGNAL \inst1|result[4]~126_combout\ : std_logic;
SIGNAL \inst1|result[4]~127_combout\ : std_logic;
SIGNAL \inst1|work2~35_combout\ : std_logic;
SIGNAL \inst1|work2~39_combout\ : std_logic;
SIGNAL \inst1|result[4]~128_combout\ : std_logic;
SIGNAL \inst10|result[4]~61_combout\ : std_logic;
SIGNAL \inst6|Mux11~0\ : std_logic;
SIGNAL \inst6|Mux11~1_combout\ : std_logic;
SIGNAL \inst6|Mux11~3\ : std_logic;
SIGNAL \inst1|Add1~25_combout\ : std_logic;
SIGNAL \inst1|result[4]~53_combout\ : std_logic;
SIGNAL \inst1|Add2~35_combout\ : std_logic;
SIGNAL \inst1|x~3_combout\ : std_logic;
SIGNAL \inst1|Add0~25_combout\ : std_logic;
SIGNAL \inst1|result[4]~54_combout\ : std_logic;
SIGNAL \inst1|result[4]~55_combout\ : std_logic;
SIGNAL \inst1|result[4]~56_combout\ : std_logic;
SIGNAL \inst1|result[4]~57_combout\ : std_logic;
SIGNAL \inst1|result[4]~58_combout\ : std_logic;
SIGNAL \inst1|result[4]~59_combout\ : std_logic;
SIGNAL \inst1|Add3~30_combout\ : std_logic;
SIGNAL \inst1|Selector11~0_combout\ : std_logic;
SIGNAL \inst1|result[4]~60_combout\ : std_logic;
SIGNAL \inst18|address[4]~4_combout\ : std_logic;
SIGNAL \inst10|result[1]~86\ : std_logic;
SIGNAL \inst6|Mux30~2\ : std_logic;
SIGNAL \inst6|Mux30~3\ : std_logic;
SIGNAL \inst6|Mux30~1\ : std_logic;
SIGNAL \inst1|work0~4_combout\ : std_logic;
SIGNAL \inst1|result2~2_combout\ : std_logic;
SIGNAL \inst1|result2~1_combout\ : std_logic;
SIGNAL \inst1|work0~6_combout\ : std_logic;
SIGNAL \inst1|result2~3_combout\ : std_logic;
SIGNAL \inst1|result2~4_combout\ : std_logic;
SIGNAL \inst1|Mux34~0_combout\ : std_logic;
SIGNAL \inst1|Mux34~1_combout\ : std_logic;
SIGNAL \inst1|Mux34~2_combout\ : std_logic;
SIGNAL \inst1|Mux34~3_combout\ : std_logic;
SIGNAL \inst1|Mux14~2_combout\ : std_logic;
SIGNAL \inst1|Mux14~3_combout\ : std_logic;
SIGNAL \inst1|Mux14~4_combout\ : std_logic;
SIGNAL \inst1|Mux14~5_combout\ : std_logic;
SIGNAL \inst1|Add1~10_combout\ : std_logic;
SIGNAL \inst1|Add0~10_combout\ : std_logic;
SIGNAL \inst1|Mux14~1_combout\ : std_logic;
SIGNAL \inst1|Mux14~6_combout\ : std_logic;
SIGNAL \inst1|Add2~20_combout\ : std_logic;
SIGNAL \inst1|result[1]~12_combout\ : std_logic;
SIGNAL \inst1|Add3~15_combout\ : std_logic;
SIGNAL \inst1|result[1]~10_combout\ : std_logic;
SIGNAL \inst1|result[1]~11_combout\ : std_logic;
SIGNAL \inst1|result[1]~13_combout\ : std_logic;
SIGNAL \inst1|result[1]~14_combout\ : std_logic;
SIGNAL \inst18|address[1]~1_combout\ : std_logic;
SIGNAL \inst1|Add1~62\ : std_logic;
SIGNAL \inst1|Add1~62COUT1_118\ : std_logic;
SIGNAL \inst1|Add1~67\ : std_logic;
SIGNAL \inst1|Add1~72\ : std_logic;
SIGNAL \inst1|Add1~72COUT1_120\ : std_logic;
SIGNAL \inst1|Add1~77\ : std_logic;
SIGNAL \inst1|Add1~77COUT1_122\ : std_logic;
SIGNAL \inst1|Add1~0_combout\ : std_logic;
SIGNAL \inst10|result[15]~71_combout\ : std_logic;
SIGNAL \inst1|work1~45_combout\ : std_logic;
SIGNAL \inst10|result[15]~73_combout\ : std_logic;
SIGNAL \inst10|result[15]~74_combout\ : std_logic;
SIGNAL \inst10|result[15]~72_combout\ : std_logic;
SIGNAL \inst10|result[15]~75_combout\ : std_logic;
SIGNAL \inst6|Mux16~0\ : std_logic;
SIGNAL \inst6|Mux0~1_combout\ : std_logic;
SIGNAL \inst1|Add0~67\ : std_logic;
SIGNAL \inst1|Add0~72\ : std_logic;
SIGNAL \inst1|Add0~72COUT1_120\ : std_logic;
SIGNAL \inst1|Add0~77\ : std_logic;
SIGNAL \inst1|Add0~77COUT1_122\ : std_logic;
SIGNAL \inst1|Add0~0_combout\ : std_logic;
SIGNAL \inst1|Mux19~1_combout\ : std_logic;
SIGNAL \inst1|Mux19~2_combout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~2_combout\ : std_logic;
SIGNAL \inst1|Mux0~1_combout\ : std_logic;
SIGNAL \inst1|Mux0~3_combout\ : std_logic;
SIGNAL \inst10|result[15]~68_combout\ : std_logic;
SIGNAL \inst1|Add3~77\ : std_logic;
SIGNAL \inst1|Add3~7\ : std_logic;
SIGNAL \inst1|Add3~7COUT1_120\ : std_logic;
SIGNAL \inst1|Add3~12\ : std_logic;
SIGNAL \inst1|Add3~12COUT1_122\ : std_logic;
SIGNAL \inst1|Add3~0_combout\ : std_logic;
SIGNAL \inst10|result[15]~69_combout\ : std_logic;
SIGNAL \inst10|result[12]~67_combout\ : std_logic;
SIGNAL \inst10|result[15]~70_combout\ : std_logic;
SIGNAL \inst10|result[15]~76\ : std_logic;
SIGNAL \inst6|Mux16~2\ : std_logic;
SIGNAL \inst6|Mux16~3\ : std_logic;
SIGNAL \inst6|Mux16~1\ : std_logic;
SIGNAL \inst1|Add2~77\ : std_logic;
SIGNAL \inst1|Add2~7\ : std_logic;
SIGNAL \inst1|Add2~7COUT1_120\ : std_logic;
SIGNAL \inst1|Add2~12\ : std_logic;
SIGNAL \inst1|Add2~12COUT1_122\ : std_logic;
SIGNAL \inst1|Add2~0_combout\ : std_logic;
SIGNAL \inst1|c1~12_combout\ : std_logic;
SIGNAL \inst1|s1~2_combout\ : std_logic;
SIGNAL \inst1|Mux19~0_combout\ : std_logic;
SIGNAL \inst1|s1~3_combout\ : std_logic;
SIGNAL \inst1|s1~4_combout\ : std_logic;
SIGNAL \inst1|s1~5_combout\ : std_logic;
SIGNAL \inst1|v1~1_combout\ : std_logic;
SIGNAL \inst1|Mux17~0_combout\ : std_logic;
SIGNAL \inst1|v1~2_combout\ : std_logic;
SIGNAL \inst1|s1~6_combout\ : std_logic;
SIGNAL \inst1|s1~combout\ : std_logic;
SIGNAL \inst1|code[3]~0_combout\ : std_logic;
SIGNAL \inst1|Mux18~1_combout\ : std_logic;
SIGNAL \inst1|Mux18~0_combout\ : std_logic;
SIGNAL \inst1|Mux18~2_combout\ : std_logic;
SIGNAL \inst1|v1~3_combout\ : std_logic;
SIGNAL \inst1|v1~4_combout\ : std_logic;
SIGNAL \inst1|v1~5_combout\ : std_logic;
SIGNAL \inst1|v1~6_combout\ : std_logic;
SIGNAL \inst1|v1~combout\ : std_logic;
SIGNAL \inst|szcv_enable~0_combout\ : std_logic;
SIGNAL \jcalc|always1~0\ : std_logic;
SIGNAL \inst1|WideOr3~9_combout\ : std_logic;
SIGNAL \inst1|WideOr3~0_combout\ : std_logic;
SIGNAL \inst1|WideOr3~1_combout\ : std_logic;
SIGNAL \inst1|WideOr3~2_combout\ : std_logic;
SIGNAL \inst1|WideOr3~3_combout\ : std_logic;
SIGNAL \inst1|WideOr3~4_combout\ : std_logic;
SIGNAL \inst1|WideOr3~6_combout\ : std_logic;
SIGNAL \inst1|WideOr3~5_combout\ : std_logic;
SIGNAL \inst1|WideOr3~7_combout\ : std_logic;
SIGNAL \inst1|WideOr3~8_combout\ : std_logic;
SIGNAL \inst1|WideOr3~combout\ : std_logic;
SIGNAL \inst1|WideOr2~8_combout\ : std_logic;
SIGNAL \inst1|WideOr2~7_combout\ : std_logic;
SIGNAL \inst1|WideOr2~2_combout\ : std_logic;
SIGNAL \inst1|WideOr2~0_combout\ : std_logic;
SIGNAL \inst1|WideOr2~1_combout\ : std_logic;
SIGNAL \inst1|WideOr2~3_combout\ : std_logic;
SIGNAL \inst1|WideOr2~4_combout\ : std_logic;
SIGNAL \inst1|x~12_combout\ : std_logic;
SIGNAL \inst1|WideOr2~5_combout\ : std_logic;
SIGNAL \inst1|WideOr2~6_combout\ : std_logic;
SIGNAL \inst1|WideOr2~combout\ : std_logic;
SIGNAL \inst1|Add1~55_combout\ : std_logic;
SIGNAL \inst1|WideOr1~2_combout\ : std_logic;
SIGNAL \inst1|Add1~5_combout\ : std_logic;
SIGNAL \inst1|Add1~15_combout\ : std_logic;
SIGNAL \inst1|Add1~20_combout\ : std_logic;
SIGNAL \inst1|WideOr1~0_combout\ : std_logic;
SIGNAL \inst1|Add1~70_combout\ : std_logic;
SIGNAL \inst1|Add1~75_combout\ : std_logic;
SIGNAL \inst1|Add1~65_combout\ : std_logic;
SIGNAL \inst1|WideOr1~3_combout\ : std_logic;
SIGNAL \inst1|Add1~40_combout\ : std_logic;
SIGNAL \inst1|WideOr1~1_combout\ : std_logic;
SIGNAL \inst1|WideOr1~4_combout\ : std_logic;
SIGNAL \inst1|Add0~55_combout\ : std_logic;
SIGNAL \inst1|WideOr0~2_combout\ : std_logic;
SIGNAL \inst1|Add0~75_combout\ : std_logic;
SIGNAL \inst1|Add0~70_combout\ : std_logic;
SIGNAL \inst1|WideOr0~3_combout\ : std_logic;
SIGNAL \inst1|Add0~40_combout\ : std_logic;
SIGNAL \inst1|WideOr0~1_combout\ : std_logic;
SIGNAL \inst1|Add0~5_combout\ : std_logic;
SIGNAL \inst1|Add0~20_combout\ : std_logic;
SIGNAL \inst1|Add0~15_combout\ : std_logic;
SIGNAL \inst1|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|WideOr0~4_combout\ : std_logic;
SIGNAL \inst1|Mux37~0_combout\ : std_logic;
SIGNAL \inst1|Mux37~1_combout\ : std_logic;
SIGNAL \inst1|x~7_combout\ : std_logic;
SIGNAL \inst1|z1~23_combout\ : std_logic;
SIGNAL \inst1|z1~22_combout\ : std_logic;
SIGNAL \inst1|z1~28_combout\ : std_logic;
SIGNAL \inst1|x~1_combout\ : std_logic;
SIGNAL \inst1|x~0_combout\ : std_logic;
SIGNAL \inst1|x~2_combout\ : std_logic;
SIGNAL \inst1|z1~21_combout\ : std_logic;
SIGNAL \inst1|z1~24_combout\ : std_logic;
SIGNAL \inst1|z1~29_combout\ : std_logic;
SIGNAL \inst1|z1~25_combout\ : std_logic;
SIGNAL \inst1|z1~26_combout\ : std_logic;
SIGNAL \inst1|Add2~10_combout\ : std_logic;
SIGNAL \inst1|Add2~5_combout\ : std_logic;
SIGNAL \inst1|z1~14_combout\ : std_logic;
SIGNAL \inst1|Add3~50_combout\ : std_logic;
SIGNAL \inst1|z1~11_combout\ : std_logic;
SIGNAL \inst1|Add3~65_combout\ : std_logic;
SIGNAL \inst1|z1~12_combout\ : std_logic;
SIGNAL \inst1|Add3~20_combout\ : std_logic;
SIGNAL \inst1|z1~9_combout\ : std_logic;
SIGNAL \inst1|Add3~35_combout\ : std_logic;
SIGNAL \inst1|z1~10_combout\ : std_logic;
SIGNAL \inst1|Add3~10_combout\ : std_logic;
SIGNAL \inst1|Add3~5_combout\ : std_logic;
SIGNAL \inst1|z1~8_combout\ : std_logic;
SIGNAL \inst1|z1~13_combout\ : std_logic;
SIGNAL \inst1|Add2~65_combout\ : std_logic;
SIGNAL \inst1|z1~18_combout\ : std_logic;
SIGNAL \inst1|Add2~50_combout\ : std_logic;
SIGNAL \inst1|z1~17_combout\ : std_logic;
SIGNAL \inst1|Add2~15_combout\ : std_logic;
SIGNAL \inst1|z1~15_combout\ : std_logic;
SIGNAL \inst1|Add2~25_combout\ : std_logic;
SIGNAL \inst1|Add2~30_combout\ : std_logic;
SIGNAL \inst1|z1~16_combout\ : std_logic;
SIGNAL \inst1|z1~19_combout\ : std_logic;
SIGNAL \inst1|z1~20_combout\ : std_logic;
SIGNAL \inst1|z1~27_combout\ : std_logic;
SIGNAL \inst1|z1~combout\ : std_logic;
SIGNAL \inst1|code[2]~1_combout\ : std_logic;
SIGNAL \jcalc|Mux0~0\ : std_logic;
SIGNAL \jcalc|jflag~2_combout\ : std_logic;
SIGNAL \pc1|pc_out[9]~24_combout\ : std_logic;
SIGNAL \inst18|address[0]~0_combout\ : std_logic;
SIGNAL \inst12|mul7out[0]~15\ : std_logic;
SIGNAL \inst1|work1~6_combout\ : std_logic;
SIGNAL \inst1|work2~13_combout\ : std_logic;
SIGNAL \inst1|work2~14_combout\ : std_logic;
SIGNAL \inst1|work2~11_combout\ : std_logic;
SIGNAL \inst1|work2~15_combout\ : std_logic;
SIGNAL \inst1|work2~12_combout\ : std_logic;
SIGNAL \inst1|result[10]~102_combout\ : std_logic;
SIGNAL \inst1|result[10]~103_combout\ : std_logic;
SIGNAL \inst1|result[10]~104_combout\ : std_logic;
SIGNAL \inst1|result[10]~105_combout\ : std_logic;
SIGNAL \inst1|result[10]~106_combout\ : std_logic;
SIGNAL \inst1|result[10]~107_combout\ : std_logic;
SIGNAL \inst1|result[10]~108_combout\ : std_logic;
SIGNAL \inst1|result[10]~109_combout\ : std_logic;
SIGNAL \inst1|result[10]~110_combout\ : std_logic;
SIGNAL \inst1|Selector5~0_combout\ : std_logic;
SIGNAL \inst1|result[10]~111_combout\ : std_logic;
SIGNAL \inst1|result[10]~112_combout\ : std_logic;
SIGNAL \inst10|result[10]~82\ : std_logic;
SIGNAL \inst6|Mux5~2\ : std_logic;
SIGNAL \inst6|Mux5~3\ : std_logic;
SIGNAL \inst6|Mux5~0\ : std_logic;
SIGNAL \inst6|Mux5~1_combout\ : std_logic;
SIGNAL \inst18|data[10]~5_combout\ : std_logic;
SIGNAL \inst12|mul7out[10]~5\ : std_logic;
SIGNAL \inst19|dest[2]~2_combout\ : std_logic;
SIGNAL \inst7|Decoder0~0_combout\ : std_logic;
SIGNAL \inst6|Mux28~0\ : std_logic;
SIGNAL \inst6|Mux28~1\ : std_logic;
SIGNAL \inst6|Mux28~2\ : std_logic;
SIGNAL \inst6|Mux28~3\ : std_logic;
SIGNAL \inst1|Add3~25_combout\ : std_logic;
SIGNAL \inst1|Selector12~0_combout\ : std_logic;
SIGNAL \inst1|result[3]~44_combout\ : std_logic;
SIGNAL \inst1|result[3]~45_combout\ : std_logic;
SIGNAL \inst1|result[3]~46_combout\ : std_logic;
SIGNAL \inst1|result[3]~47_combout\ : std_logic;
SIGNAL \inst1|result[3]~48_combout\ : std_logic;
SIGNAL \inst1|result[3]~49_combout\ : std_logic;
SIGNAL \inst1|result[3]~50_combout\ : std_logic;
SIGNAL \inst1|result[3]~51_combout\ : std_logic;
SIGNAL \inst1|work2~17_combout\ : std_logic;
SIGNAL \inst1|result[2]~15\ : std_logic;
SIGNAL \inst1|result[2]~16\ : std_logic;
SIGNAL \inst1|result[3]~39_combout\ : std_logic;
SIGNAL \inst1|work1~5_combout\ : std_logic;
SIGNAL \inst1|result[3]~40_combout\ : std_logic;
SIGNAL \inst1|result[3]~41_combout\ : std_logic;
SIGNAL \inst1|result[3]~42_combout\ : std_logic;
SIGNAL \inst1|result[3]~43_combout\ : std_logic;
SIGNAL \inst1|result[3]~52_combout\ : std_logic;
SIGNAL \inst10|result[3]~88\ : std_logic;
SIGNAL \inst6|Mux12~2\ : std_logic;
SIGNAL \inst6|Mux12~3\ : std_logic;
SIGNAL \inst6|Mux12~0\ : std_logic;
SIGNAL \inst6|Mux12~1_combout\ : std_logic;
SIGNAL \inst18|data[3]~12_combout\ : std_logic;
SIGNAL \inst12|mul7out[3]~12\ : std_logic;
SIGNAL \inst1|Mux28~0_combout\ : std_logic;
SIGNAL \inst1|result2~6_combout\ : std_logic;
SIGNAL \inst1|result2~5_combout\ : std_logic;
SIGNAL \inst1|Mux28~1_combout\ : std_logic;
SIGNAL \inst1|result2~0_combout\ : std_logic;
SIGNAL \inst1|Mux28~2_combout\ : std_logic;
SIGNAL \inst1|result[7]~77_combout\ : std_logic;
SIGNAL \inst1|result[7]~78_combout\ : std_logic;
SIGNAL \inst1|Mux8~2_combout\ : std_logic;
SIGNAL \inst1|Mux8~4_combout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~3_combout\ : std_logic;
SIGNAL \inst1|Mux8~1_combout\ : std_logic;
SIGNAL \inst1|Mux8~5_combout\ : std_logic;
SIGNAL \inst1|result[7]~79_combout\ : std_logic;
SIGNAL \inst1|result[7]~80_combout\ : std_logic;
SIGNAL \inst1|result[7]~81_combout\ : std_logic;
SIGNAL \inst10|result[7]~85\ : std_logic;
SIGNAL \inst6|Mux8~0\ : std_logic;
SIGNAL \inst6|Mux8~1_combout\ : std_logic;
SIGNAL \inst6|Mux8~3\ : std_logic;
SIGNAL \inst18|data[7]~8_combout\ : std_logic;
SIGNAL \inst12|mul7out[7]~8\ : std_logic;
SIGNAL \inst1|v1~0\ : std_logic;
SIGNAL \inst10|result[12]~31_combout\ : std_logic;
SIGNAL \inst10|result[12]~32_combout\ : std_logic;
SIGNAL \inst10|result[14]~33_combout\ : std_logic;
SIGNAL \inst10|result[14]~34_combout\ : std_logic;
SIGNAL \inst10|result[14]~35_combout\ : std_logic;
SIGNAL \inst10|result[14]~36_combout\ : std_logic;
SIGNAL \inst10|result[14]~37_combout\ : std_logic;
SIGNAL \inst6|Mux1~0\ : std_logic;
SIGNAL \inst6|Mux1~1_combout\ : std_logic;
SIGNAL \inst6|Mux1~2\ : std_logic;
SIGNAL \inst6|Mux17~2\ : std_logic;
SIGNAL \inst6|Mux1~3\ : std_logic;
SIGNAL \inst1|x~11_combout\ : std_logic;
SIGNAL \inst10|result[14]~25_combout\ : std_logic;
SIGNAL \inst10|result[14]~26_combout\ : std_logic;
SIGNAL \inst10|result[14]~27_combout\ : std_logic;
SIGNAL \inst10|result[14]~78_combout\ : std_logic;
SIGNAL \inst10|result[14]~28_combout\ : std_logic;
SIGNAL \inst10|result[14]~24_combout\ : std_logic;
SIGNAL \inst10|result[14]~29_combout\ : std_logic;
SIGNAL \inst6|Mux17~0\ : std_logic;
SIGNAL \inst6|Mux17~1\ : std_logic;
SIGNAL \inst6|Mux17~3\ : std_logic;
SIGNAL \inst1|work2~9_combout\ : std_logic;
SIGNAL \inst1|work2~10_combout\ : std_logic;
SIGNAL \inst1|result[2]~17_combout\ : std_logic;
SIGNAL \inst1|result[2]~18_combout\ : std_logic;
SIGNAL \inst1|result[2]~21_combout\ : std_logic;
SIGNAL \inst1|result[2]~22_combout\ : std_logic;
SIGNAL \inst1|result[2]~24_combout\ : std_logic;
SIGNAL \inst1|result[2]~25_combout\ : std_logic;
SIGNAL \inst1|result[2]~30_combout\ : std_logic;
SIGNAL \inst1|result[2]~31_combout\ : std_logic;
SIGNAL \inst1|result[2]~32_combout\ : std_logic;
SIGNAL \inst1|result[2]~33_combout\ : std_logic;
SIGNAL \inst1|result[2]~34_combout\ : std_logic;
SIGNAL \inst1|result[2]~36_combout\ : std_logic;
SIGNAL \inst1|Selector13~0_combout\ : std_logic;
SIGNAL \inst1|result[2]~37_combout\ : std_logic;
SIGNAL \inst1|result[2]~38_combout\ : std_logic;
SIGNAL \inst10|result[2]~87\ : std_logic;
SIGNAL \inst6|Mux13~2\ : std_logic;
SIGNAL \inst6|Mux13~3\ : std_logic;
SIGNAL \inst6|Mux13~0\ : std_logic;
SIGNAL \inst6|Mux13~1_combout\ : std_logic;
SIGNAL \inst18|data[2]~13_combout\ : std_logic;
SIGNAL \inst12|mul7out[2]~13\ : std_logic;
SIGNAL \inst1|Equal10~0_combout\ : std_logic;
SIGNAL \inst12|mul7out[9]~6\ : std_logic;
SIGNAL \inst10|always1~0\ : std_logic;
SIGNAL \inst10|always1~1\ : std_logic;
SIGNAL \inst10|rf_enable~0_combout\ : std_logic;
SIGNAL \inst10|rf_enable~4_combout\ : std_logic;
SIGNAL \inst7|Decoder0~6_combout\ : std_logic;
SIGNAL \inst6|Mux2~2\ : std_logic;
SIGNAL \inst6|Mux18~2\ : std_logic;
SIGNAL \inst6|Mux2~3\ : std_logic;
SIGNAL \inst10|result[13]~38_combout\ : std_logic;
SIGNAL \inst1|x~10_combout\ : std_logic;
SIGNAL \inst10|result[13]~39_combout\ : std_logic;
SIGNAL \inst10|result[13]~40_combout\ : std_logic;
SIGNAL \inst10|result[13]~41_combout\ : std_logic;
SIGNAL \inst10|result[13]~79_combout\ : std_logic;
SIGNAL \inst10|result[13]~42_combout\ : std_logic;
SIGNAL \inst10|result[13]~43_combout\ : std_logic;
SIGNAL \inst6|Mux2~0\ : std_logic;
SIGNAL \inst6|Mux2~1_combout\ : std_logic;
SIGNAL \inst18|data[13]~2_combout\ : std_logic;
SIGNAL \inst10|result[13]~44_combout\ : std_logic;
SIGNAL \inst10|result[13]~45_combout\ : std_logic;
SIGNAL \inst10|result[13]~46_combout\ : std_logic;
SIGNAL \inst10|result[13]~47_combout\ : std_logic;
SIGNAL \inst10|result[13]~48_combout\ : std_logic;
SIGNAL \inst6|Mux18~0\ : std_logic;
SIGNAL \inst6|Mux18~1\ : std_logic;
SIGNAL \inst6|Mux18~3\ : std_logic;
SIGNAL \inst1|work1~12\ : std_logic;
SIGNAL \inst1|work2~36_combout\ : std_logic;
SIGNAL \inst10|result[12]~55_combout\ : std_logic;
SIGNAL \inst10|result[12]~56_combout\ : std_logic;
SIGNAL \inst10|result[12]~57_combout\ : std_logic;
SIGNAL \inst10|result[12]~58_combout\ : std_logic;
SIGNAL \inst10|result[12]~59_combout\ : std_logic;
SIGNAL \inst6|Mux3~0\ : std_logic;
SIGNAL \inst6|Mux3~1_combout\ : std_logic;
SIGNAL \inst6|Mux3~3\ : std_logic;
SIGNAL \inst18|data[12]~3_combout\ : std_logic;
SIGNAL \inst12|mul7out[12]~3\ : std_logic;
SIGNAL \inst6|Mux23~0\ : std_logic;
SIGNAL \inst6|Mux7~0\ : std_logic;
SIGNAL \inst6|Mux7~1_combout\ : std_logic;
SIGNAL \inst6|Mux7~3\ : std_logic;
SIGNAL \inst18|data[8]~7_combout\ : std_logic;
SIGNAL \inst12|mul7out[8]~7\ : std_logic;
SIGNAL \inst6|Mux4~2\ : std_logic;
SIGNAL \inst6|Mux4~3\ : std_logic;
SIGNAL \inst6|Mux4~0\ : std_logic;
SIGNAL \inst6|Mux4~1_combout\ : std_logic;
SIGNAL \inst18|data[11]~4_combout\ : std_logic;
SIGNAL \inst12|mul7out[11]~4\ : std_logic;
SIGNAL \inst1|result[0]~8_combout\ : std_logic;
SIGNAL \inst1|result[0]~4_combout\ : std_logic;
SIGNAL \inst1|result[0]~3_combout\ : std_logic;
SIGNAL \inst1|result[0]~1_combout\ : std_logic;
SIGNAL \inst1|result[0]~5_combout\ : std_logic;
SIGNAL \inst1|Equal4~3_combout\ : std_logic;
SIGNAL \inst1|result[0]~6_combout\ : std_logic;
SIGNAL \inst1|result[0]~7_combout\ : std_logic;
SIGNAL \inst1|result[0]~9_combout\ : std_logic;
SIGNAL \inst6|Mux15~0\ : std_logic;
SIGNAL \inst6|Mux15~1_combout\ : std_logic;
SIGNAL \inst6|Mux15~3\ : std_logic;
SIGNAL \inst18|data[0]~15_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9COUT1_42\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13COUT1_44\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15COUT1_46\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17COUT1_48\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19COUT1_50\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~21\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \inst12|mul7out[5]~10\ : std_logic;
SIGNAL \hlt_dff|enable~regout\ : std_logic;
SIGNAL \phase_counter1|tmp_past_phase[2]~1_combout\ : std_logic;
SIGNAL \phase_counter1|out_phase~2_combout\ : std_logic;
SIGNAL \inst12|mul7out[15]~0\ : std_logic;
SIGNAL \hlt_dff|always0~2\ : std_logic;
SIGNAL \jcalc|jflag~3_combout\ : std_logic;
SIGNAL \inst1|Add1~2\ : std_logic;
SIGNAL \inst1|Add1~2COUT1_124\ : std_logic;
SIGNAL \inst1|Add1~80_combout\ : std_logic;
SIGNAL \inst1|Add3~2\ : std_logic;
SIGNAL \inst1|Add3~2COUT1_124\ : std_logic;
SIGNAL \inst1|Add3~80_combout\ : std_logic;
SIGNAL \inst1|Add2~2\ : std_logic;
SIGNAL \inst1|Add2~2COUT1_124\ : std_logic;
SIGNAL \inst1|Add2~80_combout\ : std_logic;
SIGNAL \inst1|c1~10_combout\ : std_logic;
SIGNAL \inst1|Add0~2\ : std_logic;
SIGNAL \inst1|Add0~2COUT1_124\ : std_logic;
SIGNAL \inst1|Add0~80_combout\ : std_logic;
SIGNAL \inst1|c1~8_combout\ : std_logic;
SIGNAL \inst1|c1~9_combout\ : std_logic;
SIGNAL \inst1|c1~11_combout\ : std_logic;
SIGNAL \inst1|c1~combout\ : std_logic;
SIGNAL \inst1|code[1]~2_combout\ : std_logic;
SIGNAL \inst1|code[1]~3_combout\ : std_logic;
SIGNAL \inst1|code[0]~4\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ir1|ir_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \phase_counter1|tmp_past_phase\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \phase_counter1|out_phase\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mul7reg1|mul7reg_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pc1|pc_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|szcv_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst20|b_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst20|a_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|out_rf\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \inst10|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_reset~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
pin_name1 <= ww_pin_name1;
ww_clk <= clk;
ww_reset <= reset;
pin_name2 <= ww_pin_name2;
pin_name3 <= ww_pin_name3;
pin_name4 <= ww_pin_name4;
pin_name5 <= ww_pin_name5;
pin_name6 <= ww_pin_name6;
pin_name7 <= ww_pin_name7;
pin_name8 <= ww_pin_name8;
pin_name9 <= ww_pin_name9;
pin_name10 <= ww_pin_name10;
pin_name11 <= ww_pin_name11;
pin_name12 <= ww_pin_name12;
pin_name13 <= ww_pin_name13;
pin_name14 <= ww_pin_name14;
pin_name15 <= ww_pin_name15;
pin_name16 <= ww_pin_name16;
pin_name17 <= ww_pin_name17;
pin_name19 <= ww_pin_name19;
pin_name20 <= ww_pin_name20;
pin_name21 <= ww_pin_name21;
pin_name22 <= ww_pin_name22;
pin_name23 <= ww_pin_name23;
pin_name24 <= ww_pin_name24;
pin_name25 <= ww_pin_name25;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= \inst18|data[15]~0_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= \inst18|data[14]~1_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= \inst18|data[13]~2_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= \inst18|data[12]~3_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= \inst18|data[11]~4_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= \inst18|data[10]~5_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= \inst18|data[9]~6_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= \inst18|data[8]~7_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= \inst18|data[7]~8_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= \inst18|data[6]~9_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= \inst18|data[5]~10_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= \inst18|data[4]~11_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= \inst18|data[3]~12_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= \inst18|data[2]~13_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= \inst18|data[1]~14_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= \inst18|data[0]~15_combout\;

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\inst18|address[11]~11_combout\ & \inst18|address[10]~10_combout\ & \inst18|address[9]~9_combout\ & \inst18|address[8]~8_combout\ & \inst18|address[7]~7_combout\ & 
\inst18|address[6]~6_combout\ & \inst18|address[5]~5_combout\ & \inst18|address[4]~4_combout\ & \inst18|address[3]~3_combout\ & \inst18|address[2]~2_combout\ & \inst18|address[1]~1_combout\ & \inst18|address[0]~0_combout\);

\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\ALT_INV_reset~combout\ <= NOT \reset~combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: LC_X16_Y10_N7
\inst18|wren~1\ : cyclone_lcell
-- Equation(s):
-- \inst18|wren~1_combout\ = (((\ir1|ir_out\(14) & \inst18|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(14),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|wren~1_combout\);

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_155,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: JTAG_X1_Y10_N1
altera_internal_jtag : cyclone_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LC_X14_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LC_X14_Y13_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LC_X15_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LC_X15_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LC_X15_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LC_X14_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LC_X15_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LC_X14_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \altera_internal_jtag~TMSUTAP\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LC_X14_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LC_X14_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "6a6a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LC_X14_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3733",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LC_X15_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LC_X15_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LC_X15_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefe",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LC_X15_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LC_X15_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LC_X15_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffef",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	aclr => GND,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LC_X14_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	aclr => GND,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LC_X14_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LC_X12_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LC_X12_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LC_X12_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LC_X12_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LC_X13_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LC_X13_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LC_X13_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LC_X13_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LC_X13_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LC_X13_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LC_X13_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LC_X13_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LC_X14_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\);

-- Location: LC_X14_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => VCC,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5COUT1_18\);

-- Location: LC_X14_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a505",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => VCC,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3COUT1_20\);

-- Location: LC_X14_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5aaf",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => VCC,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~3COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_22\);

-- Location: LC_X14_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0033",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\);

-- Location: LC_X14_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LC_X14_Y16_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c303",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => VCC,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9COUT1_24\);

-- Location: LC_X14_Y16_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => VCC,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~9COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LC_X14_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LC_X14_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout\);

-- Location: LC_X14_Y16_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1825",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LC_X14_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a82",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LC_X14_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LC_X14_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\);

-- Location: LC_X14_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1234",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LC_X14_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e26",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LC_X14_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LC_X14_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LC_X13_Y13_N2
\~QIC_CREATED_GND~I\ : cyclone_lcell
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LC_X19_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LC_X15_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8880",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LC_X19_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout\);

-- Location: LC_X19_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LC_X19_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\);

-- Location: LC_X19_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: LC_X19_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcb0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LC_X19_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LC_X19_Y13_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LC_X15_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: LC_X19_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LC_X19_Y14_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LC_X16_Y14_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	aclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\,
	sload => VCC,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LC_X19_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "50cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LC_X20_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LC_X20_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LC_X20_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\);

-- Location: LC_X20_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LC_X19_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: LC_X19_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LC_X14_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LC_X14_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LC_X15_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LC_X15_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LC_X15_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LC_X16_Y15_N1
\ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: LC_X16_Y14_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	aclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LC_X16_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: LC_X16_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LC_X19_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LC_X19_Y14_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\);

-- Location: LC_X16_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LC_X19_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LC_X16_Y15_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LC_X16_Y15_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LC_X19_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LC_X16_Y15_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\);

-- Location: LC_X15_Y16_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout\,
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31\);

-- Location: LC_X15_Y16_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LC_X15_Y16_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33\);

-- Location: LC_X16_Y16_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "08b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LC_X16_Y16_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LC_X15_Y16_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35\);

-- Location: LC_X15_Y16_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LC_X15_Y16_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout\,
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37\);

-- Location: LC_X15_Y16_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LC_X15_Y16_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~20\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout\);

-- Location: LC_X15_Y16_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LC_X15_Y16_N1
\ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LC_X16_Y15_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout\);

-- Location: LC_X16_Y16_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cecc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\);

-- Location: LC_X16_Y17_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	cout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\);

-- Location: LC_X16_Y14_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	aclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\,
	sload => VCC,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LC_X16_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LC_X16_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LC_X15_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LC_X15_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	aclr => GND,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LC_X15_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LC_X15_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	aclr => GND,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LC_X14_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LC_X14_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a28",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LC_X14_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LC_X14_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LC_X14_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LC_X14_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LC_X15_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	aclr => GND,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LC_X15_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LC_X14_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LC_X15_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LC_X15_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	aclr => GND,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LC_X14_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LC_X15_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	aclr => GND,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LC_X15_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LC_X14_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	aclr => GND,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LC_X20_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LC_X20_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LC_X20_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LC_X20_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LC_X20_Y13_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LC_X20_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a3a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LC_X19_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LC_X21_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\);

-- Location: LC_X21_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	aclr => GND,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24\);

-- Location: LC_X21_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	aclr => GND,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26\);

-- Location: LC_X21_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	aclr => GND,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28\);

-- Location: LC_X21_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout\);

-- Location: LC_X21_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	aclr => GND,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	cout0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9\,
	cout1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30\);

-- Location: LC_X21_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a5a5",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	aclr => GND,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout\,
	cin0 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9\,
	cin1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LC_X21_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\);

-- Location: LC_X21_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout\);

-- Location: LC_X21_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0504",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LC_X21_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\);

-- Location: LC_X21_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "5450",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LC_X21_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LC_X21_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LC_X21_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LC_X21_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LC_X21_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "2a2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LC_X21_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "c001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LC_X21_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LC_X21_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	aclr => GND,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LC_X14_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LC_X20_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LC_X20_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LC_X21_Y13_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LC_X21_Y13_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff20",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\);

-- Location: LC_X22_Y12_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	aclr => GND,
	sclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9COUT1_20\);

-- Location: LC_X21_Y12_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\);

-- Location: LC_X22_Y12_N1
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	aclr => GND,
	sclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1COUT1_22\);

-- Location: LC_X22_Y12_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	aclr => GND,
	sclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5COUT1_24\);

-- Location: LC_X22_Y12_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	aclr => GND,
	sclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~5COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7COUT1_26\);

-- Location: LC_X22_Y12_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c3c3",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	aclr => GND,
	sclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13_combout\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~7COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LC_X22_Y12_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\);

-- Location: LC_X22_Y12_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\);

-- Location: LC_X21_Y12_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LC_X21_Y12_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LC_X21_Y12_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LC_X21_Y12_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\);

-- Location: LC_X21_Y13_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\);

-- Location: LC_X21_Y13_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "7700",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LC_X21_Y13_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LC_X21_Y12_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0802",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LC_X21_Y12_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LC_X21_Y12_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "faea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LC_X21_Y13_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LC_X22_Y12_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "98a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LC_X22_Y12_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f006",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LC_X22_Y12_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LC_X21_Y13_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "4540",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LC_X16_Y15_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\);

-- Location: LC_X16_Y16_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "eccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LC_X12_Y4_N1
\phase_counter1|tmp_past_phase[0]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|tmp_past_phase\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \phase_counter1|tmp_past_phase[2]~1_combout\, \phase_counter1|out_phase\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \phase_counter1|out_phase\(0),
	aclr => GND,
	sload => VCC,
	ena => \phase_counter1|tmp_past_phase[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|tmp_past_phase\(0));

-- Location: LC_X12_Y4_N3
\phase_counter1|out_phase~4\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase~4_combout\ = (\phase_counter1|out_phase\(0) & ((\phase_counter1|out_phase\(2)) # ((\phase_counter1|out_phase\(1))))) # (!\phase_counter1|out_phase\(0) & (((!\phase_counter1|out_phase\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "adad",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(0),
	datab => \phase_counter1|out_phase\(2),
	datac => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \phase_counter1|out_phase~4_combout\);

-- Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: LC_X12_Y4_N2
\phase_counter1|out_phase[0]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase\(0) = DFFEAS((\hlt_dff|enable~regout\ & (\phase_counter1|tmp_past_phase\(0))) # (!\hlt_dff|enable~regout\ & (((\phase_counter1|out_phase~4_combout\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|tmp_past_phase\(0),
	datab => \hlt_dff|enable~regout\,
	datad => \phase_counter1|out_phase~4_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|out_phase\(0));

-- Location: LC_X12_Y4_N6
\phase_counter1|out_phase~0\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase~0_combout\ = (\phase_counter1|out_phase\(0) & (\phase_counter1|out_phase\(2))) # (!\phase_counter1|out_phase\(0) & (((\phase_counter1|out_phase\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(0),
	datab => \phase_counter1|out_phase\(2),
	datac => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \phase_counter1|out_phase~0_combout\);

-- Location: LC_X12_Y4_N5
\phase_counter1|tmp_past_phase[2]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|tmp_past_phase\(2) = DFFEAS((\phase_counter1|out_phase\(2)) # ((!\phase_counter1|out_phase\(0) & (!\phase_counter1|out_phase\(1)))), GLOBAL(\clk~combout\), VCC, , \phase_counter1|tmp_past_phase[2]~1_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cdcd",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(0),
	datab => \phase_counter1|out_phase\(2),
	datac => \phase_counter1|out_phase\(1),
	aclr => GND,
	ena => \phase_counter1|tmp_past_phase[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|tmp_past_phase\(2));

-- Location: LC_X12_Y4_N7
\phase_counter1|out_phase[2]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase\(2) = DFFEAS(((\hlt_dff|enable~regout\ & ((\phase_counter1|tmp_past_phase\(2)))) # (!\hlt_dff|enable~regout\ & (\phase_counter1|out_phase~0_combout\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase~0_combout\,
	datab => \phase_counter1|tmp_past_phase\(2),
	datad => \hlt_dff|enable~regout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|out_phase\(2));

-- Location: LC_X16_Y10_N5
\inst18|wren~0\ : cyclone_lcell
-- Equation(s):
-- \inst18|wren~0_combout\ = (!\phase_counter1|out_phase\(2) & (!\ir1|ir_out\(15) & (!\phase_counter1|out_phase\(1) & \phase_counter1|out_phase\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(2),
	datab => \ir1|ir_out\(15),
	datac => \phase_counter1|out_phase\(1),
	datad => \phase_counter1|out_phase\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|wren~0_combout\);

-- Location: LC_X19_Y11_N6
\inst1|Equal4~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal4~0_combout\ = (((\ir1|ir_out\(15) & !\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal4~0_combout\);

-- Location: LC_X21_Y4_N7
\inst10|rf_enable~1\ : cyclone_lcell
-- Equation(s):
-- \inst10|rf_enable~1_combout\ = (!\ir1|ir_out\(13) & (\inst1|Equal4~0_combout\ & (\ir1|ir_out\(11) $ (\ir1|ir_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0600",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \ir1|ir_out\(13),
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|rf_enable~1_combout\);

-- Location: LC_X20_Y5_N1
\inst18|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \inst18|Equal0~0_combout\ = (\ir1|ir_out\(15) & (((\ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|Equal0~0_combout\);

-- Location: LC_X19_Y4_N7
\mul7reg1|mul7reg_out[13]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[13]~2\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[13])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[13]~2\,
	regout => \mul7reg1|mul7reg_out\(13));

-- Location: LC_X19_Y4_N0
\ir1|ir_out[13]\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal4~1\ = ((!\ir1|ir_out\(11) & (!U1_ir_out[13] & !\ir1|ir_out\(12))))
-- \ir1|ir_out\(13) = DFFEAS(\inst1|Equal4~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[13]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ir1|ir_out\(11),
	datac => \inst12|mul7out[13]~2\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal4~1\,
	regout => \ir1|ir_out\(13));

-- Location: LC_X21_Y4_N9
\inst1|Equal4~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal4~2_combout\ = (\inst1|Equal4~1\ & (\ir1|ir_out\(15) & ((!\ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~1\,
	datab => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal4~2_combout\);

-- Location: LC_X16_Y5_N3
\inst10|rf_enable~2\ : cyclone_lcell
-- Equation(s):
-- \inst10|rf_enable~2_combout\ = (\ir1|ir_out\(5) & (((!\ir1|ir_out\(7))))) # (!\ir1|ir_out\(5) & (((!\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(7),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|rf_enable~2_combout\);

-- Location: LC_X21_Y4_N8
\inst10|rf_enable~3\ : cyclone_lcell
-- Equation(s):
-- \inst10|rf_enable~3_combout\ = (\inst1|Equal4~2_combout\) # ((\inst18|Equal0~0_combout\ & ((\inst10|rf_enable~2_combout\) # (!\ir1|ir_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|Equal0~0_combout\,
	datab => \ir1|ir_out\(6),
	datac => \inst1|Equal4~2_combout\,
	datad => \inst10|rf_enable~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|rf_enable~3_combout\);

-- Location: LC_X20_Y11_N4
\inst19|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \inst19|Equal0~0_combout\ = (((\ir1|ir_out\(15)) # (\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst19|Equal0~0_combout\);

-- Location: LC_X19_Y11_N8
\inst1|always2~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|always2~0_combout\ = (!\ir1|ir_out\(6) & (\ir1|ir_out\(7) & (\ir1|ir_out\(15) & \ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \ir1|ir_out\(7),
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|always2~0_combout\);

-- Location: LC_X16_Y13_N4
\inst5|out[0]~0\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[0]~0_combout\ = (!\pc1|pc_out\(0))
-- \inst5|out[0]~2\ = CARRY((\pc1|pc_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[0]~0_combout\,
	cout => \inst5|out[0]~2\);

-- Location: LC_X16_Y10_N3
\inst9|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \inst9|Equal0~0_combout\ = (!\phase_counter1|out_phase\(2) & (((\phase_counter1|out_phase\(1) & !\phase_counter1|out_phase\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(2),
	datac => \phase_counter1|out_phase\(1),
	datad => \phase_counter1|out_phase\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst9|Equal0~0_combout\);

-- Location: LC_X21_Y7_N2
\inst7|out_rf[15]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux0~2\ = (\ir1|ir_out\(12) & (((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & ((\ir1|ir_out\(11) & (\inst7|out_rf\(31))) # (!\ir1|ir_out\(11) & ((K1_out_rf[15])))))
-- \inst7|out_rf\(15) = DFFEAS(\inst6|Mux0~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(31),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux0~2\,
	regout => \inst7|out_rf\(15));

-- Location: LC_X22_Y9_N6
\inst19|dest[1]~1\ : cyclone_lcell
-- Equation(s):
-- \inst19|dest[1]~1_combout\ = (\ir1|ir_out\(15) & (((\ir1|ir_out\(9))))) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & ((\ir1|ir_out\(9)))) # (!\ir1|ir_out\(14) & (\ir1|ir_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(12),
	datab => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(14),
	datad => \ir1|ir_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst19|dest[1]~1_combout\);

-- Location: LC_X21_Y4_N5
\ir1|ir_out[8]\ : cyclone_lcell
-- Equation(s):
-- \inst19|dest[0]~0\ = (\ir1|ir_out\(15) & (((U1_ir_out[8])))) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & ((U1_ir_out[8]))) # (!\ir1|ir_out\(14) & (\ir1|ir_out\(11)))))
-- \ir1|ir_out\(8) = DFFEAS(\inst19|dest[0]~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[8]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(15),
	datac => \inst12|mul7out[8]~7\,
	datad => \ir1|ir_out\(14),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst19|dest[0]~0\,
	regout => \ir1|ir_out\(8));

-- Location: LC_X22_Y9_N7
\inst7|Decoder0~7\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~7_combout\ = (\inst19|dest[1]~1_combout\ & (\inst19|dest[0]~0\ & (\inst10|rf_enable~4_combout\ & !\inst19|dest[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|dest[1]~1_combout\,
	datab => \inst19|dest[0]~0\,
	datac => \inst10|rf_enable~4_combout\,
	datad => \inst19|dest[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~7_combout\);

-- Location: LC_X21_Y6_N7
\inst7|out_rf[63]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux0~3\ = (\inst6|Mux0~2\ & (((K1_out_rf[63]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux0~2\ & (\inst7|out_rf\(47) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(63) = DFFEAS(\inst6|Mux0~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(47),
	datab => \inst6|Mux0~2\,
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux0~3\,
	regout => \inst7|out_rf\(63));

-- Location: LC_X22_Y7_N2
\inst7|Decoder0~2\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~2_combout\ = (\inst10|rf_enable~4_combout\ & (\inst19|dest[2]~2_combout\ & (!\inst19|dest[1]~1_combout\ & !\inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~2_combout\);

-- Location: LC_X21_Y10_N8
\inst7|out_rf[79]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux0~0\ = (\ir1|ir_out\(11) & (((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & (\inst7|out_rf\(111))) # (!\ir1|ir_out\(12) & ((K1_out_rf[79])))))
-- \inst7|out_rf\(79) = DFFEAS(\inst6|Mux0~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(111),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux0~0\,
	regout => \inst7|out_rf\(79));

-- Location: LC_X22_Y7_N4
\inst7|Decoder0~1\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~1_combout\ = (\inst10|rf_enable~4_combout\ & (\inst19|dest[2]~2_combout\ & (\inst19|dest[1]~1_combout\ & !\inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~1_combout\);

-- Location: LC_X20_Y10_N6
\inst7|out_rf[111]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux16~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[111]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(79) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(111) = DFFEAS(\inst6|Mux16~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(79),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux16~0\,
	regout => \inst7|out_rf\(111));

-- Location: LC_X16_Y4_N9
\inst|always0~0\ : cyclone_lcell
-- Equation(s):
-- \inst|always0~0_combout\ = ((\ir1|ir_out\(6) & (\inst1|v1~0\ & \ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(6),
	datac => \inst1|v1~0\,
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst|always0~0_combout\);

-- Location: LC_X16_Y7_N2
\inst18|data[15]~0\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[15]~0_combout\ = ((\inst18|wren~0_combout\ & (\inst20|a_out\(15) & \ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst18|wren~0_combout\,
	datac => \inst20|a_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[15]~0_combout\);

-- Location: LC_X16_Y13_N5
\inst5|out[1]~5\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[1]~5_combout\ = \pc1|pc_out\(1) $ ((((\inst5|out[0]~2\))))
-- \inst5|out[1]~7\ = CARRY(((!\inst5|out[0]~2\)) # (!\pc1|pc_out\(1)))
-- \inst5|out[1]~7COUT1_70\ = CARRY(((!\inst5|out[0]~2\)) # (!\pc1|pc_out\(1)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(1),
	cin => \inst5|out[0]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[1]~5_combout\,
	cout0 => \inst5|out[1]~7\,
	cout1 => \inst5|out[1]~7COUT1_70\);

-- Location: LC_X15_Y12_N4
\pc1|pc_out[0]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(0) = DFFEAS(\ir1|ir_out\(0) $ ((!\pc1|pc_out\(0))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, \inst5|out[0]~0_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[0]~1\ = CARRY((\ir1|ir_out\(0)) # ((\pc1|pc_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "99ee",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(0),
	datab => \pc1|pc_out\(0),
	datac => \inst5|out[0]~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(0),
	cout => \pc1|pc_out[0]~1\);

-- Location: LC_X15_Y12_N5
\pc1|pc_out[1]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(1) = DFFEAS(\ir1|ir_out\(1) $ (\pc1|pc_out\(1) $ ((\pc1|pc_out[0]~1\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, \inst5|out[1]~5_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[1]~3\ = CARRY((\ir1|ir_out\(1) & (!\pc1|pc_out\(1) & !\pc1|pc_out[0]~1\)) # (!\ir1|ir_out\(1) & ((!\pc1|pc_out[0]~1\) # (!\pc1|pc_out\(1)))))
-- \pc1|pc_out[1]~3COUT1_35\ = CARRY((\ir1|ir_out\(1) & (!\pc1|pc_out\(1) & !\pc1|pc_out[0]~1\)) # (!\ir1|ir_out\(1) & ((!\pc1|pc_out[0]~1\) # (!\pc1|pc_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(1),
	datab => \pc1|pc_out\(1),
	datac => \inst5|out[1]~5_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[0]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(1),
	cout0 => \pc1|pc_out[1]~3\,
	cout1 => \pc1|pc_out[1]~3COUT1_35\);

-- Location: LC_X23_Y8_N9
\inst7|out_rf[1]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux14~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(17))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[1])))
-- \inst7|out_rf\(1) = DFFEAS(\inst6|Mux14~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[1]~86\,
	datad => \inst7|out_rf\(17),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux14~2\,
	regout => \inst7|out_rf\(1));

-- Location: LC_X22_Y7_N9
\inst7|Decoder0~5\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~5_combout\ = (\inst10|rf_enable~4_combout\ & (!\inst19|dest[2]~2_combout\ & (!\inst19|dest[1]~1_combout\ & \inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~5_combout\);

-- Location: LC_X23_Y8_N6
\inst7|out_rf[17]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux30~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[17]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(1)))))
-- \inst7|out_rf\(17) = DFFEAS(\inst6|Mux30~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(1),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[1]~86\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux30~2\,
	regout => \inst7|out_rf\(17));

-- Location: LC_X21_Y8_N8
\inst7|out_rf[49]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux14~3\ = (\inst6|Mux14~2\ & (((K1_out_rf[49]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux14~2\ & (\inst7|out_rf\(33) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(49) = DFFEAS(\inst6|Mux14~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(33),
	datab => \inst6|Mux14~2\,
	datac => \inst10|result[1]~86\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux14~3\,
	regout => \inst7|out_rf\(49));

-- Location: LC_X20_Y10_N9
\inst7|out_rf[81]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[1]~86\ = (\ir1|ir_out\(15) & (((\inst1|result[1]~14_combout\)))) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & ((\inst1|result[1]~14_combout\))) # (!\ir1|ir_out\(14) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))
-- \inst7|out_rf\(81) = DFFEAS(\inst10|result[1]~86\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe02",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(14),
	datad => \inst1|result[1]~14_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[1]~86\,
	regout => \inst7|out_rf\(81));

-- Location: LC_X20_Y10_N8
\inst7|out_rf[97]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux30~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[97]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(65) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(97) = DFFEAS(\inst6|Mux30~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(65),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[1]~86\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux30~0\,
	regout => \inst7|out_rf\(97));

-- Location: LC_X21_Y10_N5
\inst7|out_rf[65]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux14~0\ = (\ir1|ir_out\(12) & ((\inst7|out_rf\(97)) # ((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & (((K1_out_rf[65] & !\ir1|ir_out\(11)))))
-- \inst7|out_rf\(65) = DFFEAS(\inst6|Mux14~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \inst7|out_rf\(97),
	datac => \inst10|result[1]~86\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux14~0\,
	regout => \inst7|out_rf\(65));

-- Location: LC_X22_Y9_N5
\inst7|Decoder0~3\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~3_combout\ = (\inst19|dest[1]~1_combout\ & (\inst19|dest[0]~0\ & (\inst10|rf_enable~4_combout\ & \inst19|dest[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|dest[1]~1_combout\,
	datab => \inst19|dest[0]~0\,
	datac => \inst10|rf_enable~4_combout\,
	datad => \inst19|dest[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~3_combout\);

-- Location: LC_X21_Y10_N7
\inst7|out_rf[113]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux30~1\ = (\inst6|Mux30~0\ & (((K1_out_rf[113]) # (!\ir1|ir_out\(8))))) # (!\inst6|Mux30~0\ & (\inst7|out_rf\(81) & ((\ir1|ir_out\(8)))))
-- \inst7|out_rf\(113) = DFFEAS(\inst6|Mux30~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux30~0\,
	datab => \inst7|out_rf\(81),
	datac => \inst10|result[1]~86\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux30~1\,
	regout => \inst7|out_rf\(113));

-- Location: LC_X21_Y10_N9
\inst6|Mux14~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux14~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux14~0\ & ((\inst7|out_rf\(113)))) # (!\inst6|Mux14~0\ & (\inst7|out_rf\(81))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux14~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(81),
	datac => \inst7|out_rf\(113),
	datad => \inst6|Mux14~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux14~1_combout\);

-- Location: LC_X19_Y8_N8
\inst20|a_out[1]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(1) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux14~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux14~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux14~3\,
	datac => \ir1|ir_out\(13),
	datad => \inst6|Mux14~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(1));

-- Location: LC_X16_Y10_N8
\inst18|data[1]~14\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[1]~14_combout\ = ((\ir1|ir_out\(14) & (\inst20|a_out\(1) & \inst18|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(14),
	datac => \inst20|a_out\(1),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[1]~14_combout\);

-- Location: LC_X16_Y13_N6
\inst5|out[2]~10\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[2]~10_combout\ = (\pc1|pc_out\(2) $ ((!(!\inst5|out[0]~2\ & \inst5|out[1]~7\) # (\inst5|out[0]~2\ & \inst5|out[1]~7COUT1_70\))))
-- \inst5|out[2]~12\ = CARRY(((\pc1|pc_out\(2) & !\inst5|out[1]~7\)))
-- \inst5|out[2]~12COUT1_72\ = CARRY(((\pc1|pc_out\(2) & !\inst5|out[1]~7COUT1_70\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(2),
	cin => \inst5|out[0]~2\,
	cin0 => \inst5|out[1]~7\,
	cin1 => \inst5|out[1]~7COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[2]~10_combout\,
	cout0 => \inst5|out[2]~12\,
	cout1 => \inst5|out[2]~12COUT1_72\);

-- Location: LC_X15_Y12_N6
\pc1|pc_out[2]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(2) = DFFEAS(\pc1|pc_out\(2) $ (\ir1|ir_out\(2) $ ((!(!\pc1|pc_out[0]~1\ & \pc1|pc_out[1]~3\) # (\pc1|pc_out[0]~1\ & \pc1|pc_out[1]~3COUT1_35\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[2]~10_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[2]~5\ = CARRY((\pc1|pc_out\(2) & ((\ir1|ir_out\(2)) # (!\pc1|pc_out[1]~3\))) # (!\pc1|pc_out\(2) & (\ir1|ir_out\(2) & !\pc1|pc_out[1]~3\)))
-- \pc1|pc_out[2]~5COUT1_37\ = CARRY((\pc1|pc_out\(2) & ((\ir1|ir_out\(2)) # (!\pc1|pc_out[1]~3COUT1_35\))) # (!\pc1|pc_out\(2) & (\ir1|ir_out\(2) & !\pc1|pc_out[1]~3COUT1_35\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \pc1|pc_out\(2),
	datab => \ir1|ir_out\(2),
	datac => \inst5|out[2]~10_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[0]~1\,
	cin0 => \pc1|pc_out[1]~3\,
	cin1 => \pc1|pc_out[1]~3COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(2),
	cout0 => \pc1|pc_out[2]~5\,
	cout1 => \pc1|pc_out[2]~5COUT1_37\);

-- Location: LC_X13_Y6_N2
\inst18|address[2]~2\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[2]~2_combout\ = ((\inst18|wren~0_combout\ & ((\inst1|result[2]~38_combout\))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(2),
	datac => \inst1|result[2]~38_combout\,
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[2]~2_combout\);

-- Location: LC_X16_Y13_N7
\inst5|out[3]~15\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[3]~15_combout\ = \pc1|pc_out\(3) $ (((((!\inst5|out[0]~2\ & \inst5|out[2]~12\) # (\inst5|out[0]~2\ & \inst5|out[2]~12COUT1_72\)))))
-- \inst5|out[3]~17\ = CARRY(((!\inst5|out[2]~12\)) # (!\pc1|pc_out\(3)))
-- \inst5|out[3]~17COUT1_74\ = CARRY(((!\inst5|out[2]~12COUT1_72\)) # (!\pc1|pc_out\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(3),
	cin => \inst5|out[0]~2\,
	cin0 => \inst5|out[2]~12\,
	cin1 => \inst5|out[2]~12COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[3]~15_combout\,
	cout0 => \inst5|out[3]~17\,
	cout1 => \inst5|out[3]~17COUT1_74\);

-- Location: LC_X15_Y12_N7
\pc1|pc_out[3]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(3) = DFFEAS(\ir1|ir_out\(3) $ (\pc1|pc_out\(3) $ (((!\pc1|pc_out[0]~1\ & \pc1|pc_out[2]~5\) # (\pc1|pc_out[0]~1\ & \pc1|pc_out[2]~5COUT1_37\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[3]~15_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[3]~7\ = CARRY((\ir1|ir_out\(3) & (!\pc1|pc_out\(3) & !\pc1|pc_out[2]~5\)) # (!\ir1|ir_out\(3) & ((!\pc1|pc_out[2]~5\) # (!\pc1|pc_out\(3)))))
-- \pc1|pc_out[3]~7COUT1_39\ = CARRY((\ir1|ir_out\(3) & (!\pc1|pc_out\(3) & !\pc1|pc_out[2]~5COUT1_37\)) # (!\ir1|ir_out\(3) & ((!\pc1|pc_out[2]~5COUT1_37\) # (!\pc1|pc_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(3),
	datab => \pc1|pc_out\(3),
	datac => \inst5|out[3]~15_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[0]~1\,
	cin0 => \pc1|pc_out[2]~5\,
	cin1 => \pc1|pc_out[2]~5COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(3),
	cout0 => \pc1|pc_out[3]~7\,
	cout1 => \pc1|pc_out[3]~7COUT1_39\);

-- Location: LC_X16_Y10_N6
\inst18|address[3]~3\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[3]~3_combout\ = ((\inst18|wren~0_combout\ & (\inst1|result[3]~52_combout\)) # (!\inst18|wren~0_combout\ & ((\pc1|pc_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[3]~52_combout\,
	datac => \pc1|pc_out\(3),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[3]~3_combout\);

-- Location: LC_X16_Y13_N8
\inst5|out[4]~20\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[4]~20_combout\ = \pc1|pc_out\(4) $ ((((!(!\inst5|out[0]~2\ & \inst5|out[3]~17\) # (\inst5|out[0]~2\ & \inst5|out[3]~17COUT1_74\)))))
-- \inst5|out[4]~22\ = CARRY((\pc1|pc_out\(4) & ((!\inst5|out[3]~17\))))
-- \inst5|out[4]~22COUT1_76\ = CARRY((\pc1|pc_out\(4) & ((!\inst5|out[3]~17COUT1_74\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(4),
	cin => \inst5|out[0]~2\,
	cin0 => \inst5|out[3]~17\,
	cin1 => \inst5|out[3]~17COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[4]~20_combout\,
	cout0 => \inst5|out[4]~22\,
	cout1 => \inst5|out[4]~22COUT1_76\);

-- Location: LC_X15_Y12_N8
\pc1|pc_out[4]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(4) = DFFEAS(\ir1|ir_out\(4) $ (\pc1|pc_out\(4) $ ((!(!\pc1|pc_out[0]~1\ & \pc1|pc_out[3]~7\) # (\pc1|pc_out[0]~1\ & \pc1|pc_out[3]~7COUT1_39\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[4]~20_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[4]~9\ = CARRY((\ir1|ir_out\(4) & ((\pc1|pc_out\(4)) # (!\pc1|pc_out[3]~7\))) # (!\ir1|ir_out\(4) & (\pc1|pc_out\(4) & !\pc1|pc_out[3]~7\)))
-- \pc1|pc_out[4]~9COUT1_41\ = CARRY((\ir1|ir_out\(4) & ((\pc1|pc_out\(4)) # (!\pc1|pc_out[3]~7COUT1_39\))) # (!\ir1|ir_out\(4) & (\pc1|pc_out\(4) & !\pc1|pc_out[3]~7COUT1_39\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(4),
	datab => \pc1|pc_out\(4),
	datac => \inst5|out[4]~20_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[0]~1\,
	cin0 => \pc1|pc_out[3]~7\,
	cin1 => \pc1|pc_out[3]~7COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(4),
	cout0 => \pc1|pc_out[4]~9\,
	cout1 => \pc1|pc_out[4]~9COUT1_41\);

-- Location: LC_X20_Y11_N6
\inst10|result[12]~30\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~30_combout\ = (\ir1|ir_out\(15) & (((\ir1|ir_out\(6)) # (!\ir1|ir_out\(14))) # (!\ir1|ir_out\(7)))) # (!\ir1|ir_out\(15) & (((\ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f7aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(7),
	datac => \ir1|ir_out\(6),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~30_combout\);

-- Location: LC_X15_Y12_N3
\inst1|result[2]~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~20_combout\ = (\ir1|ir_out\(5)) # (((\ir1|ir_out\(4) & \ir1|ir_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(4),
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~20_combout\);

-- Location: LC_X9_Y6_N7
\inst1|work0~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~0_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(15))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(15),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~0_combout\);

-- Location: LC_X9_Y6_N8
\inst1|work2~37\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~37_combout\ = (!\ir1|ir_out\(2) & ((\ir1|ir_out\(1) & ((\inst1|work0~0_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~12\,
	datac => \inst1|work0~0_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~37_combout\);

-- Location: LC_X11_Y5_N6
\inst1|work2~38\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~38_combout\ = (\inst1|work2~37_combout\) # ((\ir1|ir_out\(2) & (\inst20|b_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eaea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~37_combout\,
	datab => \ir1|ir_out\(2),
	datac => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~38_combout\);

-- Location: LC_X15_Y10_N4
\inst1|Mux14~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~0_combout\ = (\ir1|ir_out\(4) & (((!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~0_combout\);

-- Location: LC_X16_Y9_N7
\inst18|data[4]~11\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[4]~11_combout\ = (\ir1|ir_out\(14) & (\inst20|a_out\(4) & ((\inst18|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \inst20|a_out\(4),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[4]~11_combout\);

-- Location: LC_X23_Y8_N3
\inst7|out_rf[18]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux29~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[18]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(2)))))
-- \inst7|out_rf\(18) = DFFEAS(\inst6|Mux29~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(2),
	datac => \inst10|result[2]~87\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux29~2\,
	regout => \inst7|out_rf\(18));

-- Location: LC_X23_Y8_N4
\inst7|out_rf[2]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux13~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(18))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[2])))
-- \inst7|out_rf\(2) = DFFEAS(\inst6|Mux13~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[2]~87\,
	datad => \inst7|out_rf\(18),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux13~2\,
	regout => \inst7|out_rf\(2));

-- Location: LC_X22_Y7_N7
\inst7|Decoder0~4\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~4_combout\ = (\inst10|rf_enable~4_combout\ & (!\inst19|dest[2]~2_combout\ & (\inst19|dest[1]~1_combout\ & !\inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~4_combout\);

-- Location: LC_X22_Y8_N6
\inst7|out_rf[34]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux29~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux29~2\ & (\inst7|out_rf\(50))) # (!\inst6|Mux29~2\ & ((K1_out_rf[34]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux29~2\))))
-- \inst7|out_rf\(34) = DFFEAS(\inst6|Mux29~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(50),
	datac => \inst10|result[2]~87\,
	datad => \inst6|Mux29~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux29~3\,
	regout => \inst7|out_rf\(34));

-- Location: LC_X20_Y10_N4
\inst7|out_rf[98]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux29~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[98]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(66) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(98) = DFFEAS(\inst6|Mux29~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(66),
	datac => \inst10|result[2]~87\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux29~0\,
	regout => \inst7|out_rf\(98));

-- Location: LC_X21_Y9_N3
\inst7|out_rf[66]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux13~0\ = (\ir1|ir_out\(12) & ((\inst7|out_rf\(98)) # ((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & (((K1_out_rf[66] & !\ir1|ir_out\(11)))))
-- \inst7|out_rf\(66) = DFFEAS(\inst6|Mux13~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(98),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[2]~87\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux13~0\,
	regout => \inst7|out_rf\(66));

-- Location: LC_X20_Y10_N2
\inst7|out_rf[82]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[2]~87\ = (\ir1|ir_out\(15) & (\inst1|result[2]~38_combout\)) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & (\inst1|result[2]~38_combout\)) # (!\ir1|ir_out\(14) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))))
-- \inst7|out_rf\(82) = DFFEAS(\inst10|result[2]~87\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aba8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst1|result[2]~38_combout\,
	datab => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(14),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[2]~87\,
	regout => \inst7|out_rf\(82));

-- Location: LC_X21_Y9_N4
\inst7|out_rf[114]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux29~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux29~0\ & (K1_out_rf[114])) # (!\inst6|Mux29~0\ & ((\inst7|out_rf\(82)))))) # (!\ir1|ir_out\(8) & (\inst6|Mux29~0\))
-- \inst7|out_rf\(114) = DFFEAS(\inst6|Mux29~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst6|Mux29~0\,
	datac => \inst10|result[2]~87\,
	datad => \inst7|out_rf\(82),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux29~1\,
	regout => \inst7|out_rf\(114));

-- Location: LC_X11_Y9_N1
\inst20|b_out[2]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(2) = DFFEAS(((\ir1|ir_out\(10) & ((\inst6|Mux29~1\))) # (!\ir1|ir_out\(10) & (\inst6|Mux29~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux29~3\,
	datab => \inst6|Mux29~1\,
	datad => \ir1|ir_out\(10),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(2));

-- Location: LC_X9_Y7_N9
\inst1|work1~23\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~23_combout\ = (((\inst20|b_out\(13) & \ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst20|b_out\(13),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~23_combout\);

-- Location: LC_X9_Y7_N8
\inst1|work1~22\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~22_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(15))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datab => \inst20|b_out\(15),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~22_combout\);

-- Location: LC_X9_Y7_N1
\inst1|work0~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~3_combout\ = (((\inst20|b_out\(14) & !\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst20|b_out\(14),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~3_combout\);

-- Location: LC_X9_Y7_N4
\inst1|work1~24\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~24_combout\ = (\ir1|ir_out\(1) & ((\inst1|work1~23_combout\) # ((\inst1|work0~3_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~23_combout\,
	datab => \inst1|work1~22_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~24_combout\);

-- Location: LC_X22_Y7_N8
\inst7|out_rf[26]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux21~2\ = (\ir1|ir_out\(8) & ((\ir1|ir_out\(9)) # ((K1_out_rf[26])))) # (!\ir1|ir_out\(8) & (!\ir1|ir_out\(9) & ((\inst7|out_rf\(10)))))
-- \inst7|out_rf\(26) = DFFEAS(\inst6|Mux21~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[10]~82\,
	datad => \inst7|out_rf\(10),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux21~2\,
	regout => \inst7|out_rf\(26));

-- Location: LC_X22_Y7_N6
\inst7|out_rf[10]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux5~2\ = (\ir1|ir_out\(12) & (\ir1|ir_out\(11))) # (!\ir1|ir_out\(12) & ((\ir1|ir_out\(11) & ((\inst7|out_rf\(26)))) # (!\ir1|ir_out\(11) & (K1_out_rf[10]))))
-- \inst7|out_rf\(10) = DFFEAS(\inst6|Mux5~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[10]~82\,
	datad => \inst7|out_rf\(26),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux5~2\,
	regout => \inst7|out_rf\(10));

-- Location: LC_X21_Y8_N3
\inst7|out_rf[42]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux21~3\ = (\inst6|Mux21~2\ & ((\inst7|out_rf\(58)) # ((!\ir1|ir_out\(9))))) # (!\inst6|Mux21~2\ & (((K1_out_rf[42] & \ir1|ir_out\(9)))))
-- \inst7|out_rf\(42) = DFFEAS(\inst6|Mux21~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux21~2\,
	datab => \inst7|out_rf\(58),
	datac => \inst10|result[10]~82\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux21~3\,
	regout => \inst7|out_rf\(42));

-- Location: LC_X21_Y8_N4
\inst7|out_rf[58]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux5~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux5~2\ & (K1_out_rf[58])) # (!\inst6|Mux5~2\ & ((\inst7|out_rf\(42)))))) # (!\ir1|ir_out\(12) & (\inst6|Mux5~2\))
-- \inst7|out_rf\(58) = DFFEAS(\inst6|Mux5~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \inst6|Mux5~2\,
	datac => \inst10|result[10]~82\,
	datad => \inst7|out_rf\(42),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux5~3\,
	regout => \inst7|out_rf\(58));

-- Location: LC_X20_Y5_N8
\inst7|out_rf[90]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[10]~82\ = (\ir1|ir_out\(15) & (((\inst1|result\(10))))) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & (\inst1|result\(10))) # (!\ir1|ir_out\(14) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))))
-- \inst7|out_rf\(90) = DFFEAS(\inst10|result[10]~82\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(14),
	datac => \inst1|result\(10),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[10]~82\,
	regout => \inst7|out_rf\(90));

-- Location: LC_X20_Y5_N9
\inst7|out_rf[106]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux21~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[106]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(74) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(106) = DFFEAS(\inst6|Mux21~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(74),
	datac => \inst10|result[10]~82\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux21~0\,
	regout => \inst7|out_rf\(106));

-- Location: LC_X20_Y9_N2
\inst7|out_rf[74]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux5~0\ = (\ir1|ir_out\(12) & ((\ir1|ir_out\(11)) # ((\inst7|out_rf\(106))))) # (!\ir1|ir_out\(12) & (!\ir1|ir_out\(11) & (K1_out_rf[74])))
-- \inst7|out_rf\(74) = DFFEAS(\inst6|Mux5~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[10]~82\,
	datad => \inst7|out_rf\(106),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux5~0\,
	regout => \inst7|out_rf\(74));

-- Location: LC_X20_Y9_N7
\inst7|out_rf[122]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux21~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux21~0\ & ((K1_out_rf[122]))) # (!\inst6|Mux21~0\ & (\inst7|out_rf\(90))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux21~0\))))
-- \inst7|out_rf\(122) = DFFEAS(\inst6|Mux21~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[10]~82\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(90),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[10]~82\,
	datad => \inst6|Mux21~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux21~1\,
	regout => \inst7|out_rf\(122));

-- Location: LC_X16_Y8_N1
\inst20|b_out[10]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(10) = DFFEAS(((\ir1|ir_out\(10) & ((\inst6|Mux21~1\))) # (!\ir1|ir_out\(10) & (\inst6|Mux21~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux21~3\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux21~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(10));

-- Location: LC_X15_Y5_N5
\inst1|result[11]~87\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~87_combout\ = (\ir1|ir_out\(3) & (!\ir1|ir_out\(5) & (!\ir1|ir_out\(6) & \hlt_dff|always0~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(3),
	datab => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(6),
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~87_combout\);

-- Location: LC_X15_Y5_N7
\inst1|result[11]~100\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~100_combout\ = (\inst1|result[11]~87_combout\ & (\ir1|ir_out\(4))) # (!\inst1|result[11]~87_combout\ & (((!\ir1|ir_out\(6) & \hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \ir1|ir_out\(6),
	datac => \hlt_dff|always0~2\,
	datad => \inst1|result[11]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~100_combout\);

-- Location: LC_X10_Y6_N4
\inst1|work1~32\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~32_combout\ = ((\inst20|b_out\(13) & (!\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(13),
	datac => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~32_combout\);

-- Location: LC_X20_Y10_N3
\inst7|out_rf[87]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[7]~85\ = (\ir1|ir_out\(14) & (\inst1|result[7]~81_combout\)) # (!\ir1|ir_out\(14) & ((\ir1|ir_out\(15) & (\inst1|result[7]~81_combout\)) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))))
-- \inst7|out_rf\(87) = DFFEAS(\inst10|result[7]~85\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aab8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst1|result[7]~81_combout\,
	datab => \ir1|ir_out\(14),
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \ir1|ir_out\(15),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[7]~85\,
	regout => \inst7|out_rf\(87));

-- Location: LC_X20_Y9_N1
\inst7|out_rf[71]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux8~0\ = (\ir1|ir_out\(12) & ((\inst7|out_rf\(103)) # ((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & (((K1_out_rf[71] & !\ir1|ir_out\(11)))))
-- \inst7|out_rf\(71) = DFFEAS(\inst6|Mux8~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(103),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[7]~85\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux8~0\,
	regout => \inst7|out_rf\(71));

-- Location: LC_X20_Y10_N7
\inst7|out_rf[103]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux24~0\ = (\ir1|ir_out\(8) & (\ir1|ir_out\(9))) # (!\ir1|ir_out\(8) & ((\ir1|ir_out\(9) & (K1_out_rf[103])) # (!\ir1|ir_out\(9) & ((\inst7|out_rf\(71))))))
-- \inst7|out_rf\(103) = DFFEAS(\inst6|Mux24~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[7]~85\,
	datad => \inst7|out_rf\(71),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux24~0\,
	regout => \inst7|out_rf\(103));

-- Location: LC_X20_Y9_N0
\inst7|out_rf[119]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux24~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux24~0\ & ((K1_out_rf[119]))) # (!\inst6|Mux24~0\ & (\inst7|out_rf\(87))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux24~0\))))
-- \inst7|out_rf\(119) = DFFEAS(\inst6|Mux24~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(87),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[7]~85\,
	datad => \inst6|Mux24~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux24~1\,
	regout => \inst7|out_rf\(119));

-- Location: LC_X21_Y7_N5
\inst7|out_rf[7]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux8~2\ = (\ir1|ir_out\(12) & (((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & ((\ir1|ir_out\(11) & (\inst7|out_rf\(23))) # (!\ir1|ir_out\(11) & ((K1_out_rf[7])))))
-- \inst7|out_rf\(7) = DFFEAS(\inst6|Mux8~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(23),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[7]~85\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux8~2\,
	regout => \inst7|out_rf\(7));

-- Location: LC_X21_Y7_N9
\inst7|out_rf[23]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux24~2\ = (\ir1|ir_out\(8) & (((K1_out_rf[23]) # (\ir1|ir_out\(9))))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(7) & ((!\ir1|ir_out\(9)))))
-- \inst7|out_rf\(23) = DFFEAS(\inst6|Mux24~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst7|out_rf\(7),
	datac => \inst10|result[7]~85\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux24~2\,
	regout => \inst7|out_rf\(23));

-- Location: LC_X21_Y8_N0
\inst7|out_rf[39]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux24~3\ = (\inst6|Mux24~2\ & ((\inst7|out_rf\(55)) # ((!\ir1|ir_out\(9))))) # (!\inst6|Mux24~2\ & (((K1_out_rf[39] & \ir1|ir_out\(9)))))
-- \inst7|out_rf\(39) = DFFEAS(\inst6|Mux24~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(55),
	datab => \inst6|Mux24~2\,
	datac => \inst10|result[7]~85\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux24~3\,
	regout => \inst7|out_rf\(39));

-- Location: LC_X21_Y8_N9
\inst7|out_rf[55]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux8~3\ = (\inst6|Mux8~2\ & (((K1_out_rf[55])) # (!\ir1|ir_out\(12)))) # (!\inst6|Mux8~2\ & (\ir1|ir_out\(12) & ((\inst7|out_rf\(39)))))
-- \inst7|out_rf\(55) = DFFEAS(\inst6|Mux8~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[7]~85\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux8~2\,
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[7]~85\,
	datad => \inst7|out_rf\(39),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux8~3\,
	regout => \inst7|out_rf\(55));

-- Location: LC_X19_Y6_N3
\inst20|b_out[7]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(7) = DFFEAS(((\ir1|ir_out\(10) & (\inst6|Mux24~1\)) # (!\ir1|ir_out\(10) & ((\inst6|Mux24~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux24~1\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux24~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(7));

-- Location: LC_X10_Y9_N2
\inst1|Add3~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~35_combout\ = \inst20|b_out\(0) $ ((\ir1|ir_out\(0)))
-- \inst1|Add3~37\ = CARRY((\inst20|b_out\(0)) # ((!\ir1|ir_out\(0))))
-- \inst1|Add3~37COUT1_100\ = CARRY((\inst20|b_out\(0)) # ((!\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(0),
	datab => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~35_combout\,
	cout0 => \inst1|Add3~37\,
	cout1 => \inst1|Add3~37COUT1_100\);

-- Location: LC_X10_Y9_N3
\inst1|Add3~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~15_combout\ = \ir1|ir_out\(1) $ (\inst20|b_out\(1) $ ((!\inst1|Add3~37\)))
-- \inst1|Add3~17\ = CARRY((\ir1|ir_out\(1) & ((!\inst1|Add3~37\) # (!\inst20|b_out\(1)))) # (!\ir1|ir_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add3~37\)))
-- \inst1|Add3~17COUT1_102\ = CARRY((\ir1|ir_out\(1) & ((!\inst1|Add3~37COUT1_100\) # (!\inst20|b_out\(1)))) # (!\ir1|ir_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add3~37COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst20|b_out\(1),
	cin0 => \inst1|Add3~37\,
	cin1 => \inst1|Add3~37COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~15_combout\,
	cout0 => \inst1|Add3~17\,
	cout1 => \inst1|Add3~17COUT1_102\);

-- Location: LC_X10_Y9_N4
\inst1|Add3~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~20_combout\ = \ir1|ir_out\(2) $ (\inst20|b_out\(2) $ ((\inst1|Add3~17\)))
-- \inst1|Add3~22\ = CARRY((\ir1|ir_out\(2) & (\inst20|b_out\(2) & !\inst1|Add3~17COUT1_102\)) # (!\ir1|ir_out\(2) & ((\inst20|b_out\(2)) # (!\inst1|Add3~17COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst20|b_out\(2),
	cin0 => \inst1|Add3~17\,
	cin1 => \inst1|Add3~17COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~20_combout\,
	cout => \inst1|Add3~22\);

-- Location: LC_X10_Y9_N5
\inst1|Add3~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~25_combout\ = \inst20|b_out\(3) $ (\ir1|ir_out\(3) $ ((!\inst1|Add3~22\)))
-- \inst1|Add3~27\ = CARRY((\inst20|b_out\(3) & (\ir1|ir_out\(3) & !\inst1|Add3~22\)) # (!\inst20|b_out\(3) & ((\ir1|ir_out\(3)) # (!\inst1|Add3~22\))))
-- \inst1|Add3~27COUT1_104\ = CARRY((\inst20|b_out\(3) & (\ir1|ir_out\(3) & !\inst1|Add3~22\)) # (!\inst20|b_out\(3) & ((\ir1|ir_out\(3)) # (!\inst1|Add3~22\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(3),
	datab => \ir1|ir_out\(3),
	cin => \inst1|Add3~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~25_combout\,
	cout0 => \inst1|Add3~27\,
	cout1 => \inst1|Add3~27COUT1_104\);

-- Location: LC_X10_Y9_N6
\inst1|Add3~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~30_combout\ = \inst20|b_out\(4) $ (\ir1|ir_out\(4) $ (((!\inst1|Add3~22\ & \inst1|Add3~27\) # (\inst1|Add3~22\ & \inst1|Add3~27COUT1_104\))))
-- \inst1|Add3~32\ = CARRY((\inst20|b_out\(4) & ((!\inst1|Add3~27\) # (!\ir1|ir_out\(4)))) # (!\inst20|b_out\(4) & (!\ir1|ir_out\(4) & !\inst1|Add3~27\)))
-- \inst1|Add3~32COUT1_106\ = CARRY((\inst20|b_out\(4) & ((!\inst1|Add3~27COUT1_104\) # (!\ir1|ir_out\(4)))) # (!\inst20|b_out\(4) & (!\ir1|ir_out\(4) & !\inst1|Add3~27COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(4),
	datab => \ir1|ir_out\(4),
	cin => \inst1|Add3~22\,
	cin0 => \inst1|Add3~27\,
	cin1 => \inst1|Add3~27COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~30_combout\,
	cout0 => \inst1|Add3~32\,
	cout1 => \inst1|Add3~32COUT1_106\);

-- Location: LC_X10_Y9_N7
\inst1|Add3~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~40_combout\ = \inst20|b_out\(5) $ (\ir1|ir_out\(5) $ ((!(!\inst1|Add3~22\ & \inst1|Add3~32\) # (\inst1|Add3~22\ & \inst1|Add3~32COUT1_106\))))
-- \inst1|Add3~42\ = CARRY((\inst20|b_out\(5) & (\ir1|ir_out\(5) & !\inst1|Add3~32\)) # (!\inst20|b_out\(5) & ((\ir1|ir_out\(5)) # (!\inst1|Add3~32\))))
-- \inst1|Add3~42COUT1_108\ = CARRY((\inst20|b_out\(5) & (\ir1|ir_out\(5) & !\inst1|Add3~32COUT1_106\)) # (!\inst20|b_out\(5) & ((\ir1|ir_out\(5)) # (!\inst1|Add3~32COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \ir1|ir_out\(5),
	cin => \inst1|Add3~22\,
	cin0 => \inst1|Add3~32\,
	cin1 => \inst1|Add3~32COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~40_combout\,
	cout0 => \inst1|Add3~42\,
	cout1 => \inst1|Add3~42COUT1_108\);

-- Location: LC_X10_Y9_N8
\inst1|Add3~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~45_combout\ = \ir1|ir_out\(6) $ (\inst20|b_out\(6) $ (((!\inst1|Add3~22\ & \inst1|Add3~42\) # (\inst1|Add3~22\ & \inst1|Add3~42COUT1_108\))))
-- \inst1|Add3~47\ = CARRY((\ir1|ir_out\(6) & (\inst20|b_out\(6) & !\inst1|Add3~42\)) # (!\ir1|ir_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add3~42\))))
-- \inst1|Add3~47COUT1_110\ = CARRY((\ir1|ir_out\(6) & (\inst20|b_out\(6) & !\inst1|Add3~42COUT1_108\)) # (!\ir1|ir_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add3~42COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \inst20|b_out\(6),
	cin => \inst1|Add3~22\,
	cin0 => \inst1|Add3~42\,
	cin1 => \inst1|Add3~42COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~45_combout\,
	cout0 => \inst1|Add3~47\,
	cout1 => \inst1|Add3~47COUT1_110\);

-- Location: LC_X11_Y9_N5
\inst1|Add2~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~30_combout\ = \inst20|b_out\(3) $ (\ir1|ir_out\(3) $ ((\inst1|Add2~27\)))
-- \inst1|Add2~32\ = CARRY((\inst20|b_out\(3) & (!\ir1|ir_out\(3) & !\inst1|Add2~27\)) # (!\inst20|b_out\(3) & ((!\inst1|Add2~27\) # (!\ir1|ir_out\(3)))))
-- \inst1|Add2~32COUT1_104\ = CARRY((\inst20|b_out\(3) & (!\ir1|ir_out\(3) & !\inst1|Add2~27\)) # (!\inst20|b_out\(3) & ((!\inst1|Add2~27\) # (!\ir1|ir_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(3),
	datab => \ir1|ir_out\(3),
	cin => \inst1|Add2~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~30_combout\,
	cout0 => \inst1|Add2~32\,
	cout1 => \inst1|Add2~32COUT1_104\);

-- Location: LC_X11_Y9_N6
\inst1|Add2~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~35_combout\ = \inst20|b_out\(4) $ (\ir1|ir_out\(4) $ ((!(!\inst1|Add2~27\ & \inst1|Add2~32\) # (\inst1|Add2~27\ & \inst1|Add2~32COUT1_104\))))
-- \inst1|Add2~37\ = CARRY((\inst20|b_out\(4) & ((\ir1|ir_out\(4)) # (!\inst1|Add2~32\))) # (!\inst20|b_out\(4) & (\ir1|ir_out\(4) & !\inst1|Add2~32\)))
-- \inst1|Add2~37COUT1_106\ = CARRY((\inst20|b_out\(4) & ((\ir1|ir_out\(4)) # (!\inst1|Add2~32COUT1_104\))) # (!\inst20|b_out\(4) & (\ir1|ir_out\(4) & !\inst1|Add2~32COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(4),
	datab => \ir1|ir_out\(4),
	cin => \inst1|Add2~27\,
	cin0 => \inst1|Add2~32\,
	cin1 => \inst1|Add2~32COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~35_combout\,
	cout0 => \inst1|Add2~37\,
	cout1 => \inst1|Add2~37COUT1_106\);

-- Location: LC_X11_Y9_N7
\inst1|Add2~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~40_combout\ = \inst20|b_out\(5) $ (\ir1|ir_out\(5) $ (((!\inst1|Add2~27\ & \inst1|Add2~37\) # (\inst1|Add2~27\ & \inst1|Add2~37COUT1_106\))))
-- \inst1|Add2~42\ = CARRY((\inst20|b_out\(5) & (!\ir1|ir_out\(5) & !\inst1|Add2~37\)) # (!\inst20|b_out\(5) & ((!\inst1|Add2~37\) # (!\ir1|ir_out\(5)))))
-- \inst1|Add2~42COUT1_108\ = CARRY((\inst20|b_out\(5) & (!\ir1|ir_out\(5) & !\inst1|Add2~37COUT1_106\)) # (!\inst20|b_out\(5) & ((!\inst1|Add2~37COUT1_106\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \ir1|ir_out\(5),
	cin => \inst1|Add2~27\,
	cin0 => \inst1|Add2~37\,
	cin1 => \inst1|Add2~37COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~40_combout\,
	cout0 => \inst1|Add2~42\,
	cout1 => \inst1|Add2~42COUT1_108\);

-- Location: LC_X11_Y9_N8
\inst1|Add2~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~45_combout\ = \ir1|ir_out\(6) $ (\inst20|b_out\(6) $ ((!(!\inst1|Add2~27\ & \inst1|Add2~42\) # (\inst1|Add2~27\ & \inst1|Add2~42COUT1_108\))))
-- \inst1|Add2~47\ = CARRY((\ir1|ir_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add2~42\))) # (!\ir1|ir_out\(6) & (\inst20|b_out\(6) & !\inst1|Add2~42\)))
-- \inst1|Add2~47COUT1_110\ = CARRY((\ir1|ir_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add2~42COUT1_108\))) # (!\ir1|ir_out\(6) & (\inst20|b_out\(6) & !\inst1|Add2~42COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \inst20|b_out\(6),
	cin => \inst1|Add2~27\,
	cin0 => \inst1|Add2~42\,
	cin1 => \inst1|Add2~42COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~45_combout\,
	cout0 => \inst1|Add2~47\,
	cout1 => \inst1|Add2~47COUT1_110\);

-- Location: LC_X19_Y5_N7
\ir1|ir_out[11]\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal8~0\ = (!\ir1|ir_out\(13) & (((U1_ir_out[11] & !\ir1|ir_out\(12)))))
-- \ir1|ir_out\(11) = DFFEAS(\inst1|Equal8~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[11]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(13),
	datac => \inst12|mul7out[11]~4\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal8~0\,
	regout => \ir1|ir_out\(11));

-- Location: LC_X19_Y4_N1
\ir1|ir_out[12]\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal9~0\ = ((!\ir1|ir_out\(11) & (U1_ir_out[12] & !\ir1|ir_out\(13))))
-- \ir1|ir_out\(12) = DFFEAS(\inst1|Equal9~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[12]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ir1|ir_out\(11),
	datac => \inst12|mul7out[12]~3\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal9~0\,
	regout => \ir1|ir_out\(12));

-- Location: LC_X12_Y8_N3
\inst1|Selector9~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector9~0_combout\ = (\inst1|Add3~45_combout\ & ((\inst1|Equal9~0\) # ((\inst1|Add2~45_combout\ & \inst1|Equal8~0\)))) # (!\inst1|Add3~45_combout\ & (\inst1|Add2~45_combout\ & (\inst1|Equal8~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~45_combout\,
	datab => \inst1|Add2~45_combout\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector9~0_combout\);

-- Location: LC_X23_Y8_N0
\inst7|out_rf[22]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux25~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[22]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(6)))))
-- \inst7|out_rf\(22) = DFFEAS(\inst6|Mux25~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(6),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[6]~89\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux25~2\,
	regout => \inst7|out_rf\(22));

-- Location: LC_X23_Y8_N2
\inst7|out_rf[6]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux9~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(22))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[6])))
-- \inst7|out_rf\(6) = DFFEAS(\inst6|Mux9~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[6]~89\,
	datad => \inst7|out_rf\(22),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux9~2\,
	regout => \inst7|out_rf\(6));

-- Location: LC_X22_Y8_N3
\inst7|out_rf[54]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux9~3\ = (\inst6|Mux9~2\ & (((K1_out_rf[54]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux9~2\ & (\inst7|out_rf\(38) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(54) = DFFEAS(\inst6|Mux9~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(38),
	datab => \inst6|Mux9~2\,
	datac => \inst10|result[6]~89\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux9~3\,
	regout => \inst7|out_rf\(54));

-- Location: LC_X22_Y8_N9
\inst7|out_rf[38]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux25~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux25~2\ & ((\inst7|out_rf\(54)))) # (!\inst6|Mux25~2\ & (K1_out_rf[38])))) # (!\ir1|ir_out\(9) & (\inst6|Mux25~2\))
-- \inst7|out_rf\(38) = DFFEAS(\inst6|Mux25~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux25~2\,
	datac => \inst10|result[6]~89\,
	datad => \inst7|out_rf\(54),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux25~3\,
	regout => \inst7|out_rf\(38));

-- Location: LC_X20_Y8_N1
\inst7|out_rf[70]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux9~0\ = (\ir1|ir_out\(11) & (((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & (\inst7|out_rf\(102))) # (!\ir1|ir_out\(12) & ((K1_out_rf[70])))))
-- \inst7|out_rf\(70) = DFFEAS(\inst6|Mux9~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(102),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[6]~89\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux9~0\,
	regout => \inst7|out_rf\(70));

-- Location: LC_X19_Y8_N5
\inst18|data[6]~9\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[6]~9_combout\ = ((\inst18|wren~0_combout\ & (\ir1|ir_out\(14) & \inst20|a_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst18|wren~0_combout\,
	datac => \ir1|ir_out\(14),
	datad => \inst20|a_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[6]~9_combout\);

-- Location: LC_X16_Y13_N9
\inst5|out[5]~25\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[5]~25_combout\ = (\pc1|pc_out\(5) $ (((!\inst5|out[0]~2\ & \inst5|out[4]~22\) # (\inst5|out[0]~2\ & \inst5|out[4]~22COUT1_76\))))
-- \inst5|out[5]~27\ = CARRY(((!\inst5|out[4]~22COUT1_76\) # (!\pc1|pc_out\(5))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(5),
	cin => \inst5|out[0]~2\,
	cin0 => \inst5|out[4]~22\,
	cin1 => \inst5|out[4]~22COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[5]~25_combout\,
	cout => \inst5|out[5]~27\);

-- Location: LC_X15_Y12_N9
\pc1|pc_out[5]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(5) = DFFEAS(\ir1|ir_out\(5) $ (\pc1|pc_out\(5) $ (((!\pc1|pc_out[0]~1\ & \pc1|pc_out[4]~9\) # (\pc1|pc_out[0]~1\ & \pc1|pc_out[4]~9COUT1_41\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[5]~25_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[5]~11\ = CARRY((\ir1|ir_out\(5) & (!\pc1|pc_out\(5) & !\pc1|pc_out[4]~9COUT1_41\)) # (!\ir1|ir_out\(5) & ((!\pc1|pc_out[4]~9COUT1_41\) # (!\pc1|pc_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(5),
	datab => \pc1|pc_out\(5),
	datac => \inst5|out[5]~25_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[0]~1\,
	cin0 => \pc1|pc_out[4]~9\,
	cin1 => \pc1|pc_out[4]~9COUT1_41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(5),
	cout => \pc1|pc_out[5]~11\);

-- Location: LC_X16_Y12_N0
\inst5|out[6]~30\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[6]~30_combout\ = \pc1|pc_out\(6) $ ((((!\inst5|out[5]~27\))))
-- \inst5|out[6]~32\ = CARRY((\pc1|pc_out\(6) & ((!\inst5|out[5]~27\))))
-- \inst5|out[6]~32COUT1_78\ = CARRY((\pc1|pc_out\(6) & ((!\inst5|out[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(6),
	cin => \inst5|out[5]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[6]~30_combout\,
	cout0 => \inst5|out[6]~32\,
	cout1 => \inst5|out[6]~32COUT1_78\);

-- Location: LC_X15_Y11_N0
\pc1|pc_out[6]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(6) = DFFEAS(\ir1|ir_out\(6) $ (\pc1|pc_out\(6) $ ((!\pc1|pc_out[5]~11\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, \inst5|out[6]~30_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[6]~13\ = CARRY((\ir1|ir_out\(6) & ((\pc1|pc_out\(6)) # (!\pc1|pc_out[5]~11\))) # (!\ir1|ir_out\(6) & (\pc1|pc_out\(6) & !\pc1|pc_out[5]~11\)))
-- \pc1|pc_out[6]~13COUT1_43\ = CARRY((\ir1|ir_out\(6) & ((\pc1|pc_out\(6)) # (!\pc1|pc_out[5]~11\))) # (!\ir1|ir_out\(6) & (\pc1|pc_out\(6) & !\pc1|pc_out[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(6),
	datab => \pc1|pc_out\(6),
	datac => \inst5|out[6]~30_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[5]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(6),
	cout0 => \pc1|pc_out[6]~13\,
	cout1 => \pc1|pc_out[6]~13COUT1_43\);

-- Location: LC_X15_Y11_N8
\inst18|address[6]~6\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[6]~6_combout\ = (\inst18|wren~0_combout\ & (\inst1|result[6]~76_combout\ & ((!\inst1|always2~0_combout\)))) # (!\inst18|wren~0_combout\ & (((\pc1|pc_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[6]~76_combout\,
	datab => \pc1|pc_out\(6),
	datac => \inst18|wren~0_combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[6]~6_combout\);

-- Location: LC_X16_Y12_N1
\inst5|out[7]~35\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[7]~35_combout\ = (\pc1|pc_out\(7) $ (((!\inst5|out[5]~27\ & \inst5|out[6]~32\) # (\inst5|out[5]~27\ & \inst5|out[6]~32COUT1_78\))))
-- \inst5|out[7]~37\ = CARRY(((!\inst5|out[6]~32\) # (!\pc1|pc_out\(7))))
-- \inst5|out[7]~37COUT1_80\ = CARRY(((!\inst5|out[6]~32COUT1_78\) # (!\pc1|pc_out\(7))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(7),
	cin => \inst5|out[5]~27\,
	cin0 => \inst5|out[6]~32\,
	cin1 => \inst5|out[6]~32COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[7]~35_combout\,
	cout0 => \inst5|out[7]~37\,
	cout1 => \inst5|out[7]~37COUT1_80\);

-- Location: LC_X15_Y11_N1
\pc1|pc_out[7]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(7) = DFFEAS(\pc1|pc_out\(7) $ (\ir1|ir_out\(7) $ (((!\pc1|pc_out[5]~11\ & \pc1|pc_out[6]~13\) # (\pc1|pc_out[5]~11\ & \pc1|pc_out[6]~13COUT1_43\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[7]~35_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[7]~15\ = CARRY((\pc1|pc_out\(7) & (!\ir1|ir_out\(7) & !\pc1|pc_out[6]~13\)) # (!\pc1|pc_out\(7) & ((!\pc1|pc_out[6]~13\) # (!\ir1|ir_out\(7)))))
-- \pc1|pc_out[7]~15COUT1_45\ = CARRY((\pc1|pc_out\(7) & (!\ir1|ir_out\(7) & !\pc1|pc_out[6]~13COUT1_43\)) # (!\pc1|pc_out\(7) & ((!\pc1|pc_out[6]~13COUT1_43\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \pc1|pc_out\(7),
	datab => \ir1|ir_out\(7),
	datac => \inst5|out[7]~35_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[5]~11\,
	cin0 => \pc1|pc_out[6]~13\,
	cin1 => \pc1|pc_out[6]~13COUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(7),
	cout0 => \pc1|pc_out[7]~15\,
	cout1 => \pc1|pc_out[7]~15COUT1_45\);

-- Location: LC_X15_Y11_N9
\inst18|address[7]~7\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[7]~7_combout\ = ((\inst18|wren~0_combout\ & ((\inst1|result[7]~81_combout\))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(7),
	datab => \inst1|result[7]~81_combout\,
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[7]~7_combout\);

-- Location: LC_X11_Y11_N8
\inst1|work2~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~2_combout\ = (\ir1|ir_out\(2)) # ((\ir1|ir_out\(0)) # ((\ir1|ir_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \ir1|ir_out\(0),
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~2_combout\);

-- Location: LC_X9_Y8_N0
\inst1|Mux27~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux27~0_combout\ = (\ir1|ir_out\(5) & (((\inst20|b_out\(15))))) # (!\ir1|ir_out\(5) & (\inst20|b_out\(0) & (!\inst1|work2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(0),
	datab => \ir1|ir_out\(5),
	datac => \inst1|work2~2_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux27~0_combout\);

-- Location: LC_X9_Y8_N8
\inst1|Mux27~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux27~1_combout\ = (\ir1|ir_out\(4) & ((\ir1|ir_out\(5) & (\inst1|Mux27~0_combout\)) # (!\ir1|ir_out\(5) & ((\inst1|Mux35~5_combout\))))) # (!\ir1|ir_out\(4) & (\inst1|Mux27~0_combout\ & ((!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|Mux27~0_combout\,
	datac => \inst1|Mux35~5_combout\,
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux27~1_combout\);

-- Location: LC_X19_Y9_N1
\inst7|out_rf[88]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[8]~84\ = (\ir1|ir_out\(14) & (((\inst1|result[8]~86_combout\)))) # (!\ir1|ir_out\(14) & ((\ir1|ir_out\(15) & (\inst1|result[8]~86_combout\)) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(8))))))
-- \inst7|out_rf\(88) = DFFEAS(\inst10|result[8]~84\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(15),
	datac => \inst1|result[8]~86_combout\,
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[8]~84\,
	regout => \inst7|out_rf\(88));

-- Location: LC_X21_Y7_N8
\inst7|out_rf[8]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux7~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(24))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[8])))
-- \inst7|out_rf\(8) = DFFEAS(\inst6|Mux7~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[8]~84\,
	datad => \inst7|out_rf\(24),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux7~2\,
	regout => \inst7|out_rf\(8));

-- Location: LC_X21_Y7_N6
\inst7|out_rf[24]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux23~2\ = (\ir1|ir_out\(8) & (((K1_out_rf[24]) # (\ir1|ir_out\(9))))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(8) & ((!\ir1|ir_out\(9)))))
-- \inst7|out_rf\(24) = DFFEAS(\inst6|Mux23~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst7|out_rf\(8),
	datac => \inst10|result[8]~84\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux23~2\,
	regout => \inst7|out_rf\(24));

-- Location: LC_X21_Y8_N5
\inst7|out_rf[40]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux23~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux23~2\ & (\inst7|out_rf\(56))) # (!\inst6|Mux23~2\ & ((K1_out_rf[40]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux23~2\))))
-- \inst7|out_rf\(40) = DFFEAS(\inst6|Mux23~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(56),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[8]~84\,
	datad => \inst6|Mux23~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux23~3\,
	regout => \inst7|out_rf\(40));

-- Location: LC_X21_Y8_N1
\inst7|out_rf[56]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux7~3\ = (\inst6|Mux7~2\ & (((K1_out_rf[56])) # (!\ir1|ir_out\(12)))) # (!\inst6|Mux7~2\ & (\ir1|ir_out\(12) & ((\inst7|out_rf\(40)))))
-- \inst7|out_rf\(56) = DFFEAS(\inst6|Mux7~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux7~2\,
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[8]~84\,
	datad => \inst7|out_rf\(40),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux7~3\,
	regout => \inst7|out_rf\(56));

-- Location: LC_X20_Y9_N4
\inst7|out_rf[120]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux23~1\ = (\inst6|Mux23~0\ & (((K1_out_rf[120])) # (!\ir1|ir_out\(8)))) # (!\inst6|Mux23~0\ & (\ir1|ir_out\(8) & ((\inst7|out_rf\(88)))))
-- \inst7|out_rf\(120) = DFFEAS(\inst6|Mux23~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux23~0\,
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[8]~84\,
	datad => \inst7|out_rf\(88),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux23~1\,
	regout => \inst7|out_rf\(120));

-- Location: LC_X16_Y8_N7
\inst20|b_out[8]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(8) = DFFEAS(((\ir1|ir_out\(10) & ((\inst6|Mux23~1\))) # (!\ir1|ir_out\(10) & (\inst6|Mux23~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux23~3\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux23~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(8));

-- Location: LC_X10_Y7_N9
\inst1|work1~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~10_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(7)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~10_combout\);

-- Location: LC_X12_Y5_N7
\inst1|work1~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~9_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(5)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(6),
	datac => \inst20|b_out\(5),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~9_combout\);

-- Location: LC_X12_Y5_N8
\inst1|work1~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~11_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~9_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~10_combout\,
	datac => \inst1|work1~9_combout\,
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~11_combout\);

-- Location: LC_X12_Y5_N5
\inst1|work1~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~7_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(3))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datab => \inst20|b_out\(3),
	datad => \inst20|b_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~7_combout\);

-- Location: LC_X12_Y5_N6
\inst1|work1~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~8_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~6_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work1~6_combout\,
	datad => \inst1|work1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~8_combout\);

-- Location: LC_X12_Y5_N3
\inst1|work2~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~1_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~8_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(2),
	datac => \inst1|work1~11_combout\,
	datad => \inst1|work1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~1_combout\);

-- Location: LC_X9_Y6_N6
\inst1|work1~13\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~13_combout\ = (\ir1|ir_out\(1) & (((\inst1|work0~0_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work0~0_combout\,
	datad => \inst1|work1~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~13_combout\);

-- Location: LC_X9_Y6_N1
\inst1|work1~14\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~14_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(11))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(11),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~14_combout\);

-- Location: LC_X10_Y6_N9
\inst1|work1~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~15_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(9)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~15_combout\);

-- Location: LC_X9_Y6_N2
\inst1|work1~16\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~16_combout\ = ((\ir1|ir_out\(1) & (\inst1|work1~14_combout\)) # (!\ir1|ir_out\(1) & ((\inst1|work1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~14_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~16_combout\);

-- Location: LC_X9_Y8_N3
\inst1|result2~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~7_combout\ = (!\ir1|ir_out\(3) & ((\ir1|ir_out\(2) & (\inst1|work1~13_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~13_combout\,
	datab => \ir1|ir_out\(2),
	datac => \ir1|ir_out\(3),
	datad => \inst1|work1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~7_combout\);

-- Location: LC_X9_Y8_N6
\inst1|Mux27~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux27~2_combout\ = ((\ir1|ir_out\(5) & ((\inst1|result2~7_combout\))) # (!\ir1|ir_out\(5) & (\inst1|work2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \inst1|work2~1_combout\,
	datad => \inst1|result2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux27~2_combout\);

-- Location: LC_X9_Y8_N1
\inst1|Mux27~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux27~3_combout\ = (\ir1|ir_out\(3) & ((\inst1|Mux27~1_combout\) # ((\ir1|ir_out\(5) & \inst1|Mux27~2_combout\)))) # (!\ir1|ir_out\(3) & (((\inst1|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \inst1|Mux27~1_combout\,
	datac => \ir1|ir_out\(3),
	datad => \inst1|Mux27~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux27~3_combout\);

-- Location: LC_X13_Y9_N2
\inst1|Add1~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~5_combout\ = \inst20|b_out\(0) $ ((\inst20|a_out\(0)))
-- \inst1|Add1~7\ = CARRY((\inst20|b_out\(0)) # ((!\inst20|a_out\(0))))
-- \inst1|Add1~7COUT1_100\ = CARRY((\inst20|b_out\(0)) # ((!\inst20|a_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(0),
	datab => \inst20|a_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~5_combout\,
	cout0 => \inst1|Add1~7\,
	cout1 => \inst1|Add1~7COUT1_100\);

-- Location: LC_X13_Y9_N3
\inst1|Add1~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~10_combout\ = \inst20|a_out\(1) $ (\inst20|b_out\(1) $ ((!\inst1|Add1~7\)))
-- \inst1|Add1~12\ = CARRY((\inst20|a_out\(1) & ((!\inst1|Add1~7\) # (!\inst20|b_out\(1)))) # (!\inst20|a_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add1~7\)))
-- \inst1|Add1~12COUT1_102\ = CARRY((\inst20|a_out\(1) & ((!\inst1|Add1~7COUT1_100\) # (!\inst20|b_out\(1)))) # (!\inst20|a_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add1~7COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(1),
	datab => \inst20|b_out\(1),
	cin0 => \inst1|Add1~7\,
	cin1 => \inst1|Add1~7COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~10_combout\,
	cout0 => \inst1|Add1~12\,
	cout1 => \inst1|Add1~12COUT1_102\);

-- Location: LC_X13_Y9_N4
\inst1|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~15_combout\ = \inst20|a_out\(2) $ (\inst20|b_out\(2) $ ((\inst1|Add1~12\)))
-- \inst1|Add1~17\ = CARRY((\inst20|a_out\(2) & (\inst20|b_out\(2) & !\inst1|Add1~12COUT1_102\)) # (!\inst20|a_out\(2) & ((\inst20|b_out\(2)) # (!\inst1|Add1~12COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(2),
	datab => \inst20|b_out\(2),
	cin0 => \inst1|Add1~12\,
	cin1 => \inst1|Add1~12COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~15_combout\,
	cout => \inst1|Add1~17\);

-- Location: LC_X20_Y9_N6
\inst7|out_rf[69]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux10~0\ = (\ir1|ir_out\(12) & ((\inst7|out_rf\(101)) # ((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & (((K1_out_rf[69] & !\ir1|ir_out\(11)))))
-- \inst7|out_rf\(69) = DFFEAS(\inst6|Mux10~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(101),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[5]~65\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux10~0\,
	regout => \inst7|out_rf\(69));

-- Location: LC_X22_Y9_N4
\inst7|out_rf[101]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux26~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[101]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(69) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(101) = DFFEAS(\inst6|Mux26~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(69),
	datac => \inst10|result[5]~65\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux26~0\,
	regout => \inst7|out_rf\(101));

-- Location: LC_X20_Y11_N3
\inst10|result[5]~63\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[5]~63_combout\ = (!\ir1|ir_out\(15) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & !\ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[5]~63_combout\);

-- Location: LC_X20_Y11_N7
\inst7|out_rf[85]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[5]~65\ = (\inst10|result[5]~64_combout\) # ((\inst10|result[5]~63_combout\) # ((\inst10|result[12]~30_combout\ & \inst1|result[5]~68_combout\)))
-- \inst7|out_rf\(85) = DFFEAS(\inst10|result[5]~65\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffec",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[12]~30_combout\,
	datab => \inst10|result[5]~64_combout\,
	datac => \inst1|result[5]~68_combout\,
	datad => \inst10|result[5]~63_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[5]~65\,
	regout => \inst7|out_rf\(85));

-- Location: LC_X22_Y9_N8
\inst7|out_rf[117]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux26~1\ = (\inst6|Mux26~0\ & (((K1_out_rf[117]) # (!\ir1|ir_out\(8))))) # (!\inst6|Mux26~0\ & (\inst7|out_rf\(85) & ((\ir1|ir_out\(8)))))
-- \inst7|out_rf\(117) = DFFEAS(\inst6|Mux26~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(85),
	datab => \inst6|Mux26~0\,
	datac => \inst10|result[5]~65\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux26~1\,
	regout => \inst7|out_rf\(117));

-- Location: LC_X22_Y9_N3
\inst6|Mux10~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux10~1_combout\ = (\inst6|Mux10~0\ & ((\inst7|out_rf\(117)) # ((!\ir1|ir_out\(11))))) # (!\inst6|Mux10~0\ & (((\inst7|out_rf\(85) & \ir1|ir_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~0\,
	datab => \inst7|out_rf\(117),
	datac => \inst7|out_rf\(85),
	datad => \ir1|ir_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux10~1_combout\);

-- Location: LC_X22_Y6_N6
\inst7|out_rf[5]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux10~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(21)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[5] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(5) = DFFEAS(\inst6|Mux10~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(21),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[5]~65\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux10~2\,
	regout => \inst7|out_rf\(5));

-- Location: LC_X22_Y6_N7
\inst7|out_rf[21]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux26~2\ = (\ir1|ir_out\(9) & (\ir1|ir_out\(8))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & (K1_out_rf[21])) # (!\ir1|ir_out\(8) & ((\inst7|out_rf\(5))))))
-- \inst7|out_rf\(21) = DFFEAS(\inst6|Mux26~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[5]~65\,
	datad => \inst7|out_rf\(5),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux26~2\,
	regout => \inst7|out_rf\(21));

-- Location: LC_X22_Y8_N0
\inst7|out_rf[53]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux10~3\ = (\inst6|Mux10~2\ & (((K1_out_rf[53]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux10~2\ & (\inst7|out_rf\(37) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(53) = DFFEAS(\inst6|Mux10~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(37),
	datab => \inst6|Mux10~2\,
	datac => \inst10|result[5]~65\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux10~3\,
	regout => \inst7|out_rf\(53));

-- Location: LC_X22_Y8_N2
\inst7|out_rf[37]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux26~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux26~2\ & ((\inst7|out_rf\(53)))) # (!\inst6|Mux26~2\ & (K1_out_rf[37])))) # (!\ir1|ir_out\(9) & (\inst6|Mux26~2\))
-- \inst7|out_rf\(37) = DFFEAS(\inst6|Mux26~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[5]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux26~2\,
	datac => \inst10|result[5]~65\,
	datad => \inst7|out_rf\(53),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux26~3\,
	regout => \inst7|out_rf\(37));

-- Location: LC_X16_Y9_N1
\inst20|a_out[5]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(5) = DFFEAS(((\ir1|ir_out\(13) & (\inst6|Mux10~1_combout\)) # (!\ir1|ir_out\(13) & ((\inst6|Mux10~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux10~1_combout\,
	datac => \ir1|ir_out\(13),
	datad => \inst6|Mux10~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(5));

-- Location: LC_X13_Y9_N5
\inst1|Add1~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~20_combout\ = \inst20|a_out\(3) $ (\inst20|b_out\(3) $ ((!\inst1|Add1~17\)))
-- \inst1|Add1~22\ = CARRY((\inst20|a_out\(3) & ((!\inst1|Add1~17\) # (!\inst20|b_out\(3)))) # (!\inst20|a_out\(3) & (!\inst20|b_out\(3) & !\inst1|Add1~17\)))
-- \inst1|Add1~22COUT1_104\ = CARRY((\inst20|a_out\(3) & ((!\inst1|Add1~17\) # (!\inst20|b_out\(3)))) # (!\inst20|a_out\(3) & (!\inst20|b_out\(3) & !\inst1|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(3),
	datab => \inst20|b_out\(3),
	cin => \inst1|Add1~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~20_combout\,
	cout0 => \inst1|Add1~22\,
	cout1 => \inst1|Add1~22COUT1_104\);

-- Location: LC_X13_Y9_N6
\inst1|Add1~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~25_combout\ = \inst20|a_out\(4) $ (\inst20|b_out\(4) $ (((!\inst1|Add1~17\ & \inst1|Add1~22\) # (\inst1|Add1~17\ & \inst1|Add1~22COUT1_104\))))
-- \inst1|Add1~27\ = CARRY((\inst20|a_out\(4) & (\inst20|b_out\(4) & !\inst1|Add1~22\)) # (!\inst20|a_out\(4) & ((\inst20|b_out\(4)) # (!\inst1|Add1~22\))))
-- \inst1|Add1~27COUT1_106\ = CARRY((\inst20|a_out\(4) & (\inst20|b_out\(4) & !\inst1|Add1~22COUT1_104\)) # (!\inst20|a_out\(4) & ((\inst20|b_out\(4)) # (!\inst1|Add1~22COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(4),
	datab => \inst20|b_out\(4),
	cin => \inst1|Add1~17\,
	cin0 => \inst1|Add1~22\,
	cin1 => \inst1|Add1~22COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~25_combout\,
	cout0 => \inst1|Add1~27\,
	cout1 => \inst1|Add1~27COUT1_106\);

-- Location: LC_X13_Y9_N7
\inst1|Add1~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~30_combout\ = \inst20|b_out\(5) $ (\inst20|a_out\(5) $ ((!(!\inst1|Add1~17\ & \inst1|Add1~27\) # (\inst1|Add1~17\ & \inst1|Add1~27COUT1_106\))))
-- \inst1|Add1~32\ = CARRY((\inst20|b_out\(5) & (\inst20|a_out\(5) & !\inst1|Add1~27\)) # (!\inst20|b_out\(5) & ((\inst20|a_out\(5)) # (!\inst1|Add1~27\))))
-- \inst1|Add1~32COUT1_108\ = CARRY((\inst20|b_out\(5) & (\inst20|a_out\(5) & !\inst1|Add1~27COUT1_106\)) # (!\inst20|b_out\(5) & ((\inst20|a_out\(5)) # (!\inst1|Add1~27COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \inst20|a_out\(5),
	cin => \inst1|Add1~17\,
	cin0 => \inst1|Add1~27\,
	cin1 => \inst1|Add1~27COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~30_combout\,
	cout0 => \inst1|Add1~32\,
	cout1 => \inst1|Add1~32COUT1_108\);

-- Location: LC_X13_Y9_N8
\inst1|Add1~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~35_combout\ = \inst20|a_out\(6) $ (\inst20|b_out\(6) $ (((!\inst1|Add1~17\ & \inst1|Add1~32\) # (\inst1|Add1~17\ & \inst1|Add1~32COUT1_108\))))
-- \inst1|Add1~37\ = CARRY((\inst20|a_out\(6) & (\inst20|b_out\(6) & !\inst1|Add1~32\)) # (!\inst20|a_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add1~32\))))
-- \inst1|Add1~37COUT1_110\ = CARRY((\inst20|a_out\(6) & (\inst20|b_out\(6) & !\inst1|Add1~32COUT1_108\)) # (!\inst20|a_out\(6) & ((\inst20|b_out\(6)) # (!\inst1|Add1~32COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(6),
	datab => \inst20|b_out\(6),
	cin => \inst1|Add1~17\,
	cin0 => \inst1|Add1~32\,
	cin1 => \inst1|Add1~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~35_combout\,
	cout0 => \inst1|Add1~37\,
	cout1 => \inst1|Add1~37COUT1_110\);

-- Location: LC_X13_Y9_N9
\inst1|Add1~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~40_combout\ = \inst20|b_out\(7) $ (\inst20|a_out\(7) $ ((!(!\inst1|Add1~17\ & \inst1|Add1~37\) # (\inst1|Add1~17\ & \inst1|Add1~37COUT1_110\))))
-- \inst1|Add1~42\ = CARRY((\inst20|b_out\(7) & (\inst20|a_out\(7) & !\inst1|Add1~37COUT1_110\)) # (!\inst20|b_out\(7) & ((\inst20|a_out\(7)) # (!\inst1|Add1~37COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(7),
	datab => \inst20|a_out\(7),
	cin => \inst1|Add1~17\,
	cin0 => \inst1|Add1~37\,
	cin1 => \inst1|Add1~37COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~40_combout\,
	cout => \inst1|Add1~42\);

-- Location: LC_X13_Y8_N0
\inst1|Add1~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~45_combout\ = \inst20|a_out\(8) $ (\inst20|b_out\(8) $ ((\inst1|Add1~42\)))
-- \inst1|Add1~47\ = CARRY((\inst20|a_out\(8) & (\inst20|b_out\(8) & !\inst1|Add1~42\)) # (!\inst20|a_out\(8) & ((\inst20|b_out\(8)) # (!\inst1|Add1~42\))))
-- \inst1|Add1~47COUT1_112\ = CARRY((\inst20|a_out\(8) & (\inst20|b_out\(8) & !\inst1|Add1~42\)) # (!\inst20|a_out\(8) & ((\inst20|b_out\(8)) # (!\inst1|Add1~42\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(8),
	datab => \inst20|b_out\(8),
	cin => \inst1|Add1~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~45_combout\,
	cout0 => \inst1|Add1~47\,
	cout1 => \inst1|Add1~47COUT1_112\);

-- Location: LC_X11_Y8_N0
\inst1|Add2~55\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~55_combout\ = \inst20|b_out\(8) $ (\ir1|ir_out\(7) $ ((!\inst1|Add2~52\)))
-- \inst1|Add2~57\ = CARRY((\inst20|b_out\(8) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~52\))) # (!\inst20|b_out\(8) & (\ir1|ir_out\(7) & !\inst1|Add2~52\)))
-- \inst1|Add2~57COUT1_112\ = CARRY((\inst20|b_out\(8) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~52\))) # (!\inst20|b_out\(8) & (\ir1|ir_out\(7) & !\inst1|Add2~52\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~55_combout\,
	cout0 => \inst1|Add2~57\,
	cout1 => \inst1|Add2~57COUT1_112\);

-- Location: LC_X15_Y9_N8
\inst1|Mux7~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~2_combout\ = (\inst20|b_out\(8) & ((\ir1|ir_out\(4) & (!\ir1|ir_out\(6))) # (!\ir1|ir_out\(4) & ((!\inst20|a_out\(8)))))) # (!\inst20|b_out\(8) & (\inst20|a_out\(8) & (\ir1|ir_out\(6) $ (\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "324a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \ir1|ir_out\(6),
	datac => \inst20|a_out\(8),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~2_combout\);

-- Location: LC_X15_Y9_N9
\inst1|Mux7~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~4_combout\ = (\ir1|ir_out\(7) & (((\ir1|ir_out\(5)) # (\inst1|Mux7~2_combout\)))) # (!\ir1|ir_out\(7) & (\ir1|ir_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \ir1|ir_out\(6),
	datac => \ir1|ir_out\(5),
	datad => \inst1|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~4_combout\);

-- Location: LC_X14_Y9_N2
\inst1|Add0~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~5_combout\ = \inst20|a_out\(0) $ ((\inst20|b_out\(0)))
-- \inst1|Add0~7\ = CARRY((\inst20|a_out\(0) & (\inst20|b_out\(0))))
-- \inst1|Add0~7COUT1_100\ = CARRY((\inst20|a_out\(0) & (\inst20|b_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(0),
	datab => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~5_combout\,
	cout0 => \inst1|Add0~7\,
	cout1 => \inst1|Add0~7COUT1_100\);

-- Location: LC_X14_Y9_N3
\inst1|Add0~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~10_combout\ = \inst20|a_out\(1) $ (\inst20|b_out\(1) $ ((\inst1|Add0~7\)))
-- \inst1|Add0~12\ = CARRY((\inst20|a_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add0~7\)) # (!\inst20|a_out\(1) & ((!\inst1|Add0~7\) # (!\inst20|b_out\(1)))))
-- \inst1|Add0~12COUT1_102\ = CARRY((\inst20|a_out\(1) & (!\inst20|b_out\(1) & !\inst1|Add0~7COUT1_100\)) # (!\inst20|a_out\(1) & ((!\inst1|Add0~7COUT1_100\) # (!\inst20|b_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(1),
	datab => \inst20|b_out\(1),
	cin0 => \inst1|Add0~7\,
	cin1 => \inst1|Add0~7COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~10_combout\,
	cout0 => \inst1|Add0~12\,
	cout1 => \inst1|Add0~12COUT1_102\);

-- Location: LC_X14_Y9_N4
\inst1|Add0~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~15_combout\ = \inst20|b_out\(2) $ (\inst20|a_out\(2) $ ((!\inst1|Add0~12\)))
-- \inst1|Add0~17\ = CARRY((\inst20|b_out\(2) & ((\inst20|a_out\(2)) # (!\inst1|Add0~12COUT1_102\))) # (!\inst20|b_out\(2) & (\inst20|a_out\(2) & !\inst1|Add0~12COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(2),
	datab => \inst20|a_out\(2),
	cin0 => \inst1|Add0~12\,
	cin1 => \inst1|Add0~12COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~15_combout\,
	cout => \inst1|Add0~17\);

-- Location: LC_X14_Y9_N5
\inst1|Add0~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~20_combout\ = \inst20|a_out\(3) $ (\inst20|b_out\(3) $ ((\inst1|Add0~17\)))
-- \inst1|Add0~22\ = CARRY((\inst20|a_out\(3) & (!\inst20|b_out\(3) & !\inst1|Add0~17\)) # (!\inst20|a_out\(3) & ((!\inst1|Add0~17\) # (!\inst20|b_out\(3)))))
-- \inst1|Add0~22COUT1_104\ = CARRY((\inst20|a_out\(3) & (!\inst20|b_out\(3) & !\inst1|Add0~17\)) # (!\inst20|a_out\(3) & ((!\inst1|Add0~17\) # (!\inst20|b_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(3),
	datab => \inst20|b_out\(3),
	cin => \inst1|Add0~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~20_combout\,
	cout0 => \inst1|Add0~22\,
	cout1 => \inst1|Add0~22COUT1_104\);

-- Location: LC_X14_Y9_N6
\inst1|Add0~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~25_combout\ = \inst20|a_out\(4) $ (\inst20|b_out\(4) $ ((!(!\inst1|Add0~17\ & \inst1|Add0~22\) # (\inst1|Add0~17\ & \inst1|Add0~22COUT1_104\))))
-- \inst1|Add0~27\ = CARRY((\inst20|a_out\(4) & ((\inst20|b_out\(4)) # (!\inst1|Add0~22\))) # (!\inst20|a_out\(4) & (\inst20|b_out\(4) & !\inst1|Add0~22\)))
-- \inst1|Add0~27COUT1_106\ = CARRY((\inst20|a_out\(4) & ((\inst20|b_out\(4)) # (!\inst1|Add0~22COUT1_104\))) # (!\inst20|a_out\(4) & (\inst20|b_out\(4) & !\inst1|Add0~22COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(4),
	datab => \inst20|b_out\(4),
	cin => \inst1|Add0~17\,
	cin0 => \inst1|Add0~22\,
	cin1 => \inst1|Add0~22COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~25_combout\,
	cout0 => \inst1|Add0~27\,
	cout1 => \inst1|Add0~27COUT1_106\);

-- Location: LC_X14_Y9_N7
\inst1|Add0~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~30_combout\ = \inst20|b_out\(5) $ (\inst20|a_out\(5) $ (((!\inst1|Add0~17\ & \inst1|Add0~27\) # (\inst1|Add0~17\ & \inst1|Add0~27COUT1_106\))))
-- \inst1|Add0~32\ = CARRY((\inst20|b_out\(5) & (!\inst20|a_out\(5) & !\inst1|Add0~27\)) # (!\inst20|b_out\(5) & ((!\inst1|Add0~27\) # (!\inst20|a_out\(5)))))
-- \inst1|Add0~32COUT1_108\ = CARRY((\inst20|b_out\(5) & (!\inst20|a_out\(5) & !\inst1|Add0~27COUT1_106\)) # (!\inst20|b_out\(5) & ((!\inst1|Add0~27COUT1_106\) # (!\inst20|a_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \inst20|a_out\(5),
	cin => \inst1|Add0~17\,
	cin0 => \inst1|Add0~27\,
	cin1 => \inst1|Add0~27COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~30_combout\,
	cout0 => \inst1|Add0~32\,
	cout1 => \inst1|Add0~32COUT1_108\);

-- Location: LC_X14_Y9_N8
\inst1|Add0~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~35_combout\ = \inst20|b_out\(6) $ (\inst20|a_out\(6) $ ((!(!\inst1|Add0~17\ & \inst1|Add0~32\) # (\inst1|Add0~17\ & \inst1|Add0~32COUT1_108\))))
-- \inst1|Add0~37\ = CARRY((\inst20|b_out\(6) & ((\inst20|a_out\(6)) # (!\inst1|Add0~32\))) # (!\inst20|b_out\(6) & (\inst20|a_out\(6) & !\inst1|Add0~32\)))
-- \inst1|Add0~37COUT1_110\ = CARRY((\inst20|b_out\(6) & ((\inst20|a_out\(6)) # (!\inst1|Add0~32COUT1_108\))) # (!\inst20|b_out\(6) & (\inst20|a_out\(6) & !\inst1|Add0~32COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(6),
	datab => \inst20|a_out\(6),
	cin => \inst1|Add0~17\,
	cin0 => \inst1|Add0~32\,
	cin1 => \inst1|Add0~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~35_combout\,
	cout0 => \inst1|Add0~37\,
	cout1 => \inst1|Add0~37COUT1_110\);

-- Location: LC_X14_Y9_N9
\inst1|Add0~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~40_combout\ = \inst20|a_out\(7) $ (\inst20|b_out\(7) $ (((!\inst1|Add0~17\ & \inst1|Add0~37\) # (\inst1|Add0~17\ & \inst1|Add0~37COUT1_110\))))
-- \inst1|Add0~42\ = CARRY((\inst20|a_out\(7) & (!\inst20|b_out\(7) & !\inst1|Add0~37COUT1_110\)) # (!\inst20|a_out\(7) & ((!\inst1|Add0~37COUT1_110\) # (!\inst20|b_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(7),
	datab => \inst20|b_out\(7),
	cin => \inst1|Add0~17\,
	cin0 => \inst1|Add0~37\,
	cin1 => \inst1|Add0~37COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~40_combout\,
	cout => \inst1|Add0~42\);

-- Location: LC_X14_Y8_N0
\inst1|Add0~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~45_combout\ = \inst20|b_out\(8) $ (\inst20|a_out\(8) $ ((!\inst1|Add0~42\)))
-- \inst1|Add0~47\ = CARRY((\inst20|b_out\(8) & ((\inst20|a_out\(8)) # (!\inst1|Add0~42\))) # (!\inst20|b_out\(8) & (\inst20|a_out\(8) & !\inst1|Add0~42\)))
-- \inst1|Add0~47COUT1_112\ = CARRY((\inst20|b_out\(8) & ((\inst20|a_out\(8)) # (!\inst1|Add0~42\))) # (!\inst20|b_out\(8) & (\inst20|a_out\(8) & !\inst1|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \inst20|a_out\(8),
	cin => \inst1|Add0~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~45_combout\,
	cout0 => \inst1|Add0~47\,
	cout1 => \inst1|Add0~47COUT1_112\);

-- Location: LC_X15_Y9_N5
\inst1|Mux7~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~0_combout\ = (\ir1|ir_out\(4) & (((\inst1|Add1~45_combout\)))) # (!\ir1|ir_out\(4) & (\inst1|Add0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|Add0~45_combout\,
	datad => \inst1|Add1~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~0_combout\);

-- Location: LC_X15_Y9_N7
\inst1|Mux7~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~3_combout\ = (\ir1|ir_out\(6) & (!\ir1|ir_out\(5) & (\ir1|ir_out\(7) $ (\inst1|Mux7~2_combout\)))) # (!\ir1|ir_out\(6) & (\ir1|ir_out\(7) $ (((\ir1|ir_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "056a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst1|Mux7~2_combout\,
	datac => \ir1|ir_out\(6),
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~3_combout\);

-- Location: LC_X15_Y9_N0
\inst1|Mux7~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~1_combout\ = (\inst20|a_out\(8) & ((\ir1|ir_out\(4)) # ((\inst20|b_out\(8) & !\ir1|ir_out\(6))))) # (!\inst20|a_out\(8) & (\inst20|b_out\(8) & (!\ir1|ir_out\(6) & \ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f220",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \ir1|ir_out\(6),
	datac => \inst20|a_out\(8),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~1_combout\);

-- Location: LC_X15_Y9_N6
\inst1|Mux7~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux7~5_combout\ = (\inst1|Mux7~3_combout\ & (\inst1|Mux7~4_combout\ $ (((\inst1|Mux7~1_combout\))))) # (!\inst1|Mux7~3_combout\ & (!\inst1|Mux7~4_combout\ & (\inst1|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "54a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux7~4_combout\,
	datab => \inst1|Mux7~0_combout\,
	datac => \inst1|Mux7~3_combout\,
	datad => \inst1|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux7~5_combout\);

-- Location: LC_X15_Y9_N3
\inst1|result[8]~84\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[8]~84_combout\ = (\ir1|ir_out\(15) & (\ir1|ir_out\(14) & ((\inst1|Mux7~5_combout\)))) # (!\ir1|ir_out\(15) & (((\inst1|Add2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(15),
	datac => \inst1|Add2~55_combout\,
	datad => \inst1|Mux7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[8]~84_combout\);

-- Location: LC_X10_Y9_N9
\inst1|Add3~50\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~50_combout\ = \inst20|b_out\(7) $ (\ir1|ir_out\(7) $ ((!(!\inst1|Add3~22\ & \inst1|Add3~47\) # (\inst1|Add3~22\ & \inst1|Add3~47COUT1_110\))))
-- \inst1|Add3~52\ = CARRY((\inst20|b_out\(7) & (\ir1|ir_out\(7) & !\inst1|Add3~47COUT1_110\)) # (!\inst20|b_out\(7) & ((\ir1|ir_out\(7)) # (!\inst1|Add3~47COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(7),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add3~22\,
	cin0 => \inst1|Add3~47\,
	cin1 => \inst1|Add3~47COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~50_combout\,
	cout => \inst1|Add3~52\);

-- Location: LC_X10_Y8_N0
\inst1|Add3~55\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~55_combout\ = \inst20|b_out\(8) $ (\ir1|ir_out\(7) $ ((\inst1|Add3~52\)))
-- \inst1|Add3~57\ = CARRY((\inst20|b_out\(8) & ((!\inst1|Add3~52\) # (!\ir1|ir_out\(7)))) # (!\inst20|b_out\(8) & (!\ir1|ir_out\(7) & !\inst1|Add3~52\)))
-- \inst1|Add3~57COUT1_112\ = CARRY((\inst20|b_out\(8) & ((!\inst1|Add3~52\) # (!\ir1|ir_out\(7)))) # (!\inst20|b_out\(8) & (!\ir1|ir_out\(7) & !\inst1|Add3~52\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add3~52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~55_combout\,
	cout0 => \inst1|Add3~57\,
	cout1 => \inst1|Add3~57COUT1_112\);

-- Location: LC_X15_Y9_N1
\inst1|result[8]~82\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[8]~82_combout\ = (\inst1|Add2~55_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Equal9~0\ & \inst1|Add3~55_combout\)))) # (!\inst1|Add2~55_combout\ & (\inst1|Equal9~0\ & ((\inst1|Add3~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~55_combout\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Add3~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[8]~82_combout\);

-- Location: LC_X15_Y9_N2
\inst1|result[8]~83\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[8]~83_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|Equal4~2_combout\ & (\ir1|ir_out\(7))) # (!\inst1|Equal4~2_combout\ & ((\inst1|result[8]~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst1|Equal4~2_combout\,
	datac => \ir1|ir_out\(7),
	datad => \inst1|result[8]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[8]~83_combout\);

-- Location: LC_X15_Y9_N4
\inst1|result[8]~85\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[8]~85_combout\ = (\inst|always0~0_combout\ & (\inst1|Add1~45_combout\)) # (!\inst|always0~0_combout\ & (((\inst1|result[8]~84_combout\) # (\inst1|result[8]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aafc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~45_combout\,
	datab => \inst1|result[8]~84_combout\,
	datac => \inst1|result[8]~83_combout\,
	datad => \inst|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[8]~85_combout\);

-- Location: LC_X16_Y4_N2
\inst1|result[8]~86\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[8]~86_combout\ = (\inst1|always2~0_combout\ & (((\inst1|Mux27~3_combout\)))) # (!\inst1|always2~0_combout\ & (((\inst1|result[8]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|always2~0_combout\,
	datac => \inst1|Mux27~3_combout\,
	datad => \inst1|result[8]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[8]~86_combout\);

-- Location: LC_X16_Y12_N2
\inst5|out[8]~40\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[8]~40_combout\ = (\pc1|pc_out\(8) $ ((!(!\inst5|out[5]~27\ & \inst5|out[7]~37\) # (\inst5|out[5]~27\ & \inst5|out[7]~37COUT1_80\))))
-- \inst5|out[8]~42\ = CARRY(((\pc1|pc_out\(8) & !\inst5|out[7]~37\)))
-- \inst5|out[8]~42COUT1_82\ = CARRY(((\pc1|pc_out\(8) & !\inst5|out[7]~37COUT1_80\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(8),
	cin => \inst5|out[5]~27\,
	cin0 => \inst5|out[7]~37\,
	cin1 => \inst5|out[7]~37COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[8]~40_combout\,
	cout0 => \inst5|out[8]~42\,
	cout1 => \inst5|out[8]~42COUT1_82\);

-- Location: LC_X15_Y11_N2
\pc1|pc_out[8]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(8) = DFFEAS(\pc1|pc_out\(8) $ (\ir1|ir_out\(7) $ ((!(!\pc1|pc_out[5]~11\ & \pc1|pc_out[7]~15\) # (\pc1|pc_out[5]~11\ & \pc1|pc_out[7]~15COUT1_45\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[8]~40_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[8]~17\ = CARRY((\pc1|pc_out\(8) & ((\ir1|ir_out\(7)) # (!\pc1|pc_out[7]~15\))) # (!\pc1|pc_out\(8) & (\ir1|ir_out\(7) & !\pc1|pc_out[7]~15\)))
-- \pc1|pc_out[8]~17COUT1_47\ = CARRY((\pc1|pc_out\(8) & ((\ir1|ir_out\(7)) # (!\pc1|pc_out[7]~15COUT1_45\))) # (!\pc1|pc_out\(8) & (\ir1|ir_out\(7) & !\pc1|pc_out[7]~15COUT1_45\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \pc1|pc_out\(8),
	datab => \ir1|ir_out\(7),
	datac => \inst5|out[8]~40_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[5]~11\,
	cin0 => \pc1|pc_out[7]~15\,
	cin1 => \pc1|pc_out[7]~15COUT1_45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(8),
	cout0 => \pc1|pc_out[8]~17\,
	cout1 => \pc1|pc_out[8]~17COUT1_47\);

-- Location: LC_X19_Y9_N6
\inst18|address[8]~8\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[8]~8_combout\ = (\inst18|wren~0_combout\ & (\inst1|result[8]~86_combout\)) # (!\inst18|wren~0_combout\ & (((\pc1|pc_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|wren~0_combout\,
	datab => \inst1|result[8]~86_combout\,
	datac => \pc1|pc_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[8]~8_combout\);

-- Location: LC_X16_Y12_N3
\inst5|out[9]~45\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[9]~45_combout\ = (\pc1|pc_out\(9) $ (((!\inst5|out[5]~27\ & \inst5|out[8]~42\) # (\inst5|out[5]~27\ & \inst5|out[8]~42COUT1_82\))))
-- \inst5|out[9]~47\ = CARRY(((!\inst5|out[8]~42\) # (!\pc1|pc_out\(9))))
-- \inst5|out[9]~47COUT1_84\ = CARRY(((!\inst5|out[8]~42COUT1_82\) # (!\pc1|pc_out\(9))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(9),
	cin => \inst5|out[5]~27\,
	cin0 => \inst5|out[8]~42\,
	cin1 => \inst5|out[8]~42COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[9]~45_combout\,
	cout0 => \inst5|out[9]~47\,
	cout1 => \inst5|out[9]~47COUT1_84\);

-- Location: LC_X15_Y11_N3
\pc1|pc_out[9]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(9) = DFFEAS(\pc1|pc_out\(9) $ (\ir1|ir_out\(7) $ (((!\pc1|pc_out[5]~11\ & \pc1|pc_out[8]~17\) # (\pc1|pc_out[5]~11\ & \pc1|pc_out[8]~17COUT1_47\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[9]~45_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[9]~19\ = CARRY((\pc1|pc_out\(9) & (!\ir1|ir_out\(7) & !\pc1|pc_out[8]~17\)) # (!\pc1|pc_out\(9) & ((!\pc1|pc_out[8]~17\) # (!\ir1|ir_out\(7)))))
-- \pc1|pc_out[9]~19COUT1_49\ = CARRY((\pc1|pc_out\(9) & (!\ir1|ir_out\(7) & !\pc1|pc_out[8]~17COUT1_47\)) # (!\pc1|pc_out\(9) & ((!\pc1|pc_out[8]~17COUT1_47\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \pc1|pc_out\(9),
	datab => \ir1|ir_out\(7),
	datac => \inst5|out[9]~45_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[5]~11\,
	cin0 => \pc1|pc_out[8]~17\,
	cin1 => \pc1|pc_out[8]~17COUT1_47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(9),
	cout0 => \pc1|pc_out[9]~19\,
	cout1 => \pc1|pc_out[9]~19COUT1_49\);

-- Location: LC_X15_Y11_N6
\inst18|address[9]~9\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[9]~9_combout\ = ((\inst18|wren~0_combout\ & ((\inst1|result\(9)))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(9),
	datac => \inst1|result\(9),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[9]~9_combout\);

-- Location: LC_X16_Y12_N4
\inst5|out[10]~50\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[10]~50_combout\ = \pc1|pc_out\(10) $ ((((!(!\inst5|out[5]~27\ & \inst5|out[9]~47\) # (\inst5|out[5]~27\ & \inst5|out[9]~47COUT1_84\)))))
-- \inst5|out[10]~52\ = CARRY((\pc1|pc_out\(10) & ((!\inst5|out[9]~47COUT1_84\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(10),
	cin => \inst5|out[5]~27\,
	cin0 => \inst5|out[9]~47\,
	cin1 => \inst5|out[9]~47COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[10]~50_combout\,
	cout => \inst5|out[10]~52\);

-- Location: LC_X15_Y11_N4
\pc1|pc_out[10]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(10) = DFFEAS(\pc1|pc_out\(10) $ (\ir1|ir_out\(7) $ ((!(!\pc1|pc_out[5]~11\ & \pc1|pc_out[9]~19\) # (\pc1|pc_out[5]~11\ & \pc1|pc_out[9]~19COUT1_49\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, 
-- \inst5|out[10]~50_combout\, , , \pc1|pc_out[9]~24_combout\)
-- \pc1|pc_out[10]~21\ = CARRY((\pc1|pc_out\(10) & ((\ir1|ir_out\(7)) # (!\pc1|pc_out[9]~19COUT1_49\))) # (!\pc1|pc_out\(10) & (\ir1|ir_out\(7) & !\pc1|pc_out[9]~19COUT1_49\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \pc1|pc_out\(10),
	datab => \ir1|ir_out\(7),
	datac => \inst5|out[10]~50_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[5]~11\,
	cin0 => \pc1|pc_out[9]~19\,
	cin1 => \pc1|pc_out[9]~19COUT1_49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(10),
	cout => \pc1|pc_out[10]~21\);

-- Location: LC_X20_Y5_N7
\inst18|address[10]~10\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[10]~10_combout\ = (\inst18|wren~0_combout\ & (((\inst1|result\(10))))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(10),
	datab => \inst1|result\(10),
	datac => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[10]~10_combout\);

-- Location: LC_X16_Y12_N5
\inst5|out[11]~55\ : cyclone_lcell
-- Equation(s):
-- \inst5|out[11]~55_combout\ = ((\inst5|out[10]~52\ $ (\pc1|pc_out\(11))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc1|pc_out\(11),
	cin => \inst5|out[10]~52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst5|out[11]~55_combout\);

-- Location: LC_X15_Y11_N5
\pc1|pc_out[11]\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out\(11) = DFFEAS((\ir1|ir_out\(7) $ (\pc1|pc_out[10]~21\ $ (\pc1|pc_out\(11)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst9|Equal0~0_combout\, \inst5|out[11]~55_combout\, , , \pc1|pc_out[9]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c33c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ir1|ir_out\(7),
	datac => \inst5|out[11]~55_combout\,
	datad => \pc1|pc_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => \pc1|pc_out[9]~24_combout\,
	ena => \inst9|Equal0~0_combout\,
	cin => \pc1|pc_out[10]~21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc1|pc_out\(11));

-- Location: LC_X15_Y11_N7
\inst18|address[11]~11\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[11]~11_combout\ = ((\inst18|wren~0_combout\ & ((\inst1|result\(11)))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc1|pc_out\(11),
	datac => \inst18|wren~0_combout\,
	datad => \inst1|result\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[11]~11_combout\);

-- Location: M4K_X17_Y18
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y8
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y5
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y6
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y3
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y7
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: LC_X15_Y7_N1
\inst18|data[14]~1\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[14]~1_combout\ = (\ir1|ir_out\(14) & (\inst18|wren~0_combout\ & ((\inst20|a_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \inst18|wren~0_combout\,
	datad => \inst20|a_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[14]~1_combout\);

-- Location: M4K_X17_Y4
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y11
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y12_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\);

-- Location: LC_X19_Y12_N1
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LC_X19_Y12_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LC_X19_Y12_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LC_X19_Y12_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LC_X19_Y12_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LC_X19_Y12_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: M4K_X17_Y9
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y12_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LC_X19_Y12_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: M4K_X17_Y12
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y12_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LC_X19_Y15_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LC_X20_Y10_N1
\inst7|out_rf[86]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[6]~89\ = (\inst10|result[6]~66_combout\) # ((!\ir1|ir_out\(14) & (!\ir1|ir_out\(15) & \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(6))))
-- \inst7|out_rf\(86) = DFFEAS(\inst10|result[6]~89\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(15),
	datac => \inst10|result[6]~66_combout\,
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[6]~89\,
	regout => \inst7|out_rf\(86));

-- Location: LC_X20_Y8_N5
\inst7|out_rf[118]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux25~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux25~0\ & (K1_out_rf[118])) # (!\inst6|Mux25~0\ & ((\inst7|out_rf\(86)))))) # (!\ir1|ir_out\(8) & (\inst6|Mux25~0\))
-- \inst7|out_rf\(118) = DFFEAS(\inst6|Mux25~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst6|Mux25~0\,
	datac => \inst10|result[6]~89\,
	datad => \inst7|out_rf\(86),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux25~1\,
	regout => \inst7|out_rf\(118));

-- Location: LC_X20_Y8_N6
\inst6|Mux9~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux9~1_combout\ = (\inst6|Mux9~0\ & ((\inst7|out_rf\(118)) # ((!\ir1|ir_out\(11))))) # (!\inst6|Mux9~0\ & (((\ir1|ir_out\(11) & \inst7|out_rf\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~0\,
	datab => \inst7|out_rf\(118),
	datac => \ir1|ir_out\(11),
	datad => \inst7|out_rf\(86),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux9~1_combout\);

-- Location: LC_X19_Y8_N6
\inst20|a_out[6]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(6) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux9~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux9~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ir1|ir_out\(13),
	datac => \inst6|Mux9~3\,
	datad => \inst6|Mux9~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(6));

-- Location: LC_X20_Y4_N3
\mul7reg1|mul7reg_out[14]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[14]~1\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[14])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[14]~1\,
	regout => \mul7reg1|mul7reg_out\(14));

-- Location: LC_X20_Y4_N7
\ir1|ir_out[14]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~26\ = (U1_ir_out[14] & (\ir1|ir_out\(15) & ((\ir1|ir_out\(6)) # (!\ir1|ir_out\(7)))))
-- \ir1|ir_out\(14) = DFFEAS(\inst1|result[2]~26\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[14]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(7),
	datab => \ir1|ir_out\(6),
	datac => \inst12|mul7out[14]~1\,
	datad => \ir1|ir_out\(15),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~26\,
	regout => \ir1|ir_out\(14));

-- Location: LC_X15_Y10_N7
\inst1|result[2]~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~2_combout\ = ((!\ir1|ir_out\(6) & ((\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(6),
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~2_combout\);

-- Location: LC_X13_Y10_N8
\inst1|x~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~5_combout\ = (\inst20|a_out\(6) $ (((\inst20|b_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|a_out\(6),
	datad => \inst20|b_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~5_combout\);

-- Location: LC_X15_Y4_N0
\ir1|ir_out[5]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~29\ = ((\ir1|ir_out\(6)) # ((\ir1|ir_out\(4) & U1_ir_out[5])))
-- \ir1|ir_out\(5) = DFFEAS(\inst1|result[2]~29\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[5]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(4),
	datac => \inst12|mul7out[5]~10\,
	datad => \ir1|ir_out\(6),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~29\,
	regout => \ir1|ir_out\(5));

-- Location: LC_X15_Y4_N8
\mul7reg1|mul7reg_out[6]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[6]~9\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[6])))) # (!\phase_counter1|out_phase\(1) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[6]~9\,
	regout => \mul7reg1|mul7reg_out\(6));

-- Location: LC_X15_Y4_N5
\ir1|ir_out[6]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~28\ = ((!\ir1|ir_out\(5) & ((!U1_ir_out[6]) # (!\ir1|ir_out\(4)))))
-- \ir1|ir_out\(6) = DFFEAS(\inst1|result[2]~28\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[6]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "005f",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(4),
	datac => \inst12|mul7out[6]~9\,
	datad => \ir1|ir_out\(5),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~28\,
	regout => \ir1|ir_out\(6));

-- Location: LC_X13_Y10_N0
\inst1|result[6]~70\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~70_combout\ = (\inst1|result[2]~29\ & (((\inst1|x~5_combout\ & \inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & ((\inst1|Add0~35_combout\) # ((!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~35_combout\,
	datab => \inst1|x~5_combout\,
	datac => \inst1|result[2]~29\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~70_combout\);

-- Location: LC_X13_Y10_N2
\inst1|result[6]~71\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~71_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(6) & ((\inst20|a_out\(6)) # (!\inst1|result[6]~70_combout\))) # (!\inst20|b_out\(6) & (\inst20|a_out\(6) & !\inst1|result[6]~70_combout\)))) # (!\inst1|result[2]~2_combout\ & 
-- (((\inst1|result[6]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8fe0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(6),
	datab => \inst20|a_out\(6),
	datac => \inst1|result[2]~2_combout\,
	datad => \inst1|result[6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~71_combout\);

-- Location: LC_X14_Y11_N3
\inst1|result[6]~72\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~72_combout\ = (\inst1|result[2]~26\ & (!\hlt_dff|always0~2\ & (\inst1|result[6]~71_combout\))) # (!\inst1|result[2]~26\ & ((\hlt_dff|always0~2\) # ((\inst1|Add2~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7564",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~26\,
	datab => \hlt_dff|always0~2\,
	datac => \inst1|result[6]~71_combout\,
	datad => \inst1|Add2~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~72_combout\);

-- Location: LC_X20_Y4_N8
\mul7reg1|mul7reg_out[4]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[4]~11\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[4])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[4]~11\,
	regout => \mul7reg1|mul7reg_out\(4));

-- Location: LC_X20_Y4_N5
\ir1|ir_out[4]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~27\ = (\hlt_dff|always0~2\ & (((U1_ir_out[4]) # (!\inst1|result[2]~26\))))
-- \ir1|ir_out\(4) = DFFEAS(\inst1|result[2]~27\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[4]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \hlt_dff|always0~2\,
	datac => \inst12|mul7out[4]~11\,
	datad => \inst1|result[2]~26\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~27\,
	regout => \ir1|ir_out\(4));

-- Location: LC_X14_Y11_N5
\inst1|result[6]~69\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~69_combout\ = (((\inst20|b_out\(6) & !\ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst20|b_out\(6),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~69_combout\);

-- Location: LC_X14_Y11_N6
\inst1|result[6]~73\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~73_combout\ = (\inst1|result[6]~72_combout\ & (((\inst1|result[6]~69_combout\) # (!\inst1|result[2]~27\)))) # (!\inst1|result[6]~72_combout\ & (\inst20|a_out\(6) & (\inst1|result[2]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(6),
	datab => \inst1|result[6]~72_combout\,
	datac => \inst1|result[2]~27\,
	datad => \inst1|result[6]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~73_combout\);

-- Location: LC_X14_Y11_N7
\inst1|result[6]~74\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~74_combout\ = (\inst1|result[6]~73_combout\ & (((!\ir1|ir_out\(5))) # (!\hlt_dff|always0~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "22aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[6]~73_combout\,
	datab => \hlt_dff|always0~2\,
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~74_combout\);

-- Location: LC_X14_Y11_N4
\inst1|result[2]~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~35_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|Equal4~2_combout\) # ((\inst1|v1~0\ & \ir1|ir_out\(4))))) # (!\inst1|Equal4~0_combout\ & (\inst1|v1~0\ & ((\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst1|v1~0\,
	datac => \inst1|Equal4~2_combout\,
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~35_combout\);

-- Location: LC_X14_Y11_N2
\inst1|result[6]~75\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~75_combout\ = (\inst1|Equal4~0_combout\ & (((\inst1|result[2]~35_combout\)))) # (!\inst1|Equal4~0_combout\ & ((\inst1|result[2]~35_combout\ & (\inst1|Add1~35_combout\)) # (!\inst1|result[2]~35_combout\ & 
-- ((\inst1|result[6]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~35_combout\,
	datab => \inst1|Equal4~0_combout\,
	datac => \inst1|result[6]~74_combout\,
	datad => \inst1|result[2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~75_combout\);

-- Location: LC_X14_Y11_N9
\inst1|result[6]~76\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~76_combout\ = (\inst1|result[6]~75_combout\ & ((\ir1|ir_out\(6)) # ((!\inst1|Equal4~0_combout\)))) # (!\inst1|result[6]~75_combout\ & (((\inst1|Selector9~0_combout\ & \inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \inst1|Selector9~0_combout\,
	datac => \inst1|result[6]~75_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~76_combout\);

-- Location: LC_X10_Y7_N3
\inst1|work1~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~20_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(11))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(11),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~20_combout\);

-- Location: LC_X9_Y7_N3
\inst1|work1~39\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~39_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~20_combout\)))) # (!\ir1|ir_out\(1) & ((\inst1|work1~23_combout\) # ((\inst1|work0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~23_combout\,
	datab => \ir1|ir_out\(1),
	datac => \inst1|work1~20_combout\,
	datad => \inst1|work0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~39_combout\);

-- Location: LC_X10_Y7_N0
\inst1|work1~42\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~42_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~10_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~19_combout\,
	datac => \inst1|work1~10_combout\,
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~42_combout\);

-- Location: LC_X9_Y7_N2
\inst1|work2~29\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~29_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~42_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~39_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work1~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~29_combout\);

-- Location: LC_X12_Y5_N2
\inst1|work1~41\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~41_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~7_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work1~9_combout\,
	datad => \inst1|work1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~41_combout\);

-- Location: LC_X9_Y7_N7
\inst1|work1~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~40_combout\ = ((\ir1|ir_out\(1) & (\inst1|work1~22_combout\)) # (!\ir1|ir_out\(1) & ((\inst1|work1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~22_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~40_combout\);

-- Location: LC_X12_Y6_N7
\inst1|work2~24\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~24_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~40_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~41_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work1~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~24_combout\);

-- Location: LC_X11_Y6_N0
\inst1|work1~17\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~17_combout\ = (\ir1|ir_out\(0) & (((\inst20|b_out\(7))))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datac => \inst20|b_out\(7),
	datad => \inst20|b_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~17_combout\);

-- Location: LC_X11_Y6_N7
\inst1|work1~43\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~43_combout\ = ((\ir1|ir_out\(1) & (\inst1|work1~15_combout\)) # (!\ir1|ir_out\(1) & ((\inst1|work1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~15_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~43_combout\);

-- Location: LC_X11_Y5_N1
\inst1|result[6]~124\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~124_combout\ = ((\ir1|ir_out\(3) & ((\ir1|ir_out\(4)))) # (!\ir1|ir_out\(3) & (\ir1|ir_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(3),
	datac => \ir1|ir_out\(2),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~124_combout\);

-- Location: LC_X9_Y6_N3
\inst1|work2~28\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~28_combout\ = (!\ir1|ir_out\(1) & (((\inst1|work0~0_combout\ & !\ir1|ir_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work0~0_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~28_combout\);

-- Location: LC_X11_Y6_N8
\inst1|result[6]~133\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~133_combout\ = (\inst1|result[6]~124_combout\ & (((\ir1|ir_out\(3))))) # (!\inst1|result[6]~124_combout\ & ((\ir1|ir_out\(3) & ((\inst1|work2~28_combout\))) # (!\ir1|ir_out\(3) & (\inst1|work1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~43_combout\,
	datab => \inst1|result[6]~124_combout\,
	datac => \inst1|work2~28_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~133_combout\);

-- Location: LC_X9_Y6_N9
\mul7reg1|mul7reg_out[1]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[1]~14\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[1])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[1]~14\,
	regout => \mul7reg1|mul7reg_out\(1));

-- Location: LC_X9_Y6_N0
\ir1|ir_out[1]\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~38\ = ((U1_ir_out[1] & (\inst1|work1~12\)) # (!U1_ir_out[1] & ((\inst1|work1~14_combout\))))
-- \ir1|ir_out\(1) = DFFEAS(\inst1|work1~38\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[1]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst1|work1~12\,
	datac => \inst12|mul7out[1]~14\,
	datad => \inst1|work1~14_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~38\,
	regout => \ir1|ir_out\(1));

-- Location: LC_X11_Y11_N7
\inst1|work2~27\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~27_combout\ = (\inst1|work2~2_combout\ & (\inst20|b_out\(15))) # (!\inst1|work2~2_combout\ & (((\inst20|b_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \inst1|work2~2_combout\,
	datad => \inst20|b_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~27_combout\);

-- Location: LC_X12_Y6_N8
\inst1|result[6]~134\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~134_combout\ = (\inst1|result[6]~133_combout\ & (((\inst1|work2~27_combout\)) # (!\inst1|result[6]~124_combout\))) # (!\inst1|result[6]~133_combout\ & (\inst1|result[6]~124_combout\ & (\inst1|work1~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[6]~133_combout\,
	datab => \inst1|result[6]~124_combout\,
	datac => \inst1|work1~38\,
	datad => \inst1|work2~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~134_combout\);

-- Location: LC_X15_Y12_N1
\inst1|result[2]~19\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~19_combout\ = (\ir1|ir_out\(5)) # (((!\ir1|ir_out\(4) & !\ir1|ir_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(4),
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~19_combout\);

-- Location: LC_X12_Y5_N1
\inst1|work2~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~25_combout\ = (\ir1|ir_out\(1) & (!\ir1|ir_out\(0) & ((\inst20|b_out\(0))))) # (!\ir1|ir_out\(1) & (((\inst1|work1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7250",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \ir1|ir_out\(0),
	datac => \inst1|work1~6_combout\,
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~25_combout\);

-- Location: LC_X12_Y6_N5
\inst1|work2~26\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~26_combout\ = (\ir1|ir_out\(2) & (((\inst1|work2~25_combout\)))) # (!\ir1|ir_out\(2) & (\inst1|work1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~41_combout\,
	datab => \inst1|work2~25_combout\,
	datac => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~26_combout\);

-- Location: LC_X12_Y6_N1
\inst1|result[6]~135\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~135_combout\ = (\inst1|result[2]~20_combout\ & ((\inst1|result[6]~134_combout\) # ((!\inst1|result[2]~19_combout\)))) # (!\inst1|result[2]~20_combout\ & (((\inst1|result[2]~19_combout\ & \inst1|work2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~20_combout\,
	datab => \inst1|result[6]~134_combout\,
	datac => \inst1|result[2]~19_combout\,
	datad => \inst1|work2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~135_combout\);

-- Location: LC_X12_Y6_N2
\inst1|result[6]~136\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[6]~136_combout\ = (\inst1|Mux14~0_combout\ & ((\inst1|result[6]~135_combout\ & (\inst1|work2~29_combout\)) # (!\inst1|result[6]~135_combout\ & ((\inst1|work2~24_combout\))))) # (!\inst1|Mux14~0_combout\ & (((\inst1|result[6]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~29_combout\,
	datab => \inst1|Mux14~0_combout\,
	datac => \inst1|work2~24_combout\,
	datad => \inst1|result[6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[6]~136_combout\);

-- Location: LC_X14_Y11_N8
\inst10|result[6]~66\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[6]~66_combout\ = (\inst19|Equal0~0_combout\ & ((\inst1|always2~0_combout\ & ((\inst1|result[6]~136_combout\))) # (!\inst1|always2~0_combout\ & (\inst1|result[6]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[6]~76_combout\,
	datab => \inst19|Equal0~0_combout\,
	datac => \inst1|result[6]~136_combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[6]~66_combout\);

-- Location: LC_X20_Y10_N5
\inst7|out_rf[102]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux25~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[102]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(70) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(102) = DFFEAS(\inst6|Mux25~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[6]~89\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(70),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[6]~89\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux25~0\,
	regout => \inst7|out_rf\(102));

-- Location: LC_X16_Y8_N2
\inst20|b_out[6]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(6) = DFFEAS(((\ir1|ir_out\(10) & (\inst6|Mux25~1\)) # (!\ir1|ir_out\(10) & ((\inst6|Mux25~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux25~1\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux25~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(6));

-- Location: LC_X11_Y9_N9
\inst1|Add2~50\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~50_combout\ = \inst20|b_out\(7) $ (\ir1|ir_out\(7) $ (((!\inst1|Add2~27\ & \inst1|Add2~47\) # (\inst1|Add2~27\ & \inst1|Add2~47COUT1_110\))))
-- \inst1|Add2~52\ = CARRY((\inst20|b_out\(7) & (!\ir1|ir_out\(7) & !\inst1|Add2~47COUT1_110\)) # (!\inst20|b_out\(7) & ((!\inst1|Add2~47COUT1_110\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(7),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~27\,
	cin0 => \inst1|Add2~47\,
	cin1 => \inst1|Add2~47COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~50_combout\,
	cout => \inst1|Add2~52\);

-- Location: LC_X11_Y8_N1
\inst1|Add2~60\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~60_combout\ = \inst20|b_out\(9) $ (\ir1|ir_out\(7) $ (((!\inst1|Add2~52\ & \inst1|Add2~57\) # (\inst1|Add2~52\ & \inst1|Add2~57COUT1_112\))))
-- \inst1|Add2~62\ = CARRY((\inst20|b_out\(9) & (!\ir1|ir_out\(7) & !\inst1|Add2~57\)) # (!\inst20|b_out\(9) & ((!\inst1|Add2~57\) # (!\ir1|ir_out\(7)))))
-- \inst1|Add2~62COUT1_114\ = CARRY((\inst20|b_out\(9) & (!\ir1|ir_out\(7) & !\inst1|Add2~57COUT1_112\)) # (!\inst20|b_out\(9) & ((!\inst1|Add2~57COUT1_112\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(9),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~52\,
	cin0 => \inst1|Add2~57\,
	cin1 => \inst1|Add2~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~60_combout\,
	cout0 => \inst1|Add2~62\,
	cout1 => \inst1|Add2~62COUT1_114\);

-- Location: LC_X11_Y8_N2
\inst1|Add2~65\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~65_combout\ = \inst20|b_out\(10) $ (\ir1|ir_out\(7) $ ((!(!\inst1|Add2~52\ & \inst1|Add2~62\) # (\inst1|Add2~52\ & \inst1|Add2~62COUT1_114\))))
-- \inst1|Add2~67\ = CARRY((\inst20|b_out\(10) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~62\))) # (!\inst20|b_out\(10) & (\ir1|ir_out\(7) & !\inst1|Add2~62\)))
-- \inst1|Add2~67COUT1_116\ = CARRY((\inst20|b_out\(10) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~62COUT1_114\))) # (!\inst20|b_out\(10) & (\ir1|ir_out\(7) & !\inst1|Add2~62COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(10),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~52\,
	cin0 => \inst1|Add2~62\,
	cin1 => \inst1|Add2~62COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~65_combout\,
	cout0 => \inst1|Add2~67\,
	cout1 => \inst1|Add2~67COUT1_116\);

-- Location: LC_X11_Y8_N3
\inst1|Add2~70\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~70_combout\ = \inst20|b_out\(11) $ (\ir1|ir_out\(7) $ (((!\inst1|Add2~52\ & \inst1|Add2~67\) # (\inst1|Add2~52\ & \inst1|Add2~67COUT1_116\))))
-- \inst1|Add2~72\ = CARRY((\inst20|b_out\(11) & (!\ir1|ir_out\(7) & !\inst1|Add2~67\)) # (!\inst20|b_out\(11) & ((!\inst1|Add2~67\) # (!\ir1|ir_out\(7)))))
-- \inst1|Add2~72COUT1_118\ = CARRY((\inst20|b_out\(11) & (!\ir1|ir_out\(7) & !\inst1|Add2~67COUT1_116\)) # (!\inst20|b_out\(11) & ((!\inst1|Add2~67COUT1_116\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(11),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~52\,
	cin0 => \inst1|Add2~67\,
	cin1 => \inst1|Add2~67COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~70_combout\,
	cout0 => \inst1|Add2~72\,
	cout1 => \inst1|Add2~72COUT1_118\);

-- Location: LC_X11_Y8_N4
\inst1|Add2~75\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~75_combout\ = \inst20|b_out\(12) $ (\ir1|ir_out\(7) $ ((!(!\inst1|Add2~52\ & \inst1|Add2~72\) # (\inst1|Add2~52\ & \inst1|Add2~72COUT1_118\))))
-- \inst1|Add2~77\ = CARRY((\inst20|b_out\(12) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~72COUT1_118\))) # (!\inst20|b_out\(12) & (\ir1|ir_out\(7) & !\inst1|Add2~72COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(12),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~52\,
	cin0 => \inst1|Add2~72\,
	cin1 => \inst1|Add2~72COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~75_combout\,
	cout => \inst1|Add2~77\);

-- Location: LC_X16_Y6_N8
\inst10|result[12]~49\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~49_combout\ = (((!\ir1|ir_out\(4) & \inst20|b_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(4),
	datad => \inst20|b_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~49_combout\);

-- Location: LC_X10_Y8_N1
\inst1|Add3~60\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~60_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(9) $ ((!(!\inst1|Add3~52\ & \inst1|Add3~57\) # (\inst1|Add3~52\ & \inst1|Add3~57COUT1_112\))))
-- \inst1|Add3~62\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~57\) # (!\inst20|b_out\(9)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(9) & !\inst1|Add3~57\)))
-- \inst1|Add3~62COUT1_114\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~57COUT1_112\) # (!\inst20|b_out\(9)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(9) & !\inst1|Add3~57COUT1_112\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(9),
	cin => \inst1|Add3~52\,
	cin0 => \inst1|Add3~57\,
	cin1 => \inst1|Add3~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~60_combout\,
	cout0 => \inst1|Add3~62\,
	cout1 => \inst1|Add3~62COUT1_114\);

-- Location: LC_X10_Y8_N2
\inst1|Add3~65\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~65_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(10) $ (((!\inst1|Add3~52\ & \inst1|Add3~62\) # (\inst1|Add3~52\ & \inst1|Add3~62COUT1_114\))))
-- \inst1|Add3~67\ = CARRY((\ir1|ir_out\(7) & (\inst20|b_out\(10) & !\inst1|Add3~62\)) # (!\ir1|ir_out\(7) & ((\inst20|b_out\(10)) # (!\inst1|Add3~62\))))
-- \inst1|Add3~67COUT1_116\ = CARRY((\ir1|ir_out\(7) & (\inst20|b_out\(10) & !\inst1|Add3~62COUT1_114\)) # (!\ir1|ir_out\(7) & ((\inst20|b_out\(10)) # (!\inst1|Add3~62COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(10),
	cin => \inst1|Add3~52\,
	cin0 => \inst1|Add3~62\,
	cin1 => \inst1|Add3~62COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~65_combout\,
	cout0 => \inst1|Add3~67\,
	cout1 => \inst1|Add3~67COUT1_116\);

-- Location: LC_X10_Y8_N3
\inst1|Add3~70\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~70_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(11) $ ((!(!\inst1|Add3~52\ & \inst1|Add3~67\) # (\inst1|Add3~52\ & \inst1|Add3~67COUT1_116\))))
-- \inst1|Add3~72\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~67\) # (!\inst20|b_out\(11)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(11) & !\inst1|Add3~67\)))
-- \inst1|Add3~72COUT1_118\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~67COUT1_116\) # (!\inst20|b_out\(11)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(11) & !\inst1|Add3~67COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(11),
	cin => \inst1|Add3~52\,
	cin0 => \inst1|Add3~67\,
	cin1 => \inst1|Add3~67COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~70_combout\,
	cout0 => \inst1|Add3~72\,
	cout1 => \inst1|Add3~72COUT1_118\);

-- Location: LC_X10_Y8_N4
\inst1|Add3~75\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~75_combout\ = \inst20|b_out\(12) $ (\ir1|ir_out\(7) $ (((!\inst1|Add3~52\ & \inst1|Add3~72\) # (\inst1|Add3~52\ & \inst1|Add3~72COUT1_118\))))
-- \inst1|Add3~77\ = CARRY((\inst20|b_out\(12) & ((!\inst1|Add3~72COUT1_118\) # (!\ir1|ir_out\(7)))) # (!\inst20|b_out\(12) & (!\ir1|ir_out\(7) & !\inst1|Add3~72COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(12),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add3~52\,
	cin0 => \inst1|Add3~72\,
	cin1 => \inst1|Add3~72COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~75_combout\,
	cout => \inst1|Add3~77\);

-- Location: LC_X12_Y8_N4
\inst10|result[12]~52\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~52_combout\ = (\inst1|Add3~75_combout\ & ((\inst1|Equal9~0\) # ((\inst1|Add2~75_combout\ & \inst1|Equal8~0\)))) # (!\inst1|Add3~75_combout\ & (\inst1|Add2~75_combout\ & (\inst1|Equal8~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~75_combout\,
	datab => \inst1|Add2~75_combout\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~52_combout\);

-- Location: LC_X16_Y6_N7
\inst10|result[12]~80\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~80_combout\ = (\ir1|ir_out\(15) & (!\inst1|Equal4~1\ & (\inst10|result[12]~52_combout\ & !\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \inst1|Equal4~1\,
	datac => \inst10|result[12]~52_combout\,
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~80_combout\);

-- Location: LC_X14_Y8_N1
\inst1|Add0~50\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~50_combout\ = \inst20|a_out\(9) $ (\inst20|b_out\(9) $ (((!\inst1|Add0~42\ & \inst1|Add0~47\) # (\inst1|Add0~42\ & \inst1|Add0~47COUT1_112\))))
-- \inst1|Add0~52\ = CARRY((\inst20|a_out\(9) & (!\inst20|b_out\(9) & !\inst1|Add0~47\)) # (!\inst20|a_out\(9) & ((!\inst1|Add0~47\) # (!\inst20|b_out\(9)))))
-- \inst1|Add0~52COUT1_114\ = CARRY((\inst20|a_out\(9) & (!\inst20|b_out\(9) & !\inst1|Add0~47COUT1_112\)) # (!\inst20|a_out\(9) & ((!\inst1|Add0~47COUT1_112\) # (!\inst20|b_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(9),
	datab => \inst20|b_out\(9),
	cin => \inst1|Add0~42\,
	cin0 => \inst1|Add0~47\,
	cin1 => \inst1|Add0~47COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~50_combout\,
	cout0 => \inst1|Add0~52\,
	cout1 => \inst1|Add0~52COUT1_114\);

-- Location: LC_X14_Y8_N2
\inst1|Add0~55\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~55_combout\ = \inst20|a_out\(10) $ (\inst20|b_out\(10) $ ((!(!\inst1|Add0~42\ & \inst1|Add0~52\) # (\inst1|Add0~42\ & \inst1|Add0~52COUT1_114\))))
-- \inst1|Add0~57\ = CARRY((\inst20|a_out\(10) & ((\inst20|b_out\(10)) # (!\inst1|Add0~52\))) # (!\inst20|a_out\(10) & (\inst20|b_out\(10) & !\inst1|Add0~52\)))
-- \inst1|Add0~57COUT1_116\ = CARRY((\inst20|a_out\(10) & ((\inst20|b_out\(10)) # (!\inst1|Add0~52COUT1_114\))) # (!\inst20|a_out\(10) & (\inst20|b_out\(10) & !\inst1|Add0~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(10),
	datab => \inst20|b_out\(10),
	cin => \inst1|Add0~42\,
	cin0 => \inst1|Add0~52\,
	cin1 => \inst1|Add0~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~55_combout\,
	cout0 => \inst1|Add0~57\,
	cout1 => \inst1|Add0~57COUT1_116\);

-- Location: LC_X14_Y8_N3
\inst1|Add0~60\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~60_combout\ = \inst20|b_out\(11) $ (\inst20|a_out\(11) $ (((!\inst1|Add0~42\ & \inst1|Add0~57\) # (\inst1|Add0~42\ & \inst1|Add0~57COUT1_116\))))
-- \inst1|Add0~62\ = CARRY((\inst20|b_out\(11) & (!\inst20|a_out\(11) & !\inst1|Add0~57\)) # (!\inst20|b_out\(11) & ((!\inst1|Add0~57\) # (!\inst20|a_out\(11)))))
-- \inst1|Add0~62COUT1_118\ = CARRY((\inst20|b_out\(11) & (!\inst20|a_out\(11) & !\inst1|Add0~57COUT1_116\)) # (!\inst20|b_out\(11) & ((!\inst1|Add0~57COUT1_116\) # (!\inst20|a_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(11),
	datab => \inst20|a_out\(11),
	cin => \inst1|Add0~42\,
	cin0 => \inst1|Add0~57\,
	cin1 => \inst1|Add0~57COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~60_combout\,
	cout0 => \inst1|Add0~62\,
	cout1 => \inst1|Add0~62COUT1_118\);

-- Location: LC_X14_Y8_N4
\inst1|Add0~65\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~65_combout\ = \inst20|b_out\(12) $ (\inst20|a_out\(12) $ ((!(!\inst1|Add0~42\ & \inst1|Add0~62\) # (\inst1|Add0~42\ & \inst1|Add0~62COUT1_118\))))
-- \inst1|Add0~67\ = CARRY((\inst20|b_out\(12) & ((\inst20|a_out\(12)) # (!\inst1|Add0~62COUT1_118\))) # (!\inst20|b_out\(12) & (\inst20|a_out\(12) & !\inst1|Add0~62COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(12),
	datab => \inst20|a_out\(12),
	cin => \inst1|Add0~42\,
	cin0 => \inst1|Add0~62\,
	cin1 => \inst1|Add0~62COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~65_combout\,
	cout => \inst1|Add0~67\);

-- Location: LC_X15_Y6_N2
\inst1|x~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~9_combout\ = \inst20|a_out\(12) $ ((((\inst20|b_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(12),
	datac => \inst20|b_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~9_combout\);

-- Location: LC_X15_Y6_N5
\inst10|result[12]~50\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~50_combout\ = (\inst1|result[2]~29\ & (((\inst1|x~9_combout\ & \inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & ((\inst1|Add0~65_combout\) # ((!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~65_combout\,
	datab => \inst1|x~9_combout\,
	datac => \inst1|result[2]~29\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~50_combout\);

-- Location: LC_X15_Y6_N3
\inst10|result[12]~51\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~51_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(12) & ((\inst20|a_out\(12)) # (!\inst10|result[12]~50_combout\))) # (!\inst20|b_out\(12) & (\inst20|a_out\(12) & !\inst10|result[12]~50_combout\)))) # 
-- (!\inst1|result[2]~2_combout\ & (((\inst10|result[12]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d5a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~2_combout\,
	datab => \inst20|b_out\(12),
	datac => \inst20|a_out\(12),
	datad => \inst10|result[12]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~51_combout\);

-- Location: LC_X16_Y6_N2
\inst10|result[12]~53\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~53_combout\ = (\inst1|result[2]~26\ & (((\inst10|result[12]~51_combout\ & !\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & ((\inst10|result[12]~80_combout\) # ((\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[12]~80_combout\,
	datab => \inst1|result[2]~26\,
	datac => \inst10|result[12]~51_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~53_combout\);

-- Location: LC_X16_Y6_N3
\inst10|result[12]~54\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~54_combout\ = (\inst1|result[2]~27\ & ((\inst10|result[12]~53_combout\ & (\inst10|result[12]~49_combout\)) # (!\inst10|result[12]~53_combout\ & ((\inst20|a_out\(12)))))) # (!\inst1|result[2]~27\ & (((\inst10|result[12]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~27\,
	datab => \inst10|result[12]~49_combout\,
	datac => \inst20|a_out\(12),
	datad => \inst10|result[12]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~54_combout\);

-- Location: LC_X15_Y5_N6
\inst7|out_rf[92]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result\(12) = (\inst10|result[12]~59_combout\ & (((\inst1|Add2~75_combout\)) # (!\inst10|result[12]~32_combout\))) # (!\inst10|result[12]~59_combout\ & (\inst10|result[12]~32_combout\ & ((\inst10|result[12]~54_combout\))))
-- \inst7|out_rf\(92) = DFFEAS(\inst10|result\(12), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[12]~59_combout\,
	datab => \inst10|result[12]~32_combout\,
	datac => \inst1|Add2~75_combout\,
	datad => \inst10|result[12]~54_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result\(12),
	regout => \inst7|out_rf\(92));

-- Location: LC_X22_Y6_N9
\inst7|out_rf[28]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux19~2\ = (\ir1|ir_out\(9) & (\ir1|ir_out\(8))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & (K1_out_rf[28])) # (!\ir1|ir_out\(8) & ((\inst7|out_rf\(12))))))
-- \inst7|out_rf\(28) = DFFEAS(\inst6|Mux19~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result\(12),
	datad => \inst7|out_rf\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux19~2\,
	regout => \inst7|out_rf\(28));

-- Location: LC_X22_Y6_N5
\inst7|out_rf[12]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux3~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(28)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[12] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(12) = DFFEAS(\inst6|Mux3~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(28),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result\(12),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux3~2\,
	regout => \inst7|out_rf\(12));

-- Location: LC_X21_Y6_N9
\inst7|out_rf[44]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux19~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux19~2\ & ((\inst7|out_rf\(60)))) # (!\inst6|Mux19~2\ & (K1_out_rf[44])))) # (!\ir1|ir_out\(9) & (\inst6|Mux19~2\))
-- \inst7|out_rf\(44) = DFFEAS(\inst6|Mux19~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux19~2\,
	datac => \inst10|result\(12),
	datad => \inst7|out_rf\(60),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux19~3\,
	regout => \inst7|out_rf\(44));

-- Location: LC_X21_Y6_N1
\inst7|out_rf[60]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux3~3\ = (\inst6|Mux3~2\ & (((K1_out_rf[60]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux3~2\ & (\inst7|out_rf\(44) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(60) = DFFEAS(\inst6|Mux3~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(44),
	datab => \inst6|Mux3~2\,
	datac => \inst10|result\(12),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux3~3\,
	regout => \inst7|out_rf\(60));

-- Location: LC_X20_Y6_N2
\inst7|out_rf[108]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux19~0\ = (\ir1|ir_out\(9) & ((\ir1|ir_out\(8)) # ((K1_out_rf[108])))) # (!\ir1|ir_out\(9) & (!\ir1|ir_out\(8) & ((\inst7|out_rf\(76)))))
-- \inst7|out_rf\(108) = DFFEAS(\inst6|Mux19~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result\(12),
	datad => \inst7|out_rf\(76),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux19~0\,
	regout => \inst7|out_rf\(108));

-- Location: LC_X20_Y8_N3
\inst7|out_rf[76]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux3~0\ = (\ir1|ir_out\(11) & (((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & (\inst7|out_rf\(108))) # (!\ir1|ir_out\(12) & ((K1_out_rf[76])))))
-- \inst7|out_rf\(76) = DFFEAS(\inst6|Mux3~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(108),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result\(12),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux3~0\,
	regout => \inst7|out_rf\(76));

-- Location: LC_X20_Y8_N4
\inst7|out_rf[124]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux19~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux19~0\ & (K1_out_rf[124])) # (!\inst6|Mux19~0\ & ((\inst7|out_rf\(92)))))) # (!\ir1|ir_out\(8) & (\inst6|Mux19~0\))
-- \inst7|out_rf\(124) = DFFEAS(\inst6|Mux19~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst6|Mux19~0\,
	datac => \inst10|result\(12),
	datad => \inst7|out_rf\(92),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux19~1\,
	regout => \inst7|out_rf\(124));

-- Location: LC_X16_Y8_N5
\inst20|b_out[12]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(12) = DFFEAS((\ir1|ir_out\(10) & (((\inst6|Mux19~1\)))) # (!\ir1|ir_out\(10) & (\inst6|Mux19~3\)), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux19~3\,
	datab => \ir1|ir_out\(10),
	datac => \inst6|Mux19~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(12));

-- Location: LC_X16_Y8_N8
\inst1|work1~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~0_combout\ = ((\inst20|b_out\(12) & ((\ir1|ir_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(12),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~0_combout\);

-- Location: LC_X19_Y6_N6
\inst1|work1~34\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~34_combout\ = (\ir1|ir_out\(0) & (((\inst20|b_out\(14))))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \inst20|b_out\(14),
	datac => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~34_combout\);

-- Location: LC_X10_Y6_N7
\inst1|work1~44\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~44_combout\ = (\ir1|ir_out\(1) & ((\inst1|work1~32_combout\) # ((\inst1|work1~0_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~32_combout\,
	datac => \inst1|work1~0_combout\,
	datad => \inst1|work1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~44_combout\);

-- Location: LC_X9_Y5_N2
\inst1|work2~23\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~23_combout\ = (((\inst1|work1~44_combout\ & \ir1|ir_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|work1~44_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~23_combout\);

-- Location: LC_X13_Y8_N1
\inst1|Add1~50\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~50_combout\ = \inst20|b_out\(9) $ (\inst20|a_out\(9) $ ((!(!\inst1|Add1~42\ & \inst1|Add1~47\) # (\inst1|Add1~42\ & \inst1|Add1~47COUT1_112\))))
-- \inst1|Add1~52\ = CARRY((\inst20|b_out\(9) & (\inst20|a_out\(9) & !\inst1|Add1~47\)) # (!\inst20|b_out\(9) & ((\inst20|a_out\(9)) # (!\inst1|Add1~47\))))
-- \inst1|Add1~52COUT1_114\ = CARRY((\inst20|b_out\(9) & (\inst20|a_out\(9) & !\inst1|Add1~47COUT1_112\)) # (!\inst20|b_out\(9) & ((\inst20|a_out\(9)) # (!\inst1|Add1~47COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(9),
	datab => \inst20|a_out\(9),
	cin => \inst1|Add1~42\,
	cin0 => \inst1|Add1~47\,
	cin1 => \inst1|Add1~47COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~50_combout\,
	cout0 => \inst1|Add1~52\,
	cout1 => \inst1|Add1~52COUT1_114\);

-- Location: LC_X13_Y8_N2
\inst1|Add1~55\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~55_combout\ = \inst20|b_out\(10) $ (\inst20|a_out\(10) $ (((!\inst1|Add1~42\ & \inst1|Add1~52\) # (\inst1|Add1~42\ & \inst1|Add1~52COUT1_114\))))
-- \inst1|Add1~57\ = CARRY((\inst20|b_out\(10) & ((!\inst1|Add1~52\) # (!\inst20|a_out\(10)))) # (!\inst20|b_out\(10) & (!\inst20|a_out\(10) & !\inst1|Add1~52\)))
-- \inst1|Add1~57COUT1_116\ = CARRY((\inst20|b_out\(10) & ((!\inst1|Add1~52COUT1_114\) # (!\inst20|a_out\(10)))) # (!\inst20|b_out\(10) & (!\inst20|a_out\(10) & !\inst1|Add1~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(10),
	datab => \inst20|a_out\(10),
	cin => \inst1|Add1~42\,
	cin0 => \inst1|Add1~52\,
	cin1 => \inst1|Add1~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~55_combout\,
	cout0 => \inst1|Add1~57\,
	cout1 => \inst1|Add1~57COUT1_116\);

-- Location: LC_X13_Y8_N3
\inst1|Add1~60\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~60_combout\ = \inst20|a_out\(11) $ (\inst20|b_out\(11) $ ((!(!\inst1|Add1~42\ & \inst1|Add1~57\) # (\inst1|Add1~42\ & \inst1|Add1~57COUT1_116\))))
-- \inst1|Add1~62\ = CARRY((\inst20|a_out\(11) & ((!\inst1|Add1~57\) # (!\inst20|b_out\(11)))) # (!\inst20|a_out\(11) & (!\inst20|b_out\(11) & !\inst1|Add1~57\)))
-- \inst1|Add1~62COUT1_118\ = CARRY((\inst20|a_out\(11) & ((!\inst1|Add1~57COUT1_116\) # (!\inst20|b_out\(11)))) # (!\inst20|a_out\(11) & (!\inst20|b_out\(11) & !\inst1|Add1~57COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(11),
	datab => \inst20|b_out\(11),
	cin => \inst1|Add1~42\,
	cin0 => \inst1|Add1~57\,
	cin1 => \inst1|Add1~57COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~60_combout\,
	cout0 => \inst1|Add1~62\,
	cout1 => \inst1|Add1~62COUT1_118\);

-- Location: LC_X15_Y6_N4
\inst1|x~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~8_combout\ = \inst20|a_out\(11) $ ((((\inst20|b_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(11),
	datac => \inst20|b_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~8_combout\);

-- Location: LC_X14_Y8_N9
\inst1|result[11]~116\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~116_combout\ = (\inst1|result[2]~29\ & (\inst1|x~8_combout\ & (\inst1|result[2]~28\))) # (!\inst1|result[2]~29\ & (((\inst1|Add0~60_combout\) # (!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b383",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~8_combout\,
	datab => \inst1|result[2]~29\,
	datac => \inst1|result[2]~28\,
	datad => \inst1|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~116_combout\);

-- Location: LC_X12_Y7_N7
\inst1|result[11]~117\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~117_combout\ = (\inst1|result[11]~116_combout\ & (((\inst20|b_out\(11) & \inst20|a_out\(11))) # (!\inst1|result[2]~2_combout\))) # (!\inst1|result[11]~116_combout\ & (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(11)) # 
-- (\inst20|a_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e662",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~116_combout\,
	datab => \inst1|result[2]~2_combout\,
	datac => \inst20|b_out\(11),
	datad => \inst20|a_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~117_combout\);

-- Location: LC_X12_Y7_N8
\inst1|result[11]~118\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~118_combout\ = (\inst1|result[2]~26\ & (!\hlt_dff|always0~2\ & (\inst1|result[11]~117_combout\))) # (!\inst1|result[2]~26\ & ((\hlt_dff|always0~2\) # ((\inst1|Add2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7564",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~26\,
	datab => \hlt_dff|always0~2\,
	datac => \inst1|result[11]~117_combout\,
	datad => \inst1|Add2~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~118_combout\);

-- Location: LC_X12_Y7_N2
\inst1|result[11]~115\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~115_combout\ = (!\ir1|ir_out\(4) & (((\inst20|b_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datac => \inst20|b_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~115_combout\);

-- Location: LC_X12_Y7_N3
\inst1|result[11]~119\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~119_combout\ = (\inst1|result[11]~118_combout\ & (((\inst1|result[11]~115_combout\) # (!\inst1|result[2]~27\)))) # (!\inst1|result[11]~118_combout\ & (\inst20|a_out\(11) & ((\inst1|result[2]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~118_combout\,
	datab => \inst20|a_out\(11),
	datac => \inst1|result[11]~115_combout\,
	datad => \inst1|result[2]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~119_combout\);

-- Location: LC_X12_Y7_N1
\inst1|result[11]~120\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~120_combout\ = ((\inst1|result[11]~119_combout\ & ((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \hlt_dff|always0~2\,
	datad => \inst1|result[11]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~120_combout\);

-- Location: LC_X12_Y7_N4
\inst1|result[11]~121\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~121_combout\ = (\inst1|result[2]~35_combout\ & ((\inst1|Add1~60_combout\) # ((\inst1|Equal4~0_combout\)))) # (!\inst1|result[2]~35_combout\ & (((!\inst1|Equal4~0_combout\ & \inst1|result[11]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~60_combout\,
	datab => \inst1|result[2]~35_combout\,
	datac => \inst1|Equal4~0_combout\,
	datad => \inst1|result[11]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~121_combout\);

-- Location: LC_X12_Y8_N9
\inst1|Selector4~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector4~0_combout\ = (\inst1|Add2~70_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Add3~70_combout\ & \inst1|Equal9~0\)))) # (!\inst1|Add2~70_combout\ & (\inst1|Add3~70_combout\ & ((\inst1|Equal9~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~70_combout\,
	datab => \inst1|Add3~70_combout\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector4~0_combout\);

-- Location: LC_X12_Y7_N0
\inst1|result[11]~122\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~122_combout\ = (\inst1|result[11]~121_combout\ & ((\ir1|ir_out\(7)) # ((!\inst1|Equal4~0_combout\)))) # (!\inst1|result[11]~121_combout\ & (((\inst1|Equal4~0_combout\ & \inst1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst1|result[11]~121_combout\,
	datac => \inst1|Equal4~0_combout\,
	datad => \inst1|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~122_combout\);

-- Location: LC_X19_Y6_N2
\inst1|work2~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~0_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(14))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(14),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~0_combout\);

-- Location: LC_X13_Y4_N9
\inst1|work1~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~2_combout\ = (\ir1|ir_out\(1) & (\inst1|work2~0_combout\)) # (!\ir1|ir_out\(1) & (((\inst1|work1~1_combout\) # (\inst1|work1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~0_combout\,
	datab => \ir1|ir_out\(1),
	datac => \inst1|work1~1_combout\,
	datad => \inst1|work1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~2_combout\);

-- Location: LC_X11_Y10_N2
\inst1|work2~16\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~16_combout\ = (\ir1|ir_out\(2) & (((\inst20|b_out\(15))))) # (!\ir1|ir_out\(2) & (\inst1|work1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~2_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~16_combout\);

-- Location: LC_X11_Y11_N3
\inst1|result[11]~89\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~89_combout\ = ((\ir1|ir_out\(5) & ((\ir1|ir_out\(3)) # (!\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(3),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~89_combout\);

-- Location: LC_X10_Y6_N2
\inst1|work1~31\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~31_combout\ = (\ir1|ir_out\(0) & (((\inst20|b_out\(10))))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datab => \inst20|b_out\(11),
	datac => \inst20|b_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~31_combout\);

-- Location: LC_X10_Y6_N5
\inst1|work1~29\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~29_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(8))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~29_combout\);

-- Location: LC_X10_Y6_N3
\inst1|work1~47\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~47_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~29_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work1~31_combout\,
	datad => \inst1|work1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~47_combout\);

-- Location: LC_X10_Y6_N8
\inst1|work1~28\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~28_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(6))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(6),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~28_combout\);

-- Location: LC_X10_Y6_N0
\inst1|work1~46\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~46_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~26_combout\)))) # (!\ir1|ir_out\(1) & (\inst1|work1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~28_combout\,
	datad => \inst1|work1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~46_combout\);

-- Location: LC_X10_Y10_N4
\inst1|work2~18\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~18_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~46_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~47_combout\,
	datac => \inst1|work1~46_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~18_combout\);

-- Location: LC_X13_Y5_N6
\inst1|work2~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~20_combout\ = (((\inst20|b_out\(15) & !\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst20|b_out\(15),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~20_combout\);

-- Location: LC_X11_Y10_N8
\inst1|work2~21\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~21_combout\ = (\ir1|ir_out\(2) & (((!\ir1|ir_out\(1) & \inst1|work2~20_combout\)))) # (!\ir1|ir_out\(2) & (\inst1|work1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4e44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~2_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~21_combout\);

-- Location: LC_X11_Y11_N6
\inst1|result[11]~88\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~88_combout\ = (((!\ir1|ir_out\(3) & !\ir1|ir_out\(4))) # (!\ir1|ir_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "333f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(3),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~88_combout\);

-- Location: LC_X11_Y10_N5
\inst1|result[11]~113\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~113_combout\ = (\inst1|result[11]~89_combout\ & (((\inst1|work2~21_combout\ & \inst1|result[11]~88_combout\)))) # (!\inst1|result[11]~89_combout\ & ((\inst1|work2~18_combout\) # ((!\inst1|result[11]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e455",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~89_combout\,
	datab => \inst1|work2~18_combout\,
	datac => \inst1|work2~21_combout\,
	datad => \inst1|result[11]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~113_combout\);

-- Location: LC_X15_Y5_N4
\inst1|result[11]~23\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~23_combout\ = ((\ir1|ir_out\(4) & ((\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(4),
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~23_combout\);

-- Location: LC_X11_Y10_N3
\inst1|result[11]~114\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~114_combout\ = (\inst1|result[11]~113_combout\ & ((\inst1|work2~16_combout\) # ((!\inst1|result[11]~23_combout\)))) # (!\inst1|result[11]~113_combout\ & (((\inst1|result[11]~23_combout\ & \inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~16_combout\,
	datab => \inst1|result[11]~113_combout\,
	datac => \inst1|result[11]~23_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~114_combout\);

-- Location: LC_X12_Y7_N5
\inst1|result[11]~123\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[11]~123_combout\ = (\inst1|result[11]~100_combout\ & (((!\inst1|result[11]~87_combout\ & \inst1|result[11]~114_combout\)))) # (!\inst1|result[11]~100_combout\ & ((\inst1|result[11]~122_combout\) # ((\inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5e54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|result[11]~122_combout\,
	datac => \inst1|result[11]~87_combout\,
	datad => \inst1|result[11]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[11]~123_combout\);

-- Location: LC_X10_Y5_N0
\inst1|work1~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~25_combout\ = (\ir1|ir_out\(0) & (((\inst20|b_out\(2))))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(3),
	datab => \ir1|ir_out\(0),
	datac => \inst20|b_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~25_combout\);

-- Location: LC_X10_Y5_N2
\inst1|work2~19\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~19_combout\ = (!\ir1|ir_out\(2) & ((\ir1|ir_out\(1) & ((\inst1|work0~4_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~25_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~19_combout\);

-- Location: LC_X12_Y7_N6
\inst1|result[11]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result\(11) = (\inst1|result[11]~87_combout\ & ((\inst1|work2~19_combout\) # ((\inst1|work2~23_combout\ & !\inst1|result[11]~123_combout\)))) # (!\inst1|result[11]~87_combout\ & (((\inst1|result[11]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~23_combout\,
	datab => \inst1|result[11]~123_combout\,
	datac => \inst1|result[11]~87_combout\,
	datad => \inst1|work2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result\(11));

-- Location: LC_X20_Y6_N8
\inst7|out_rf[91]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[11]~81\ = (\ir1|ir_out\(14) & (((\inst1|result\(11))))) # (!\ir1|ir_out\(14) & ((\ir1|ir_out\(15) & (\inst1|result\(11))) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))))
-- \inst7|out_rf\(91) = DFFEAS(\inst10|result[11]~81\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(15),
	datac => \inst1|result\(11),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[11]~81\,
	regout => \inst7|out_rf\(91));

-- Location: LC_X20_Y6_N3
\inst7|out_rf[107]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux20~0\ = (\ir1|ir_out\(9) & ((\ir1|ir_out\(8)) # ((K1_out_rf[107])))) # (!\ir1|ir_out\(9) & (!\ir1|ir_out\(8) & ((\inst7|out_rf\(75)))))
-- \inst7|out_rf\(107) = DFFEAS(\inst6|Mux20~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[11]~81\,
	datad => \inst7|out_rf\(75),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux20~0\,
	regout => \inst7|out_rf\(107));

-- Location: LC_X21_Y9_N0
\inst7|out_rf[75]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux4~0\ = (\ir1|ir_out\(11) & (\ir1|ir_out\(12))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & ((\inst7|out_rf\(107)))) # (!\ir1|ir_out\(12) & (K1_out_rf[75]))))
-- \inst7|out_rf\(75) = DFFEAS(\inst6|Mux4~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[11]~81\,
	datad => \inst7|out_rf\(107),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux4~0\,
	regout => \inst7|out_rf\(75));

-- Location: LC_X21_Y9_N1
\inst7|out_rf[123]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux20~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux20~0\ & ((K1_out_rf[123]))) # (!\inst6|Mux20~0\ & (\inst7|out_rf\(91))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux20~0\))))
-- \inst7|out_rf\(123) = DFFEAS(\inst6|Mux20~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(91),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[11]~81\,
	datad => \inst6|Mux20~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux20~1\,
	regout => \inst7|out_rf\(123));

-- Location: LC_X22_Y6_N8
\inst7|out_rf[11]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux4~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(27)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[11] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(11) = DFFEAS(\inst6|Mux4~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(27),
	datac => \inst10|result[11]~81\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux4~2\,
	regout => \inst7|out_rf\(11));

-- Location: LC_X22_Y6_N4
\inst7|out_rf[27]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux20~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[27]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(11)))))
-- \inst7|out_rf\(27) = DFFEAS(\inst6|Mux20~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(11),
	datac => \inst10|result[11]~81\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux20~2\,
	regout => \inst7|out_rf\(27));

-- Location: LC_X21_Y6_N4
\inst7|out_rf[43]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux20~3\ = (\inst6|Mux20~2\ & ((\inst7|out_rf\(59)) # ((!\ir1|ir_out\(9))))) # (!\inst6|Mux20~2\ & (((K1_out_rf[43] & \ir1|ir_out\(9)))))
-- \inst7|out_rf\(43) = DFFEAS(\inst6|Mux20~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(59),
	datab => \inst6|Mux20~2\,
	datac => \inst10|result[11]~81\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux20~3\,
	regout => \inst7|out_rf\(43));

-- Location: LC_X21_Y6_N2
\inst7|out_rf[59]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux4~3\ = (\inst6|Mux4~2\ & (((K1_out_rf[59]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux4~2\ & (\inst7|out_rf\(43) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(59) = DFFEAS(\inst6|Mux4~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[11]~81\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux4~2\,
	datab => \inst7|out_rf\(43),
	datac => \inst10|result[11]~81\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux4~3\,
	regout => \inst7|out_rf\(59));

-- Location: LC_X16_Y8_N4
\inst20|b_out[11]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(11) = DFFEAS((\ir1|ir_out\(10) & (((\inst6|Mux20~1\)))) # (!\ir1|ir_out\(10) & (((\inst6|Mux20~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(10),
	datac => \inst6|Mux20~1\,
	datad => \inst6|Mux20~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(11));

-- Location: LC_X13_Y4_N8
\inst1|work1~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~1_combout\ = (((!\ir1|ir_out\(0) & \inst20|b_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~1_combout\);

-- Location: LC_X16_Y8_N0
\inst1|work1~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~3_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(10))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datab => \inst20|b_out\(10),
	datad => \inst20|b_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~3_combout\);

-- Location: LC_X13_Y4_N2
\inst1|work1~37\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~37_combout\ = (\ir1|ir_out\(1) & ((\inst1|work1~1_combout\) # ((\inst1|work1~0_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~1_combout\,
	datac => \inst1|work1~3_combout\,
	datad => \inst1|work1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~37_combout\);

-- Location: LC_X13_Y4_N5
\inst1|work2~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~7_combout\ = (\ir1|ir_out\(1) & (((\inst20|b_out\(15))))) # (!\ir1|ir_out\(1) & (\inst1|work2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~0_combout\,
	datab => \ir1|ir_out\(1),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~7_combout\);

-- Location: LC_X13_Y4_N6
\inst1|work2~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~8_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work2~7_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~37_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~8_combout\);

-- Location: LC_X10_Y6_N6
\inst1|work1~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~30_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~28_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work1~28_combout\,
	datad => \inst1|work1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~30_combout\);

-- Location: LC_X13_Y5_N7
\inst1|work2~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~3_combout\ = (\ir1|ir_out\(2) & (((\inst1|work1~27_combout\)))) # (!\ir1|ir_out\(2) & (((\inst1|work1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datac => \inst1|work1~30_combout\,
	datad => \inst1|work1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~3_combout\);

-- Location: LC_X13_Y4_N4
\inst1|work2~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~5_combout\ = (\ir1|ir_out\(1) & (((!\ir1|ir_out\(0) & \inst20|b_out\(15))))) # (!\ir1|ir_out\(1) & (\inst1|work2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3a0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~0_combout\,
	datab => \ir1|ir_out\(0),
	datac => \ir1|ir_out\(1),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~5_combout\);

-- Location: LC_X13_Y4_N3
\inst1|work2~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~6_combout\ = (\ir1|ir_out\(2) & (((\inst1|work2~5_combout\)))) # (!\ir1|ir_out\(2) & (((\inst1|work1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datac => \inst1|work2~5_combout\,
	datad => \inst1|work1~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~6_combout\);

-- Location: LC_X13_Y5_N0
\inst1|result[9]~90\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~90_combout\ = (\inst1|result[11]~88_combout\ & ((\inst1|result[11]~89_combout\ & ((\inst1|work2~6_combout\))) # (!\inst1|result[11]~89_combout\ & (\inst1|work2~3_combout\)))) # (!\inst1|result[11]~88_combout\ & 
-- (!\inst1|result[11]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~88_combout\,
	datab => \inst1|result[11]~89_combout\,
	datac => \inst1|work2~3_combout\,
	datad => \inst1|work2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~90_combout\);

-- Location: LC_X13_Y5_N2
\inst1|result[9]~91\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~91_combout\ = (\inst1|result[11]~23_combout\ & ((\inst1|result[9]~90_combout\ & (\inst1|work2~8_combout\)) # (!\inst1|result[9]~90_combout\ & ((\inst20|b_out\(15)))))) # (!\inst1|result[11]~23_combout\ & 
-- (((\inst1|result[9]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~8_combout\,
	datab => \inst1|result[11]~23_combout\,
	datac => \inst20|b_out\(15),
	datad => \inst1|result[9]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~91_combout\);

-- Location: LC_X14_Y6_N2
\inst1|Selector6~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector6~0_combout\ = (\inst1|Equal8~0\ & ((\inst1|Add2~60_combout\) # ((\inst1|Equal9~0\ & \inst1|Add3~60_combout\)))) # (!\inst1|Equal8~0\ & (\inst1|Equal9~0\ & (\inst1|Add3~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal8~0\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Add3~60_combout\,
	datad => \inst1|Add2~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector6~0_combout\);

-- Location: LC_X14_Y6_N6
\inst1|result[9]~92\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~92_combout\ = (((!\ir1|ir_out\(4) & \inst20|b_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(4),
	datad => \inst20|b_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~92_combout\);

-- Location: LC_X14_Y6_N0
\inst1|x~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~6_combout\ = \inst20|b_out\(9) $ ((((\inst20|a_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(9),
	datad => \inst20|a_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~6_combout\);

-- Location: LC_X14_Y6_N3
\inst1|result[9]~93\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~93_combout\ = (\inst1|result[2]~28\ & ((\inst1|result[2]~29\ & ((\inst1|x~6_combout\))) # (!\inst1|result[2]~29\ & (\inst1|Add0~50_combout\)))) # (!\inst1|result[2]~28\ & (!\inst1|result[2]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~28\,
	datab => \inst1|result[2]~29\,
	datac => \inst1|Add0~50_combout\,
	datad => \inst1|x~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~93_combout\);

-- Location: LC_X14_Y6_N9
\inst1|result[9]~94\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~94_combout\ = (\inst1|result[9]~93_combout\ & (((\inst20|b_out\(9) & \inst20|a_out\(9))) # (!\inst1|result[2]~2_combout\))) # (!\inst1|result[9]~93_combout\ & (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(9)) # (\inst20|a_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(9),
	datab => \inst1|result[9]~93_combout\,
	datac => \inst1|result[2]~2_combout\,
	datad => \inst20|a_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~94_combout\);

-- Location: LC_X14_Y6_N4
\inst1|result[9]~95\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~95_combout\ = (\inst1|result[2]~26\ & (!\hlt_dff|always0~2\ & (\inst1|result[9]~94_combout\))) # (!\inst1|result[2]~26\ & ((\hlt_dff|always0~2\) # ((\inst1|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7564",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~26\,
	datab => \hlt_dff|always0~2\,
	datac => \inst1|result[9]~94_combout\,
	datad => \inst1|Add2~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~95_combout\);

-- Location: LC_X14_Y6_N7
\inst1|result[9]~96\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~96_combout\ = (\inst1|result[9]~95_combout\ & ((\inst1|result[9]~92_combout\) # ((!\inst1|result[2]~27\)))) # (!\inst1|result[9]~95_combout\ & (((\inst1|result[2]~27\ & \inst20|a_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[9]~92_combout\,
	datab => \inst1|result[9]~95_combout\,
	datac => \inst1|result[2]~27\,
	datad => \inst20|a_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~96_combout\);

-- Location: LC_X14_Y6_N5
\inst1|result[9]~97\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~97_combout\ = ((\inst1|result[9]~96_combout\ & ((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \inst1|result[9]~96_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~97_combout\);

-- Location: LC_X14_Y6_N1
\inst1|result[9]~98\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~98_combout\ = (\inst1|result[2]~35_combout\ & ((\inst1|Add1~50_combout\) # ((\inst1|Equal4~0_combout\)))) # (!\inst1|result[2]~35_combout\ & (((\inst1|result[9]~97_combout\ & !\inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~50_combout\,
	datab => \inst1|result[9]~97_combout\,
	datac => \inst1|result[2]~35_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~98_combout\);

-- Location: LC_X14_Y6_N8
\inst1|result[9]~99\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~99_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|result[9]~98_combout\ & (\ir1|ir_out\(7))) # (!\inst1|result[9]~98_combout\ & ((\inst1|Selector6~0_combout\))))) # (!\inst1|Equal4~0_combout\ & (((\inst1|result[9]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \ir1|ir_out\(7),
	datac => \inst1|Selector6~0_combout\,
	datad => \inst1|result[9]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~99_combout\);

-- Location: LC_X14_Y4_N6
\inst1|result[9]~101\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[9]~101_combout\ = (\inst1|result[11]~100_combout\ & (\inst1|result[9]~91_combout\ & ((!\inst1|result[11]~87_combout\)))) # (!\inst1|result[11]~100_combout\ & (((\inst1|result[9]~99_combout\) # (\inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|result[9]~91_combout\,
	datac => \inst1|result[9]~99_combout\,
	datad => \inst1|result[11]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[9]~101_combout\);

-- Location: LC_X14_Y4_N5
\inst1|work2~22\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~22_combout\ = (!\ir1|ir_out\(1) & (((\inst1|work0~4_combout\ & !\ir1|ir_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work0~4_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~22_combout\);

-- Location: LC_X14_Y4_N4
\inst1|work1~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~35_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~34_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(1),
	datac => \inst1|work0~4_combout\,
	datad => \inst1|work1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~35_combout\);

-- Location: LC_X10_Y6_N1
\inst1|work1~33\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~33_combout\ = (\ir1|ir_out\(1) & (\inst1|work1~31_combout\)) # (!\ir1|ir_out\(1) & (((\inst1|work1~32_combout\) # (\inst1|work1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aafc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~31_combout\,
	datab => \inst1|work1~32_combout\,
	datac => \inst1|work1~0_combout\,
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~33_combout\);

-- Location: LC_X14_Y4_N9
\inst1|work2~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~4_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~33_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~35_combout\,
	datac => \inst1|work1~33_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~4_combout\);

-- Location: LC_X14_Y4_N8
\inst1|result[9]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result\(9) = (\inst1|result[9]~101_combout\ & ((\inst1|work2~22_combout\) # ((!\inst1|result[11]~87_combout\)))) # (!\inst1|result[9]~101_combout\ & (((\inst1|work2~4_combout\ & \inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[9]~101_combout\,
	datab => \inst1|work2~22_combout\,
	datac => \inst1|work2~4_combout\,
	datad => \inst1|result[11]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result\(9));

-- Location: LC_X19_Y7_N6
\inst7|out_rf[89]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[9]~83\ = (\ir1|ir_out\(15) & (((\inst1|result\(9))))) # (!\ir1|ir_out\(15) & ((\ir1|ir_out\(14) & ((\inst1|result\(9)))) # (!\ir1|ir_out\(14) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))))
-- \inst7|out_rf\(89) = DFFEAS(\inst10|result[9]~83\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(14),
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \inst1|result\(9),
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[9]~83\,
	regout => \inst7|out_rf\(89));

-- Location: LC_X19_Y7_N3
\inst7|out_rf[105]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux22~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[105]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(73) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(105) = DFFEAS(\inst6|Mux22~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(73),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[9]~83\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux22~0\,
	regout => \inst7|out_rf\(105));

-- Location: LC_X20_Y8_N8
\inst7|out_rf[73]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux6~0\ = (\ir1|ir_out\(11) & (((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & (\inst7|out_rf\(105))) # (!\ir1|ir_out\(12) & ((K1_out_rf[73])))))
-- \inst7|out_rf\(73) = DFFEAS(\inst6|Mux6~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(105),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[9]~83\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux6~0\,
	regout => \inst7|out_rf\(73));

-- Location: LC_X20_Y8_N2
\inst7|out_rf[121]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux22~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux22~0\ & ((K1_out_rf[121]))) # (!\inst6|Mux22~0\ & (\inst7|out_rf\(89))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux22~0\))))
-- \inst7|out_rf\(121) = DFFEAS(\inst6|Mux22~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst7|out_rf\(89),
	datac => \inst10|result[9]~83\,
	datad => \inst6|Mux22~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux22~1\,
	regout => \inst7|out_rf\(121));

-- Location: LC_X20_Y8_N9
\inst6|Mux6~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux6~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux6~0\ & (\inst7|out_rf\(121))) # (!\inst6|Mux6~0\ & ((\inst7|out_rf\(89)))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux6~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(121),
	datab => \inst7|out_rf\(89),
	datac => \ir1|ir_out\(11),
	datad => \inst6|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux6~1_combout\);

-- Location: LC_X22_Y7_N3
\inst7|out_rf[9]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux6~2\ = (\ir1|ir_out\(12) & (\ir1|ir_out\(11))) # (!\ir1|ir_out\(12) & ((\ir1|ir_out\(11) & ((\inst7|out_rf\(25)))) # (!\ir1|ir_out\(11) & (K1_out_rf[9]))))
-- \inst7|out_rf\(9) = DFFEAS(\inst6|Mux6~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[9]~83\,
	datad => \inst7|out_rf\(25),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux6~2\,
	regout => \inst7|out_rf\(9));

-- Location: LC_X22_Y7_N0
\inst7|out_rf[25]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux22~2\ = (\ir1|ir_out\(8) & ((\ir1|ir_out\(9)) # ((K1_out_rf[25])))) # (!\ir1|ir_out\(8) & (!\ir1|ir_out\(9) & ((\inst7|out_rf\(9)))))
-- \inst7|out_rf\(25) = DFFEAS(\inst6|Mux22~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[9]~83\,
	datad => \inst7|out_rf\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux22~2\,
	regout => \inst7|out_rf\(25));

-- Location: LC_X21_Y8_N2
\inst7|out_rf[57]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux6~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux6~2\ & ((K1_out_rf[57]))) # (!\inst6|Mux6~2\ & (\inst7|out_rf\(41))))) # (!\ir1|ir_out\(12) & (((\inst6|Mux6~2\))))
-- \inst7|out_rf\(57) = DFFEAS(\inst6|Mux6~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(41),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[9]~83\,
	datad => \inst6|Mux6~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux6~3\,
	regout => \inst7|out_rf\(57));

-- Location: LC_X21_Y11_N2
\inst20|a_out[9]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(9) = DFFEAS(((\ir1|ir_out\(13) & (\inst6|Mux6~1_combout\)) # (!\ir1|ir_out\(13) & ((\inst6|Mux6~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux6~1_combout\,
	datac => \inst6|Mux6~3\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(9));

-- Location: LC_X16_Y10_N2
\inst18|data[9]~6\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[9]~6_combout\ = ((\inst18|wren~0_combout\ & (\inst20|a_out\(9) & \ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst18|wren~0_combout\,
	datac => \inst20|a_out\(9),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[9]~6_combout\);

-- Location: LC_X21_Y8_N7
\inst7|out_rf[41]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux22~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux22~2\ & (\inst7|out_rf\(57))) # (!\inst6|Mux22~2\ & ((K1_out_rf[41]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux22~2\))))
-- \inst7|out_rf\(41) = DFFEAS(\inst6|Mux22~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[9]~83\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(57),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[9]~83\,
	datad => \inst6|Mux22~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux22~3\,
	regout => \inst7|out_rf\(41));

-- Location: LC_X16_Y8_N6
\inst20|b_out[9]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(9) = DFFEAS((\ir1|ir_out\(10) & (((\inst6|Mux22~1\)))) # (!\ir1|ir_out\(10) & (((\inst6|Mux22~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(10),
	datac => \inst6|Mux22~3\,
	datad => \inst6|Mux22~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(9));

-- Location: LC_X10_Y7_N7
\inst1|work1~19\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~19_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(9)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(10),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~19_combout\);

-- Location: LC_X10_Y7_N4
\inst1|work1~21\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~21_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~19_combout\)))) # (!\ir1|ir_out\(1) & (((\inst1|work1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datac => \inst1|work1~19_combout\,
	datad => \inst1|work1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~21_combout\);

-- Location: LC_X9_Y7_N5
\inst1|Mux35~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~5_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~21_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~24_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~5_combout\);

-- Location: LC_X9_Y8_N9
\inst1|Mux35~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~6_combout\ = (\ir1|ir_out\(4) & (\inst1|Mux35~5_combout\)) # (!\ir1|ir_out\(4) & (((!\inst1|work2~2_combout\ & \inst20|b_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|Mux35~5_combout\,
	datac => \inst1|work2~2_combout\,
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~6_combout\);

-- Location: LC_X10_Y5_N3
\inst1|Mux35~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~2_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(1))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(1),
	datab => \ir1|ir_out\(0),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~2_combout\);

-- Location: LC_X11_Y7_N2
\inst1|work0~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~2_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(3))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(3),
	datac => \inst20|b_out\(2),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~2_combout\);

-- Location: LC_X11_Y6_N6
\inst1|Mux35~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~3_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work0~2_combout\))) # (!\ir1|ir_out\(1) & (\inst1|Mux35~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux35~2_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~3_combout\);

-- Location: LC_X11_Y6_N1
\inst1|Mux35~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~4_combout\ = (\ir1|ir_out\(2) & (\inst1|work1~18_combout\)) # (!\ir1|ir_out\(2) & (((\inst1|Mux35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~18_combout\,
	datab => \ir1|ir_out\(2),
	datad => \inst1|Mux35~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~4_combout\);

-- Location: LC_X9_Y8_N5
\inst1|Mux35~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~7_combout\ = ((\ir1|ir_out\(5) & ((\inst1|Mux35~4_combout\))) # (!\ir1|ir_out\(5) & (\inst1|Mux35~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \inst1|Mux35~6_combout\,
	datad => \inst1|Mux35~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~7_combout\);

-- Location: LC_X9_Y8_N4
\inst1|Mux35~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~0_combout\ = ((\ir1|ir_out\(2) & (\inst1|work1~13_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(2),
	datac => \inst1|work1~13_combout\,
	datad => \inst1|work1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~0_combout\);

-- Location: LC_X9_Y8_N7
\inst1|Mux35~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux35~1_combout\ = (\ir1|ir_out\(5) & (((\inst1|Mux35~0_combout\)))) # (!\ir1|ir_out\(5) & (\ir1|ir_out\(4) & ((\inst1|work2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|Mux35~0_combout\,
	datac => \inst1|work2~1_combout\,
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux35~1_combout\);

-- Location: LC_X9_Y8_N2
\inst1|result[0]~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~0_combout\ = (\inst1|always2~0_combout\ & ((\ir1|ir_out\(3) & ((\inst1|Mux35~1_combout\))) # (!\ir1|ir_out\(3) & (\inst1|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(3),
	datab => \inst1|Mux35~7_combout\,
	datac => \inst1|Mux35~1_combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~0_combout\);

-- Location: LC_X19_Y9_N9
\inst7|out_rf[80]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[0]~77\ = (\inst19|Equal0~0_combout\ & ((\inst1|result[0]~9_combout\) # ((\inst1|result[0]~0_combout\)))) # (!\inst19|Equal0~0_combout\ & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))))
-- \inst7|out_rf\(80) = DFFEAS(\inst10|result[0]~77\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eef0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst1|result[0]~9_combout\,
	datab => \inst1|result[0]~0_combout\,
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \inst19|Equal0~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[0]~77\,
	regout => \inst7|out_rf\(80));

-- Location: LC_X19_Y9_N7
\inst7|out_rf[96]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux31~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[96]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(64) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(96) = DFFEAS(\inst6|Mux31~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(64),
	datac => \inst10|result[0]~77\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux31~0\,
	regout => \inst7|out_rf\(96));

-- Location: LC_X20_Y7_N8
\inst7|out_rf[64]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux15~0\ = (\ir1|ir_out\(11) & (\ir1|ir_out\(12))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & ((\inst7|out_rf\(96)))) # (!\ir1|ir_out\(12) & (K1_out_rf[64]))))
-- \inst7|out_rf\(64) = DFFEAS(\inst6|Mux15~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[0]~77\,
	datad => \inst7|out_rf\(96),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux15~0\,
	regout => \inst7|out_rf\(64));

-- Location: LC_X20_Y7_N4
\inst7|out_rf[112]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux31~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux31~0\ & ((K1_out_rf[112]))) # (!\inst6|Mux31~0\ & (\inst7|out_rf\(80))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux31~0\))))
-- \inst7|out_rf\(112) = DFFEAS(\inst6|Mux31~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(80),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[0]~77\,
	datad => \inst6|Mux31~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux31~1\,
	regout => \inst7|out_rf\(112));

-- Location: LC_X22_Y6_N2
\inst7|out_rf[16]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux31~2\ = (\ir1|ir_out\(9) & (\ir1|ir_out\(8))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & (K1_out_rf[16])) # (!\ir1|ir_out\(8) & ((\inst7|out_rf\(0))))))
-- \inst7|out_rf\(16) = DFFEAS(\inst6|Mux31~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[0]~77\,
	datad => \inst7|out_rf\(0),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux31~2\,
	regout => \inst7|out_rf\(16));

-- Location: LC_X22_Y6_N3
\inst7|out_rf[0]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux15~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(16)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[0] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(0) = DFFEAS(\inst6|Mux15~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(16),
	datab => \ir1|ir_out\(11),
	datac => \inst10|result[0]~77\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux15~2\,
	regout => \inst7|out_rf\(0));

-- Location: LC_X23_Y6_N7
\inst7|out_rf[32]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux31~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux31~2\ & ((\inst7|out_rf\(48)))) # (!\inst6|Mux31~2\ & (K1_out_rf[32])))) # (!\ir1|ir_out\(9) & (\inst6|Mux31~2\))
-- \inst7|out_rf\(32) = DFFEAS(\inst6|Mux31~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux31~2\,
	datac => \inst10|result[0]~77\,
	datad => \inst7|out_rf\(48),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux31~3\,
	regout => \inst7|out_rf\(32));

-- Location: LC_X23_Y6_N5
\inst7|out_rf[48]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux15~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux15~2\ & ((K1_out_rf[48]))) # (!\inst6|Mux15~2\ & (\inst7|out_rf\(32))))) # (!\ir1|ir_out\(12) & (((\inst6|Mux15~2\))))
-- \inst7|out_rf\(48) = DFFEAS(\inst6|Mux15~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[0]~77\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(32),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[0]~77\,
	datad => \inst6|Mux15~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux15~3\,
	regout => \inst7|out_rf\(48));

-- Location: LC_X14_Y9_N0
\inst20|b_out[0]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(0) = DFFEAS((\ir1|ir_out\(10) & (\inst6|Mux31~1\)) # (!\ir1|ir_out\(10) & (((\inst6|Mux31~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(10),
	datab => \inst6|Mux31~1\,
	datad => \inst6|Mux31~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(0));

-- Location: LC_X11_Y9_N2
\inst1|Add2~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~15_combout\ = \inst20|b_out\(0) $ ((\ir1|ir_out\(0)))
-- \inst1|Add2~17\ = CARRY((\inst20|b_out\(0) & (\ir1|ir_out\(0))))
-- \inst1|Add2~17COUT1_100\ = CARRY((\inst20|b_out\(0) & (\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(0),
	datab => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~15_combout\,
	cout0 => \inst1|Add2~17\,
	cout1 => \inst1|Add2~17COUT1_100\);

-- Location: LC_X11_Y9_N3
\inst1|Add2~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~20_combout\ = \inst20|b_out\(1) $ (\ir1|ir_out\(1) $ ((\inst1|Add2~17\)))
-- \inst1|Add2~22\ = CARRY((\inst20|b_out\(1) & (!\ir1|ir_out\(1) & !\inst1|Add2~17\)) # (!\inst20|b_out\(1) & ((!\inst1|Add2~17\) # (!\ir1|ir_out\(1)))))
-- \inst1|Add2~22COUT1_102\ = CARRY((\inst20|b_out\(1) & (!\ir1|ir_out\(1) & !\inst1|Add2~17COUT1_100\)) # (!\inst20|b_out\(1) & ((!\inst1|Add2~17COUT1_100\) # (!\ir1|ir_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(1),
	datab => \ir1|ir_out\(1),
	cin0 => \inst1|Add2~17\,
	cin1 => \inst1|Add2~17COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~20_combout\,
	cout0 => \inst1|Add2~22\,
	cout1 => \inst1|Add2~22COUT1_102\);

-- Location: LC_X11_Y9_N4
\inst1|Add2~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~25_combout\ = \inst20|b_out\(2) $ (\ir1|ir_out\(2) $ ((!\inst1|Add2~22\)))
-- \inst1|Add2~27\ = CARRY((\inst20|b_out\(2) & ((\ir1|ir_out\(2)) # (!\inst1|Add2~22COUT1_102\))) # (!\inst20|b_out\(2) & (\ir1|ir_out\(2) & !\inst1|Add2~22COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(2),
	datab => \ir1|ir_out\(2),
	cin0 => \inst1|Add2~22\,
	cin1 => \inst1|Add2~22COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~25_combout\,
	cout => \inst1|Add2~27\);

-- Location: LC_X13_Y11_N9
\inst1|Selector10~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector10~0_combout\ = (\inst1|Add2~40_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Add3~40_combout\ & \inst1|Equal9~0\)))) # (!\inst1|Add2~40_combout\ & (\inst1|Add3~40_combout\ & (\inst1|Equal9~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~40_combout\,
	datab => \inst1|Add3~40_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|Equal8~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector10~0_combout\);

-- Location: LC_X13_Y11_N3
\inst1|result[5]~61\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~61_combout\ = (\inst20|b_out\(5) & (((!\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datac => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~61_combout\);

-- Location: LC_X13_Y11_N6
\inst1|x~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~4_combout\ = \inst20|b_out\(5) $ ((((\inst20|a_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datad => \inst20|a_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~4_combout\);

-- Location: LC_X13_Y11_N7
\inst1|result[5]~62\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~62_combout\ = (\inst1|result[2]~29\ & (\inst1|x~4_combout\ & ((\inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & (((\inst1|Add0~30_combout\) # (!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~4_combout\,
	datab => \inst1|Add0~30_combout\,
	datac => \inst1|result[2]~29\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~62_combout\);

-- Location: LC_X13_Y11_N2
\inst1|result[5]~63\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~63_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(5) & ((\inst20|a_out\(5)) # (!\inst1|result[5]~62_combout\))) # (!\inst20|b_out\(5) & (!\inst1|result[5]~62_combout\ & \inst20|a_out\(5))))) # (!\inst1|result[2]~2_combout\ & 
-- (((\inst1|result[5]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc38",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \inst1|result[2]~2_combout\,
	datac => \inst1|result[5]~62_combout\,
	datad => \inst20|a_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~63_combout\);

-- Location: LC_X13_Y11_N4
\inst1|result[5]~64\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~64_combout\ = (\inst1|result[2]~26\ & (\inst1|result[5]~63_combout\ & ((!\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & (((\inst1|Add2~40_combout\) # (\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[5]~63_combout\,
	datab => \inst1|result[2]~26\,
	datac => \inst1|Add2~40_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~64_combout\);

-- Location: LC_X13_Y11_N5
\inst1|result[5]~65\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~65_combout\ = (\inst1|result[2]~27\ & ((\inst1|result[5]~64_combout\ & ((\inst1|result[5]~61_combout\))) # (!\inst1|result[5]~64_combout\ & (\inst20|a_out\(5))))) # (!\inst1|result[2]~27\ & (((\inst1|result[5]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(5),
	datab => \inst1|result[5]~61_combout\,
	datac => \inst1|result[2]~27\,
	datad => \inst1|result[5]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~65_combout\);

-- Location: LC_X13_Y11_N0
\inst1|result[5]~66\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~66_combout\ = ((\inst1|result[5]~65_combout\ & ((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|result[5]~65_combout\,
	datac => \ir1|ir_out\(5),
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~66_combout\);

-- Location: LC_X13_Y11_N8
\inst1|result[5]~67\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~67_combout\ = (\inst1|result[2]~35_combout\ & ((\inst1|Add1~30_combout\) # ((\inst1|Equal4~0_combout\)))) # (!\inst1|result[2]~35_combout\ & (((\inst1|result[5]~66_combout\ & !\inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~30_combout\,
	datab => \inst1|result[5]~66_combout\,
	datac => \inst1|result[2]~35_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~67_combout\);

-- Location: LC_X13_Y11_N1
\inst1|result[5]~68\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~68_combout\ = (\inst1|result[5]~67_combout\ & (((\ir1|ir_out\(5)) # (!\inst1|Equal4~0_combout\)))) # (!\inst1|result[5]~67_combout\ & (\inst1|Selector10~0_combout\ & ((\inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Selector10~0_combout\,
	datab => \inst1|result[5]~67_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~68_combout\);

-- Location: LC_X16_Y13_N3
\inst18|address[5]~5\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[5]~5_combout\ = (\inst18|wren~0_combout\ & (\inst1|result[5]~68_combout\ & ((!\inst1|always2~0_combout\)))) # (!\inst18|wren~0_combout\ & (((\pc1|pc_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[5]~68_combout\,
	datab => \pc1|pc_out\(5),
	datac => \inst18|wren~0_combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[5]~5_combout\);

-- Location: M4K_X17_Y16
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LC_X16_Y9_N4
\inst18|data[5]~10\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[5]~10_combout\ = (\inst20|a_out\(5) & (\ir1|ir_out\(14) & ((\inst18|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(5),
	datab => \ir1|ir_out\(14),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[5]~10_combout\);

-- Location: M4K_X17_Y17
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y15_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LC_X19_Y15_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LC_X20_Y11_N2
\inst10|result[4]~60\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[4]~60_combout\ = ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (!\ir1|ir_out\(15) & !\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[4]~60_combout\);

-- Location: LC_X20_Y11_N1
\inst7|out_rf[84]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[4]~62\ = (\inst10|result[4]~61_combout\) # ((\inst10|result[4]~60_combout\) # ((\inst10|result[12]~30_combout\ & \inst1|result[4]~60_combout\)))
-- \inst7|out_rf\(84) = DFFEAS(\inst10|result[4]~62\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[12]~30_combout\,
	datab => \inst10|result[4]~61_combout\,
	datac => \inst10|result[4]~60_combout\,
	datad => \inst1|result[4]~60_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[4]~62\,
	regout => \inst7|out_rf\(84));

-- Location: LC_X23_Y8_N5
\inst7|out_rf[20]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux27~2\ = (\ir1|ir_out\(8) & (((K1_out_rf[20]) # (\ir1|ir_out\(9))))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(4) & ((!\ir1|ir_out\(9)))))
-- \inst7|out_rf\(20) = DFFEAS(\inst6|Mux27~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(4),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[4]~62\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux27~2\,
	regout => \inst7|out_rf\(20));

-- Location: LC_X23_Y8_N7
\inst7|out_rf[4]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux11~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(20))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[4])))
-- \inst7|out_rf\(4) = DFFEAS(\inst6|Mux11~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[4]~62\,
	datad => \inst7|out_rf\(20),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux11~2\,
	regout => \inst7|out_rf\(4));

-- Location: LC_X22_Y8_N4
\inst7|out_rf[36]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux27~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux27~2\ & ((\inst7|out_rf\(52)))) # (!\inst6|Mux27~2\ & (K1_out_rf[36])))) # (!\ir1|ir_out\(9) & (\inst6|Mux27~2\))
-- \inst7|out_rf\(36) = DFFEAS(\inst6|Mux27~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux27~2\,
	datac => \inst10|result[4]~62\,
	datad => \inst7|out_rf\(52),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux27~3\,
	regout => \inst7|out_rf\(36));

-- Location: LC_X22_Y8_N1
\inst7|out_rf[52]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux11~3\ = (\inst6|Mux11~2\ & (((K1_out_rf[52]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux11~2\ & (\inst7|out_rf\(36) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(52) = DFFEAS(\inst6|Mux11~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux11~2\,
	datab => \inst7|out_rf\(36),
	datac => \inst10|result[4]~62\,
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux11~3\,
	regout => \inst7|out_rf\(52));

-- Location: LC_X22_Y9_N0
\inst7|out_rf[100]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux27~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[100]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(68) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(100) = DFFEAS(\inst6|Mux27~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(68),
	datac => \inst10|result[4]~62\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux27~0\,
	regout => \inst7|out_rf\(100));

-- Location: LC_X21_Y9_N5
\inst7|out_rf[68]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux11~0\ = (\ir1|ir_out\(11) & (\ir1|ir_out\(12))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & ((\inst7|out_rf\(100)))) # (!\ir1|ir_out\(12) & (K1_out_rf[68]))))
-- \inst7|out_rf\(68) = DFFEAS(\inst6|Mux11~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[4]~62\,
	datad => \inst7|out_rf\(100),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux11~0\,
	regout => \inst7|out_rf\(68));

-- Location: LC_X22_Y9_N2
\inst7|out_rf[116]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux27~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux27~0\ & (K1_out_rf[116])) # (!\inst6|Mux27~0\ & ((\inst7|out_rf\(84)))))) # (!\ir1|ir_out\(8) & (\inst6|Mux27~0\))
-- \inst7|out_rf\(116) = DFFEAS(\inst6|Mux27~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[4]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst6|Mux27~0\,
	datac => \inst10|result[4]~62\,
	datad => \inst7|out_rf\(84),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux27~1\,
	regout => \inst7|out_rf\(116));

-- Location: LC_X16_Y8_N3
\inst20|b_out[4]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(4) = DFFEAS((\ir1|ir_out\(10) & (((\inst6|Mux27~1\)))) # (!\ir1|ir_out\(10) & (\inst6|Mux27~3\)), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(10),
	datab => \inst6|Mux27~3\,
	datac => \inst6|Mux27~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(4));

-- Location: LC_X10_Y5_N9
\inst1|work1~26\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~26_combout\ = ((\ir1|ir_out\(0) & (\inst20|b_out\(4))) # (!\ir1|ir_out\(0) & ((\inst20|b_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(0),
	datac => \inst20|b_out\(4),
	datad => \inst20|b_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~26_combout\);

-- Location: LC_X10_Y5_N4
\inst1|work1~27\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~27_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~25_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~26_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~27_combout\);

-- Location: LC_X10_Y5_N1
\inst1|work2~31\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~31_combout\ = (\ir1|ir_out\(2) & (\inst1|work0~4_combout\ & ((!\ir1|ir_out\(1))))) # (!\ir1|ir_out\(2) & (((\inst1|work1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work0~4_combout\,
	datac => \inst1|work1~27_combout\,
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~31_combout\);

-- Location: LC_X13_Y4_N1
\inst1|work2~32\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~32_combout\ = (\ir1|ir_out\(1) & (\inst20|b_out\(15))) # (!\ir1|ir_out\(1) & ((\ir1|ir_out\(2) & (\inst20|b_out\(15))) # (!\ir1|ir_out\(2) & ((\inst1|work2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aba8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \ir1|ir_out\(1),
	datac => \ir1|ir_out\(2),
	datad => \inst1|work2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~32_combout\);

-- Location: LC_X13_Y5_N1
\inst1|work2~33\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~33_combout\ = (!\ir1|ir_out\(2) & ((\ir1|ir_out\(1) & (\inst1|work2~20_combout\)) # (!\ir1|ir_out\(1) & ((\inst1|work2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~20_combout\,
	datab => \inst1|work2~0_combout\,
	datac => \ir1|ir_out\(2),
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~33_combout\);

-- Location: LC_X11_Y7_N7
\inst1|work0~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~5_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(6)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(0),
	datac => \inst20|b_out\(5),
	datad => \inst20|b_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~5_combout\);

-- Location: LC_X11_Y7_N6
\inst1|work1~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~4_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(8))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \ir1|ir_out\(0),
	datad => \inst20|b_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~4_combout\);

-- Location: LC_X11_Y7_N1
\inst1|work1~36\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~36_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~4_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work0~5_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~36_combout\);

-- Location: LC_X13_Y5_N3
\inst1|result[5]~129\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~129_combout\ = (\inst1|result[6]~124_combout\ & (((\ir1|ir_out\(3))))) # (!\inst1|result[6]~124_combout\ & ((\ir1|ir_out\(3) & (\inst1|work2~33_combout\)) # (!\ir1|ir_out\(3) & ((\inst1|work1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~33_combout\,
	datab => \inst1|work1~36_combout\,
	datac => \inst1|result[6]~124_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~129_combout\);

-- Location: LC_X13_Y4_N0
\inst1|result[5]~130\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~130_combout\ = (\inst1|result[6]~124_combout\ & ((\inst1|result[5]~129_combout\ & (\inst1|work2~32_combout\)) # (!\inst1|result[5]~129_combout\ & ((\inst1|work1~37_combout\))))) # (!\inst1|result[6]~124_combout\ & 
-- (((\inst1|result[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~32_combout\,
	datab => \inst1|result[6]~124_combout\,
	datac => \inst1|work1~37_combout\,
	datad => \inst1|result[5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~130_combout\);

-- Location: LC_X19_Y4_N4
\inst1|result[5]~131\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~131_combout\ = (\inst1|result[2]~20_combout\ & (((\inst1|result[5]~130_combout\) # (!\inst1|result[2]~19_combout\)))) # (!\inst1|result[2]~20_combout\ & (\inst1|work2~31_combout\ & (\inst1|result[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~31_combout\,
	datab => \inst1|result[2]~20_combout\,
	datac => \inst1|result[2]~19_combout\,
	datad => \inst1|result[5]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~131_combout\);

-- Location: LC_X14_Y4_N3
\inst1|work2~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~30_combout\ = ((\ir1|ir_out\(2) & (\inst1|work1~35_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~35_combout\,
	datac => \inst1|work1~27_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~30_combout\);

-- Location: LC_X13_Y5_N4
\inst1|work2~34\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~34_combout\ = (\ir1|ir_out\(2) & (((\inst1|work1~30_combout\)))) # (!\ir1|ir_out\(2) & (\inst1|work1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~33_combout\,
	datac => \inst1|work1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~34_combout\);

-- Location: LC_X19_Y4_N5
\inst1|result[5]~132\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[5]~132_combout\ = (\inst1|Mux14~0_combout\ & ((\inst1|result[5]~131_combout\ & ((\inst1|work2~34_combout\))) # (!\inst1|result[5]~131_combout\ & (\inst1|work2~30_combout\)))) # (!\inst1|Mux14~0_combout\ & (\inst1|result[5]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux14~0_combout\,
	datab => \inst1|result[5]~131_combout\,
	datac => \inst1|work2~30_combout\,
	datad => \inst1|work2~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[5]~132_combout\);

-- Location: LC_X20_Y11_N5
\inst10|result[5]~64\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[5]~64_combout\ = (\inst19|Equal0~0_combout\ & (\hlt_dff|always0~2\ & (!\ir1|ir_out\(6) & \inst1|result[5]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|Equal0~0_combout\,
	datab => \hlt_dff|always0~2\,
	datac => \ir1|ir_out\(6),
	datad => \inst1|result[5]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[5]~64_combout\);

-- Location: LC_X16_Y8_N9
\inst20|b_out[5]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(5) = DFFEAS(((\ir1|ir_out\(10) & ((\inst6|Mux26~1\))) # (!\ir1|ir_out\(10) & (\inst6|Mux26~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux26~3\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux26~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(5));

-- Location: LC_X11_Y6_N5
\inst1|work0~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~1_combout\ = (\ir1|ir_out\(0) & (\inst20|b_out\(5))) # (!\ir1|ir_out\(0) & (((\inst20|b_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datab => \inst20|b_out\(5),
	datad => \inst20|b_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~1_combout\);

-- Location: LC_X11_Y6_N2
\inst1|work1~18\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~18_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work1~17_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work0~1_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~18_combout\);

-- Location: LC_X11_Y5_N0
\inst1|result[4]~125\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~125_combout\ = (\ir1|ir_out\(3) & ((\inst1|work2~37_combout\) # ((\inst1|result[6]~124_combout\)))) # (!\ir1|ir_out\(3) & (((\inst1|work1~18_combout\ & !\inst1|result[6]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~37_combout\,
	datab => \inst1|work1~18_combout\,
	datac => \ir1|ir_out\(3),
	datad => \inst1|result[6]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~125_combout\);

-- Location: LC_X11_Y5_N9
\inst1|result[4]~126\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~126_combout\ = (\inst1|result[4]~125_combout\ & ((\inst1|work2~38_combout\) # ((!\inst1|result[6]~124_combout\)))) # (!\inst1|result[4]~125_combout\ & (((\inst1|work1~16_combout\ & \inst1|result[6]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~38_combout\,
	datab => \inst1|result[4]~125_combout\,
	datac => \inst1|work1~16_combout\,
	datad => \inst1|result[6]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~126_combout\);

-- Location: LC_X11_Y5_N7
\inst1|result[4]~127\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~127_combout\ = (\inst1|result[2]~20_combout\ & (((\inst1|result[4]~126_combout\) # (!\inst1|result[2]~19_combout\)))) # (!\inst1|result[2]~20_combout\ & (\inst1|work2~36_combout\ & ((\inst1|result[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~20_combout\,
	datab => \inst1|work2~36_combout\,
	datac => \inst1|result[4]~126_combout\,
	datad => \inst1|result[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~127_combout\);

-- Location: LC_X11_Y5_N4
\inst1|work2~35\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~35_combout\ = (\ir1|ir_out\(2) & (((\inst1|work1~24_combout\)))) # (!\ir1|ir_out\(2) & (\inst1|work1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~8_combout\,
	datab => \ir1|ir_out\(2),
	datad => \inst1|work1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~35_combout\);

-- Location: LC_X11_Y5_N8
\inst1|work2~39\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~39_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~11_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(2),
	datac => \inst1|work1~21_combout\,
	datad => \inst1|work1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~39_combout\);

-- Location: LC_X11_Y5_N2
\inst1|result[4]~128\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~128_combout\ = (\inst1|result[4]~127_combout\ & (((\inst1|work2~39_combout\) # (!\inst1|Mux14~0_combout\)))) # (!\inst1|result[4]~127_combout\ & (\inst1|work2~35_combout\ & ((\inst1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[4]~127_combout\,
	datab => \inst1|work2~35_combout\,
	datac => \inst1|work2~39_combout\,
	datad => \inst1|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~128_combout\);

-- Location: LC_X20_Y11_N0
\inst10|result[4]~61\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[4]~61_combout\ = (\inst1|result[4]~128_combout\ & (\inst19|Equal0~0_combout\ & (\hlt_dff|always0~2\ & !\ir1|ir_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[4]~128_combout\,
	datab => \inst19|Equal0~0_combout\,
	datac => \hlt_dff|always0~2\,
	datad => \ir1|ir_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[4]~61_combout\);

-- Location: LC_X22_Y9_N9
\inst6|Mux11~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux11~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux11~0\ & ((\inst7|out_rf\(116)))) # (!\inst6|Mux11~0\ & (\inst7|out_rf\(84))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux11~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(84),
	datab => \ir1|ir_out\(11),
	datac => \inst7|out_rf\(116),
	datad => \inst6|Mux11~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux11~1_combout\);

-- Location: LC_X16_Y9_N5
\inst20|a_out[4]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(4) = DFFEAS((\ir1|ir_out\(13) & (\inst6|Mux11~1_combout\)) # (!\ir1|ir_out\(13) & (((\inst6|Mux11~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux11~1_combout\,
	datab => \inst6|Mux11~3\,
	datac => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(4));

-- Location: LC_X12_Y11_N5
\inst1|result[4]~53\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~53_combout\ = (!\ir1|ir_out\(4) & (((\inst20|b_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datac => \inst20|b_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~53_combout\);

-- Location: LC_X12_Y11_N9
\inst1|x~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~3_combout\ = (\inst20|a_out\(4) $ ((\inst20|b_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|a_out\(4),
	datac => \inst20|b_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~3_combout\);

-- Location: LC_X12_Y11_N8
\inst1|result[4]~54\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~54_combout\ = (\inst1|result[2]~29\ & (\inst1|x~3_combout\ & ((\inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & (((\inst1|Add0~25_combout\) # (!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~3_combout\,
	datab => \inst1|Add0~25_combout\,
	datac => \inst1|result[2]~29\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~54_combout\);

-- Location: LC_X12_Y11_N1
\inst1|result[4]~55\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~55_combout\ = (\inst1|result[4]~54_combout\ & (((\inst20|b_out\(4) & \inst20|a_out\(4))) # (!\inst1|result[2]~2_combout\))) # (!\inst1|result[4]~54_combout\ & (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(4)) # (\inst20|a_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e662",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[4]~54_combout\,
	datab => \inst1|result[2]~2_combout\,
	datac => \inst20|b_out\(4),
	datad => \inst20|a_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~55_combout\);

-- Location: LC_X12_Y11_N2
\inst1|result[4]~56\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~56_combout\ = (\hlt_dff|always0~2\ & (((!\inst1|result[2]~26\)))) # (!\hlt_dff|always0~2\ & ((\inst1|result[2]~26\ & ((\inst1|result[4]~55_combout\))) # (!\inst1|result[2]~26\ & (\inst1|Add2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3e0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~35_combout\,
	datab => \hlt_dff|always0~2\,
	datac => \inst1|result[2]~26\,
	datad => \inst1|result[4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~56_combout\);

-- Location: LC_X12_Y11_N7
\inst1|result[4]~57\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~57_combout\ = (\inst1|result[4]~56_combout\ & (((\inst1|result[4]~53_combout\) # (!\inst1|result[2]~27\)))) # (!\inst1|result[4]~56_combout\ & (\inst20|a_out\(4) & ((\inst1|result[2]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(4),
	datab => \inst1|result[4]~53_combout\,
	datac => \inst1|result[4]~56_combout\,
	datad => \inst1|result[2]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~57_combout\);

-- Location: LC_X12_Y11_N3
\inst1|result[4]~58\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~58_combout\ = ((\inst1|result[4]~57_combout\ & ((!\ir1|ir_out\(5)) # (!\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \hlt_dff|always0~2\,
	datac => \inst1|result[4]~57_combout\,
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~58_combout\);

-- Location: LC_X12_Y11_N4
\inst1|result[4]~59\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~59_combout\ = (\inst1|Equal4~0_combout\ & (((\inst1|result[2]~35_combout\)))) # (!\inst1|Equal4~0_combout\ & ((\inst1|result[2]~35_combout\ & (\inst1|Add1~25_combout\)) # (!\inst1|result[2]~35_combout\ & 
-- ((\inst1|result[4]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~25_combout\,
	datab => \inst1|result[4]~58_combout\,
	datac => \inst1|Equal4~0_combout\,
	datad => \inst1|result[2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~59_combout\);

-- Location: LC_X12_Y11_N0
\inst1|Selector11~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector11~0_combout\ = (\inst1|Add2~35_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Equal9~0\ & \inst1|Add3~30_combout\)))) # (!\inst1|Add2~35_combout\ & (\inst1|Equal9~0\ & (\inst1|Add3~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~35_combout\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Add3~30_combout\,
	datad => \inst1|Equal8~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector11~0_combout\);

-- Location: LC_X12_Y11_N6
\inst1|result[4]~60\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[4]~60_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|result[4]~59_combout\ & (\ir1|ir_out\(4))) # (!\inst1|result[4]~59_combout\ & ((\inst1|Selector11~0_combout\))))) # (!\inst1|Equal4~0_combout\ & (((\inst1|result[4]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \ir1|ir_out\(4),
	datac => \inst1|result[4]~59_combout\,
	datad => \inst1|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[4]~60_combout\);

-- Location: LC_X16_Y13_N2
\inst18|address[4]~4\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[4]~4_combout\ = (\inst18|wren~0_combout\ & (((!\inst1|always2~0_combout\ & \inst1|result[4]~60_combout\)))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3a0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(4),
	datab => \inst1|always2~0_combout\,
	datac => \inst18|wren~0_combout\,
	datad => \inst1|result[4]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[4]~4_combout\);

-- Location: M4K_X17_Y10
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y13
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y15
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: LC_X19_Y15_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LC_X19_Y15_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LC_X19_Y15_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LC_X21_Y8_N6
\inst7|out_rf[33]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux30~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux30~2\ & (\inst7|out_rf\(49))) # (!\inst6|Mux30~2\ & ((K1_out_rf[33]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux30~2\))))
-- \inst7|out_rf\(33) = DFFEAS(\inst6|Mux30~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[1]~86\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(49),
	datac => \inst10|result[1]~86\,
	datad => \inst6|Mux30~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux30~3\,
	regout => \inst7|out_rf\(33));

-- Location: LC_X14_Y9_N1
\inst20|b_out[1]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(1) = DFFEAS((\ir1|ir_out\(10) & (((\inst6|Mux30~1\)))) # (!\ir1|ir_out\(10) & (((\inst6|Mux30~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(10),
	datac => \inst6|Mux30~3\,
	datad => \inst6|Mux30~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(1));

-- Location: LC_X10_Y5_N5
\inst1|work0~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~4_combout\ = (\ir1|ir_out\(0) & (((\inst20|b_out\(0))))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(1),
	datab => \ir1|ir_out\(0),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~4_combout\);

-- Location: LC_X14_Y4_N2
\inst1|result2~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~2_combout\ = (!\ir1|ir_out\(1) & (!\ir1|ir_out\(2) & (\inst1|work0~4_combout\ & !\ir1|ir_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \ir1|ir_out\(2),
	datac => \inst1|work0~4_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~2_combout\);

-- Location: LC_X14_Y4_N0
\inst1|result2~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~1_combout\ = ((\ir1|ir_out\(3) & (\inst1|work2~3_combout\)) # (!\ir1|ir_out\(3) & ((\inst1|work2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work2~3_combout\,
	datac => \inst1|work2~4_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~1_combout\);

-- Location: LC_X11_Y7_N5
\inst1|work0~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|work0~6_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(4)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(3),
	datac => \inst20|b_out\(4),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work0~6_combout\);

-- Location: LC_X11_Y7_N8
\inst1|result2~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~3_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(2)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(1),
	datac => \inst20|b_out\(2),
	datad => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~3_combout\);

-- Location: LC_X11_Y7_N9
\inst1|result2~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~4_combout\ = ((\ir1|ir_out\(1) & (\inst1|work0~6_combout\)) # (!\ir1|ir_out\(1) & ((\inst1|result2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work0~6_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|result2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~4_combout\);

-- Location: LC_X11_Y7_N4
\inst1|Mux34~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux34~0_combout\ = (\ir1|ir_out\(2) & (\inst1|work1~36_combout\)) # (!\ir1|ir_out\(2) & (((\inst1|result2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~36_combout\,
	datab => \ir1|ir_out\(2),
	datac => \inst1|result2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux34~0_combout\);

-- Location: LC_X13_Y4_N7
\inst1|Mux34~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux34~1_combout\ = (\ir1|ir_out\(4) & (((\inst1|work2~8_combout\) # (!\ir1|ir_out\(5))))) # (!\ir1|ir_out\(4) & (\inst1|work2~6_combout\ & (\ir1|ir_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|work2~6_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|work2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux34~1_combout\);

-- Location: LC_X14_Y4_N1
\inst1|Mux34~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux34~2_combout\ = (\ir1|ir_out\(5) & ((\ir1|ir_out\(3) & ((\inst1|Mux34~1_combout\))) # (!\ir1|ir_out\(3) & (\inst1|Mux34~0_combout\)))) # (!\ir1|ir_out\(5) & (((\inst1|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux34~0_combout\,
	datab => \inst1|Mux34~1_combout\,
	datac => \ir1|ir_out\(5),
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux34~2_combout\);

-- Location: LC_X14_Y4_N7
\inst1|Mux34~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux34~3_combout\ = (\ir1|ir_out\(5) & (((\inst1|Mux34~2_combout\)))) # (!\ir1|ir_out\(5) & ((\inst1|Mux34~2_combout\ & ((\inst1|result2~1_combout\))) # (!\inst1|Mux34~2_combout\ & (\inst1|result2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result2~2_combout\,
	datab => \inst1|result2~1_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|Mux34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux34~3_combout\);

-- Location: LC_X16_Y5_N2
\inst1|Mux14~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~2_combout\ = (\ir1|ir_out\(4) & ((\inst20|a_out\(1)) # ((!\ir1|ir_out\(6) & \inst20|b_out\(1))))) # (!\ir1|ir_out\(4) & (!\ir1|ir_out\(6) & (\inst20|a_out\(1) & \inst20|b_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b2a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \ir1|ir_out\(6),
	datac => \inst20|a_out\(1),
	datad => \inst20|b_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~2_combout\);

-- Location: LC_X16_Y5_N8
\inst1|Mux14~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~3_combout\ = (\ir1|ir_out\(6) & (!\ir1|ir_out\(4) & (\inst20|a_out\(1) $ (\inst20|b_out\(1))))) # (!\ir1|ir_out\(6) & ((\inst20|a_out\(1) & (\ir1|ir_out\(4))) # (!\inst20|a_out\(1) & ((\inst20|b_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2760",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \ir1|ir_out\(6),
	datac => \inst20|a_out\(1),
	datad => \inst20|b_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~3_combout\);

-- Location: LC_X16_Y5_N5
\inst1|Mux14~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~4_combout\ = (\ir1|ir_out\(5) & (!\ir1|ir_out\(7) & ((!\ir1|ir_out\(6))))) # (!\ir1|ir_out\(5) & (\ir1|ir_out\(7) $ (((\inst1|Mux14~3_combout\ & \ir1|ir_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1466",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \ir1|ir_out\(7),
	datac => \inst1|Mux14~3_combout\,
	datad => \ir1|ir_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~4_combout\);

-- Location: LC_X16_Y5_N9
\inst1|Mux14~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~5_combout\ = (\ir1|ir_out\(7) & ((\ir1|ir_out\(5)) # ((\inst1|Mux14~3_combout\)))) # (!\ir1|ir_out\(7) & (((\ir1|ir_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \ir1|ir_out\(6),
	datac => \ir1|ir_out\(7),
	datad => \inst1|Mux14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~5_combout\);

-- Location: LC_X16_Y5_N6
\inst1|Mux14~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~1_combout\ = (\ir1|ir_out\(4) & (\inst1|Add1~10_combout\)) # (!\ir1|ir_out\(4) & (((\inst1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|Add1~10_combout\,
	datad => \inst1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~1_combout\);

-- Location: LC_X16_Y5_N0
\inst1|Mux14~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux14~6_combout\ = (\inst1|Mux14~4_combout\ & (\inst1|Mux14~2_combout\ $ ((\inst1|Mux14~5_combout\)))) # (!\inst1|Mux14~4_combout\ & (((!\inst1|Mux14~5_combout\ & \inst1|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4b48",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux14~2_combout\,
	datab => \inst1|Mux14~4_combout\,
	datac => \inst1|Mux14~5_combout\,
	datad => \inst1|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux14~6_combout\);

-- Location: LC_X19_Y5_N9
\inst1|result[1]~12\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[1]~12_combout\ = (\ir1|ir_out\(15) & (\inst1|Mux14~6_combout\ & (\ir1|ir_out\(14)))) # (!\ir1|ir_out\(15) & (((\inst1|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux14~6_combout\,
	datab => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(14),
	datad => \inst1|Add2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[1]~12_combout\);

-- Location: LC_X19_Y5_N2
\inst1|result[1]~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[1]~10_combout\ = (\inst1|Equal8~0\ & ((\inst1|Add2~20_combout\) # ((\inst1|Equal9~0\ & \inst1|Add3~15_combout\)))) # (!\inst1|Equal8~0\ & (((\inst1|Equal9~0\ & \inst1|Add3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal8~0\,
	datab => \inst1|Add2~20_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|Add3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[1]~10_combout\);

-- Location: LC_X19_Y5_N6
\inst1|result[1]~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[1]~11_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|Equal4~2_combout\ & (\ir1|ir_out\(1))) # (!\inst1|Equal4~2_combout\ & ((\inst1|result[1]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|Equal4~2_combout\,
	datac => \inst1|result[1]~10_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[1]~11_combout\);

-- Location: LC_X19_Y5_N3
\inst1|result[1]~13\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[1]~13_combout\ = (\inst|always0~0_combout\ & (((\inst1|Add1~10_combout\)))) # (!\inst|always0~0_combout\ & ((\inst1|result[1]~12_combout\) # ((\inst1|result[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[1]~12_combout\,
	datab => \inst|always0~0_combout\,
	datac => \inst1|Add1~10_combout\,
	datad => \inst1|result[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[1]~13_combout\);

-- Location: LC_X19_Y5_N4
\inst1|result[1]~14\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[1]~14_combout\ = ((\inst1|always2~0_combout\ & (\inst1|Mux34~3_combout\)) # (!\inst1|always2~0_combout\ & ((\inst1|result[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux34~3_combout\,
	datac => \inst1|always2~0_combout\,
	datad => \inst1|result[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[1]~14_combout\);

-- Location: LC_X19_Y5_N5
\inst18|address[1]~1\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[1]~1_combout\ = ((\inst18|wren~0_combout\ & ((\inst1|result[1]~14_combout\))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(1),
	datac => \inst18|wren~0_combout\,
	datad => \inst1|result[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[1]~1_combout\);

-- Location: LC_X13_Y8_N4
\inst1|Add1~65\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~65_combout\ = \inst20|b_out\(12) $ (\inst20|a_out\(12) $ (((!\inst1|Add1~42\ & \inst1|Add1~62\) # (\inst1|Add1~42\ & \inst1|Add1~62COUT1_118\))))
-- \inst1|Add1~67\ = CARRY((\inst20|b_out\(12) & ((!\inst1|Add1~62COUT1_118\) # (!\inst20|a_out\(12)))) # (!\inst20|b_out\(12) & (!\inst20|a_out\(12) & !\inst1|Add1~62COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(12),
	datab => \inst20|a_out\(12),
	cin => \inst1|Add1~42\,
	cin0 => \inst1|Add1~62\,
	cin1 => \inst1|Add1~62COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~65_combout\,
	cout => \inst1|Add1~67\);

-- Location: LC_X13_Y8_N5
\inst1|Add1~70\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~70_combout\ = \inst20|a_out\(13) $ (\inst20|b_out\(13) $ ((!\inst1|Add1~67\)))
-- \inst1|Add1~72\ = CARRY((\inst20|a_out\(13) & ((!\inst1|Add1~67\) # (!\inst20|b_out\(13)))) # (!\inst20|a_out\(13) & (!\inst20|b_out\(13) & !\inst1|Add1~67\)))
-- \inst1|Add1~72COUT1_120\ = CARRY((\inst20|a_out\(13) & ((!\inst1|Add1~67\) # (!\inst20|b_out\(13)))) # (!\inst20|a_out\(13) & (!\inst20|b_out\(13) & !\inst1|Add1~67\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(13),
	datab => \inst20|b_out\(13),
	cin => \inst1|Add1~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~70_combout\,
	cout0 => \inst1|Add1~72\,
	cout1 => \inst1|Add1~72COUT1_120\);

-- Location: LC_X13_Y8_N6
\inst1|Add1~75\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~75_combout\ = \inst20|b_out\(14) $ (\inst20|a_out\(14) $ (((!\inst1|Add1~67\ & \inst1|Add1~72\) # (\inst1|Add1~67\ & \inst1|Add1~72COUT1_120\))))
-- \inst1|Add1~77\ = CARRY((\inst20|b_out\(14) & ((!\inst1|Add1~72\) # (!\inst20|a_out\(14)))) # (!\inst20|b_out\(14) & (!\inst20|a_out\(14) & !\inst1|Add1~72\)))
-- \inst1|Add1~77COUT1_122\ = CARRY((\inst20|b_out\(14) & ((!\inst1|Add1~72COUT1_120\) # (!\inst20|a_out\(14)))) # (!\inst20|b_out\(14) & (!\inst20|a_out\(14) & !\inst1|Add1~72COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(14),
	datab => \inst20|a_out\(14),
	cin => \inst1|Add1~67\,
	cin0 => \inst1|Add1~72\,
	cin1 => \inst1|Add1~72COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~75_combout\,
	cout0 => \inst1|Add1~77\,
	cout1 => \inst1|Add1~77COUT1_122\);

-- Location: LC_X13_Y8_N7
\inst1|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~0_combout\ = \inst20|a_out\(15) $ (\inst20|b_out\(15) $ ((!(!\inst1|Add1~67\ & \inst1|Add1~77\) # (\inst1|Add1~67\ & \inst1|Add1~77COUT1_122\))))
-- \inst1|Add1~2\ = CARRY((\inst20|a_out\(15) & ((!\inst1|Add1~77\) # (!\inst20|b_out\(15)))) # (!\inst20|a_out\(15) & (!\inst20|b_out\(15) & !\inst1|Add1~77\)))
-- \inst1|Add1~2COUT1_124\ = CARRY((\inst20|a_out\(15) & ((!\inst1|Add1~77COUT1_122\) # (!\inst20|b_out\(15)))) # (!\inst20|a_out\(15) & (!\inst20|b_out\(15) & !\inst1|Add1~77COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst20|b_out\(15),
	cin => \inst1|Add1~67\,
	cin0 => \inst1|Add1~77\,
	cin1 => \inst1|Add1~77COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~0_combout\,
	cout0 => \inst1|Add1~2\,
	cout1 => \inst1|Add1~2COUT1_124\);

-- Location: LC_X19_Y11_N3
\inst10|result[15]~71\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~71_combout\ = (\inst|always0~0_combout\ & ((\inst1|Add1~0_combout\) # ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & !\inst19|Equal0~0_combout\)))) # (!\inst|always0~0_combout\ & 
-- (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((!\inst19|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0ec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|always0~0_combout\,
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \inst1|Add1~0_combout\,
	datad => \inst19|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~71_combout\);

-- Location: LC_X10_Y5_N7
\inst1|work1~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~45_combout\ = ((\ir1|ir_out\(1) & ((\inst1|work0~4_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~25_combout\,
	datac => \ir1|ir_out\(1),
	datad => \inst1|work0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~45_combout\);

-- Location: LC_X10_Y10_N6
\inst10|result[15]~73\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~73_combout\ = (\ir1|ir_out\(2) & ((\ir1|ir_out\(3) & (\inst1|work1~45_combout\)) # (!\ir1|ir_out\(3) & ((\inst1|work1~47_combout\))))) # (!\ir1|ir_out\(2) & (\ir1|ir_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \ir1|ir_out\(3),
	datac => \inst1|work1~45_combout\,
	datad => \inst1|work1~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~73_combout\);

-- Location: LC_X10_Y10_N7
\inst10|result[15]~74\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~74_combout\ = (\inst10|result[15]~73_combout\ & ((\inst1|work1~46_combout\) # ((\ir1|ir_out\(2))))) # (!\inst10|result[15]~73_combout\ & (((\inst1|work1~44_combout\ & !\ir1|ir_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[15]~73_combout\,
	datab => \inst1|work1~46_combout\,
	datac => \inst1|work1~44_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~74_combout\);

-- Location: LC_X10_Y10_N0
\inst10|result[15]~72\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~72_combout\ = (\ir1|ir_out\(4)) # ((!\inst1|work2~2_combout\ & ((!\ir1|ir_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aabb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|work2~2_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~72_combout\);

-- Location: LC_X10_Y10_N3
\inst10|result[15]~75\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~75_combout\ = (\ir1|ir_out\(5) & (((\inst10|result[15]~72_combout\ & \inst20|b_out\(15))))) # (!\ir1|ir_out\(5) & (\inst10|result[15]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[15]~74_combout\,
	datab => \inst10|result[15]~72_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~75_combout\);

-- Location: LC_X19_Y11_N9
\inst7|out_rf[95]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~76\ = (\inst10|result[15]~70_combout\) # ((\inst10|result[15]~71_combout\) # ((\inst10|result[15]~75_combout\ & \inst1|always2~0_combout\)))
-- \inst7|out_rf\(95) = DFFEAS(\inst10|result[15]~76\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feee",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[15]~70_combout\,
	datab => \inst10|result[15]~71_combout\,
	datac => \inst10|result[15]~75_combout\,
	datad => \inst1|always2~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~76\,
	regout => \inst7|out_rf\(95));

-- Location: LC_X21_Y10_N6
\inst7|out_rf[127]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux16~1\ = (\inst6|Mux16~0\ & (((K1_out_rf[127]) # (!\ir1|ir_out\(8))))) # (!\inst6|Mux16~0\ & (\inst7|out_rf\(95) & ((\ir1|ir_out\(8)))))
-- \inst7|out_rf\(127) = DFFEAS(\inst6|Mux16~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux16~0\,
	datab => \inst7|out_rf\(95),
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux16~1\,
	regout => \inst7|out_rf\(127));

-- Location: LC_X21_Y10_N4
\inst6|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux0~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux0~0\ & ((\inst7|out_rf\(127)))) # (!\inst6|Mux0~0\ & (\inst7|out_rf\(95))))) # (!\ir1|ir_out\(11) & (\inst6|Mux0~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst6|Mux0~0\,
	datac => \inst7|out_rf\(95),
	datad => \inst7|out_rf\(127),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux0~1_combout\);

-- Location: LC_X19_Y6_N1
\inst20|a_out[15]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(15) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux0~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux0~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux0~3\,
	datac => \inst6|Mux0~1_combout\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(15));

-- Location: LC_X14_Y8_N5
\inst1|Add0~70\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~70_combout\ = \inst20|b_out\(13) $ (\inst20|a_out\(13) $ ((\inst1|Add0~67\)))
-- \inst1|Add0~72\ = CARRY((\inst20|b_out\(13) & (!\inst20|a_out\(13) & !\inst1|Add0~67\)) # (!\inst20|b_out\(13) & ((!\inst1|Add0~67\) # (!\inst20|a_out\(13)))))
-- \inst1|Add0~72COUT1_120\ = CARRY((\inst20|b_out\(13) & (!\inst20|a_out\(13) & !\inst1|Add0~67\)) # (!\inst20|b_out\(13) & ((!\inst1|Add0~67\) # (!\inst20|a_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(13),
	datab => \inst20|a_out\(13),
	cin => \inst1|Add0~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~70_combout\,
	cout0 => \inst1|Add0~72\,
	cout1 => \inst1|Add0~72COUT1_120\);

-- Location: LC_X14_Y8_N6
\inst1|Add0~75\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~75_combout\ = \inst20|b_out\(14) $ (\inst20|a_out\(14) $ ((!(!\inst1|Add0~67\ & \inst1|Add0~72\) # (\inst1|Add0~67\ & \inst1|Add0~72COUT1_120\))))
-- \inst1|Add0~77\ = CARRY((\inst20|b_out\(14) & ((\inst20|a_out\(14)) # (!\inst1|Add0~72\))) # (!\inst20|b_out\(14) & (\inst20|a_out\(14) & !\inst1|Add0~72\)))
-- \inst1|Add0~77COUT1_122\ = CARRY((\inst20|b_out\(14) & ((\inst20|a_out\(14)) # (!\inst1|Add0~72COUT1_120\))) # (!\inst20|b_out\(14) & (\inst20|a_out\(14) & !\inst1|Add0~72COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(14),
	datab => \inst20|a_out\(14),
	cin => \inst1|Add0~67\,
	cin0 => \inst1|Add0~72\,
	cin1 => \inst1|Add0~72COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~75_combout\,
	cout0 => \inst1|Add0~77\,
	cout1 => \inst1|Add0~77COUT1_122\);

-- Location: LC_X14_Y8_N7
\inst1|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~0_combout\ = \inst20|b_out\(15) $ (\inst20|a_out\(15) $ (((!\inst1|Add0~67\ & \inst1|Add0~77\) # (\inst1|Add0~67\ & \inst1|Add0~77COUT1_122\))))
-- \inst1|Add0~2\ = CARRY((\inst20|b_out\(15) & (!\inst20|a_out\(15) & !\inst1|Add0~77\)) # (!\inst20|b_out\(15) & ((!\inst1|Add0~77\) # (!\inst20|a_out\(15)))))
-- \inst1|Add0~2COUT1_124\ = CARRY((\inst20|b_out\(15) & (!\inst20|a_out\(15) & !\inst1|Add0~77COUT1_122\)) # (!\inst20|b_out\(15) & ((!\inst1|Add0~77COUT1_122\) # (!\inst20|a_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \inst20|a_out\(15),
	cin => \inst1|Add0~67\,
	cin0 => \inst1|Add0~77\,
	cin1 => \inst1|Add0~77COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~0_combout\,
	cout0 => \inst1|Add0~2\,
	cout1 => \inst1|Add0~2COUT1_124\);

-- Location: LC_X16_Y11_N4
\inst1|Mux19~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux19~1_combout\ = (\ir1|ir_out\(5) & (\ir1|ir_out\(4))) # (!\ir1|ir_out\(5) & ((\ir1|ir_out\(4) & (\inst1|Add1~0_combout\)) # (!\ir1|ir_out\(4) & ((\inst1|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \ir1|ir_out\(4),
	datac => \inst1|Add1~0_combout\,
	datad => \inst1|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux19~1_combout\);

-- Location: LC_X16_Y11_N9
\inst1|Mux19~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux19~2_combout\ = (\inst20|a_out\(15) & ((\inst1|Mux19~1_combout\) # ((\ir1|ir_out\(5) & \inst20|b_out\(15))))) # (!\inst20|a_out\(15) & (\inst1|Mux19~1_combout\ & ((\inst20|b_out\(15)) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst1|Mux19~1_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux19~2_combout\);

-- Location: LC_X16_Y11_N2
\inst1|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux0~0_combout\ = (\ir1|ir_out\(6) & (((\inst20|a_out\(15))))) # (!\ir1|ir_out\(6) & (((\inst1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datac => \inst1|Mux19~2_combout\,
	datad => \inst20|a_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux0~0_combout\);

-- Location: LC_X19_Y11_N2
\inst1|Mux0~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux0~2_combout\ = (\ir1|ir_out\(7) & ((\ir1|ir_out\(5)) # (\ir1|ir_out\(6) $ (\ir1|ir_out\(4))))) # (!\ir1|ir_out\(7) & (\ir1|ir_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f6aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \ir1|ir_out\(4),
	datac => \ir1|ir_out\(5),
	datad => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux0~2_combout\);

-- Location: LC_X19_Y11_N1
\inst1|Mux0~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux0~1_combout\ = (!\ir1|ir_out\(4) & (!\ir1|ir_out\(5) & (\ir1|ir_out\(6) $ (\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0102",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \ir1|ir_out\(4),
	datac => \ir1|ir_out\(5),
	datad => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux0~1_combout\);

-- Location: LC_X19_Y11_N4
\inst1|Mux0~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux0~3_combout\ = (\inst1|Mux0~0_combout\ & (\inst1|Mux0~2_combout\ $ (((\inst20|b_out\(15)) # (!\inst1|Mux0~1_combout\))))) # (!\inst1|Mux0~0_combout\ & (\inst20|b_out\(15) & ((\inst1|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6a0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \inst1|Mux0~0_combout\,
	datac => \inst1|Mux0~2_combout\,
	datad => \inst1|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux0~3_combout\);

-- Location: LC_X19_Y11_N5
\inst10|result[15]~68\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~68_combout\ = (\ir1|ir_out\(15) & (\ir1|ir_out\(14) & ((\inst1|Mux0~3_combout\)))) # (!\ir1|ir_out\(15) & (((\inst1|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(14),
	datac => \inst1|Add2~0_combout\,
	datad => \inst1|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~68_combout\);

-- Location: LC_X10_Y8_N5
\inst1|Add3~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~5_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(13) $ ((!\inst1|Add3~77\)))
-- \inst1|Add3~7\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~77\) # (!\inst20|b_out\(13)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(13) & !\inst1|Add3~77\)))
-- \inst1|Add3~7COUT1_120\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~77\) # (!\inst20|b_out\(13)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(13) & !\inst1|Add3~77\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(13),
	cin => \inst1|Add3~77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~5_combout\,
	cout0 => \inst1|Add3~7\,
	cout1 => \inst1|Add3~7COUT1_120\);

-- Location: LC_X10_Y8_N6
\inst1|Add3~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~10_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(14) $ (((!\inst1|Add3~77\ & \inst1|Add3~7\) # (\inst1|Add3~77\ & \inst1|Add3~7COUT1_120\))))
-- \inst1|Add3~12\ = CARRY((\ir1|ir_out\(7) & (\inst20|b_out\(14) & !\inst1|Add3~7\)) # (!\ir1|ir_out\(7) & ((\inst20|b_out\(14)) # (!\inst1|Add3~7\))))
-- \inst1|Add3~12COUT1_122\ = CARRY((\ir1|ir_out\(7) & (\inst20|b_out\(14) & !\inst1|Add3~7COUT1_120\)) # (!\ir1|ir_out\(7) & ((\inst20|b_out\(14)) # (!\inst1|Add3~7COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(14),
	cin => \inst1|Add3~77\,
	cin0 => \inst1|Add3~7\,
	cin1 => \inst1|Add3~7COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~10_combout\,
	cout0 => \inst1|Add3~12\,
	cout1 => \inst1|Add3~12COUT1_122\);

-- Location: LC_X10_Y8_N7
\inst1|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~0_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(15) $ ((!(!\inst1|Add3~77\ & \inst1|Add3~12\) # (\inst1|Add3~77\ & \inst1|Add3~12COUT1_122\))))
-- \inst1|Add3~2\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~12\) # (!\inst20|b_out\(15)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(15) & !\inst1|Add3~12\)))
-- \inst1|Add3~2COUT1_124\ = CARRY((\ir1|ir_out\(7) & ((!\inst1|Add3~12COUT1_122\) # (!\inst20|b_out\(15)))) # (!\ir1|ir_out\(7) & (!\inst20|b_out\(15) & !\inst1|Add3~12COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(15),
	cin => \inst1|Add3~77\,
	cin0 => \inst1|Add3~12\,
	cin1 => \inst1|Add3~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~0_combout\,
	cout0 => \inst1|Add3~2\,
	cout1 => \inst1|Add3~2COUT1_124\);

-- Location: LC_X15_Y8_N8
\inst10|result[15]~69\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~69_combout\ = (\inst1|Add2~0_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Equal9~0\ & \inst1|Add3~0_combout\)))) # (!\inst1|Add2~0_combout\ & (((\inst1|Equal9~0\ & \inst1|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~0_combout\,
	datab => \inst1|Equal8~0\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|Add3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~69_combout\);

-- Location: LC_X20_Y11_N8
\inst10|result[12]~67\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~67_combout\ = (\inst10|result[12]~30_combout\ & (((!\ir1|ir_out\(4)) # (!\inst1|v1~0\)) # (!\ir1|ir_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \inst1|v1~0\,
	datac => \ir1|ir_out\(4),
	datad => \inst10|result[12]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~67_combout\);

-- Location: LC_X19_Y11_N7
\inst10|result[15]~70\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[15]~70_combout\ = (\inst10|result[12]~67_combout\ & ((\inst10|result[15]~68_combout\) # ((\inst1|Equal4~0_combout\ & \inst10|result[15]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst10|result[15]~68_combout\,
	datac => \inst10|result[15]~69_combout\,
	datad => \inst10|result[12]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[15]~70_combout\);

-- Location: LC_X21_Y7_N7
\inst7|out_rf[31]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux16~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[31]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(15)))))
-- \inst7|out_rf\(31) = DFFEAS(\inst6|Mux16~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(15),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux16~2\,
	regout => \inst7|out_rf\(31));

-- Location: LC_X21_Y6_N6
\inst7|out_rf[47]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux16~3\ = (\inst6|Mux16~2\ & ((\inst7|out_rf\(63)) # ((!\ir1|ir_out\(9))))) # (!\inst6|Mux16~2\ & (((K1_out_rf[47] & \ir1|ir_out\(9)))))
-- \inst7|out_rf\(47) = DFFEAS(\inst6|Mux16~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[15]~76\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(63),
	datab => \inst6|Mux16~2\,
	datac => \inst10|result[15]~76\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux16~3\,
	regout => \inst7|out_rf\(47));

-- Location: LC_X19_Y6_N9
\inst20|b_out[15]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(15) = DFFEAS(((\ir1|ir_out\(10) & ((\inst6|Mux16~1\))) # (!\ir1|ir_out\(10) & (\inst6|Mux16~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux16~3\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux16~1\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(15));

-- Location: LC_X11_Y8_N5
\inst1|Add2~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~5_combout\ = \ir1|ir_out\(7) $ (\inst20|b_out\(13) $ ((\inst1|Add2~77\)))
-- \inst1|Add2~7\ = CARRY((\ir1|ir_out\(7) & (!\inst20|b_out\(13) & !\inst1|Add2~77\)) # (!\ir1|ir_out\(7) & ((!\inst1|Add2~77\) # (!\inst20|b_out\(13)))))
-- \inst1|Add2~7COUT1_120\ = CARRY((\ir1|ir_out\(7) & (!\inst20|b_out\(13) & !\inst1|Add2~77\)) # (!\ir1|ir_out\(7) & ((!\inst1|Add2~77\) # (!\inst20|b_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst20|b_out\(13),
	cin => \inst1|Add2~77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~5_combout\,
	cout0 => \inst1|Add2~7\,
	cout1 => \inst1|Add2~7COUT1_120\);

-- Location: LC_X11_Y8_N6
\inst1|Add2~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~10_combout\ = \inst20|b_out\(14) $ (\ir1|ir_out\(7) $ ((!(!\inst1|Add2~77\ & \inst1|Add2~7\) # (\inst1|Add2~77\ & \inst1|Add2~7COUT1_120\))))
-- \inst1|Add2~12\ = CARRY((\inst20|b_out\(14) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~7\))) # (!\inst20|b_out\(14) & (\ir1|ir_out\(7) & !\inst1|Add2~7\)))
-- \inst1|Add2~12COUT1_122\ = CARRY((\inst20|b_out\(14) & ((\ir1|ir_out\(7)) # (!\inst1|Add2~7COUT1_120\))) # (!\inst20|b_out\(14) & (\ir1|ir_out\(7) & !\inst1|Add2~7COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(14),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~77\,
	cin0 => \inst1|Add2~7\,
	cin1 => \inst1|Add2~7COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~10_combout\,
	cout0 => \inst1|Add2~12\,
	cout1 => \inst1|Add2~12COUT1_122\);

-- Location: LC_X11_Y8_N7
\inst1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~0_combout\ = \inst20|b_out\(15) $ (\ir1|ir_out\(7) $ (((!\inst1|Add2~77\ & \inst1|Add2~12\) # (\inst1|Add2~77\ & \inst1|Add2~12COUT1_122\))))
-- \inst1|Add2~2\ = CARRY((\inst20|b_out\(15) & (!\ir1|ir_out\(7) & !\inst1|Add2~12\)) # (!\inst20|b_out\(15) & ((!\inst1|Add2~12\) # (!\ir1|ir_out\(7)))))
-- \inst1|Add2~2COUT1_124\ = CARRY((\inst20|b_out\(15) & (!\ir1|ir_out\(7) & !\inst1|Add2~12COUT1_122\)) # (!\inst20|b_out\(15) & ((!\inst1|Add2~12COUT1_122\) # (!\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(15),
	datab => \ir1|ir_out\(7),
	cin => \inst1|Add2~77\,
	cin0 => \inst1|Add2~12\,
	cin1 => \inst1|Add2~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~0_combout\,
	cout0 => \inst1|Add2~2\,
	cout1 => \inst1|Add2~2COUT1_124\);

-- Location: LC_X15_Y8_N3
\inst1|c1~12\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~12_combout\ = (\ir1|ir_out\(15) & (((!\ir1|ir_out\(14) & !\inst1|Equal4~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(14),
	datad => \inst1|Equal4~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~12_combout\);

-- Location: LC_X15_Y10_N9
\inst1|s1~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~2_combout\ = (\inst1|c1~12_combout\ & ((\inst1|Equal9~0\ & ((\inst1|Add3~0_combout\))) # (!\inst1|Equal9~0\ & (\inst1|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~0_combout\,
	datab => \inst1|Add3~0_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|c1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~2_combout\);

-- Location: LC_X16_Y11_N1
\inst1|Mux19~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux19~0_combout\ = (\ir1|ir_out\(6) & (!\ir1|ir_out\(4) & (\inst20|a_out\(15) $ (\inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0408",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \ir1|ir_out\(6),
	datac => \ir1|ir_out\(4),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux19~0_combout\);

-- Location: LC_X20_Y4_N1
\inst1|s1~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~3_combout\ = (\ir1|ir_out\(14) & (((!\ir1|ir_out\(7) & \ir1|ir_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datac => \ir1|ir_out\(7),
	datad => \ir1|ir_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~3_combout\);

-- Location: LC_X16_Y11_N0
\inst1|s1~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~4_combout\ = (\inst1|s1~3_combout\ & ((\inst1|Mux19~0_combout\) # ((\inst1|Mux19~2_combout\ & !\ir1|ir_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux19~0_combout\,
	datab => \inst1|s1~3_combout\,
	datac => \inst1|Mux19~2_combout\,
	datad => \ir1|ir_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~4_combout\);

-- Location: LC_X16_Y11_N8
\inst1|s1~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~5_combout\ = (\inst|always0~0_combout\ & (((\inst1|Add1~0_combout\)))) # (!\inst|always0~0_combout\ & ((\inst1|s1~2_combout\) # ((\inst1|s1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|s1~2_combout\,
	datab => \inst1|Add1~0_combout\,
	datac => \inst|always0~0_combout\,
	datad => \inst1|s1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~5_combout\);

-- Location: LC_X19_Y4_N9
\inst1|v1~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~1_combout\ = ((!\ir1|ir_out\(13) & (\ir1|ir_out\(12) $ (\ir1|ir_out\(11))))) # (!\ir1|ir_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "337b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(12),
	datab => \ir1|ir_out\(15),
	datac => \ir1|ir_out\(11),
	datad => \ir1|ir_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~1_combout\);

-- Location: LC_X20_Y4_N0
\inst1|Mux17~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux17~0_combout\ = (\ir1|ir_out\(7)) # ((\ir1|ir_out\(6) & ((\ir1|ir_out\(5)) # (\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(6),
	datab => \ir1|ir_out\(5),
	datac => \ir1|ir_out\(7),
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux17~0_combout\);

-- Location: LC_X16_Y4_N6
\inst1|v1~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~2_combout\ = (\inst18|Equal0~0_combout\ & (((!\inst1|Mux17~0_combout\)))) # (!\inst18|Equal0~0_combout\ & ((\inst1|v1~1_combout\) # ((\inst1|Equal4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f4e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|Equal0~0_combout\,
	datab => \inst1|v1~1_combout\,
	datac => \inst1|Mux17~0_combout\,
	datad => \inst1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~2_combout\);

-- Location: LC_X16_Y4_N7
\inst1|s1~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~6_combout\ = (\inst1|v1~2_combout\) # ((\ir1|ir_out\(4) & (\ir1|ir_out\(6) & \inst1|v1~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \ir1|ir_out\(6),
	datac => \inst1|v1~0\,
	datad => \inst1|v1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~6_combout\);

-- Location: LC_X21_Y5_N6
\inst1|s1\ : cyclone_lcell
-- Equation(s):
-- \inst1|s1~combout\ = ((GLOBAL(\inst1|s1~6_combout\) & (\inst1|s1~5_combout\)) # (!GLOBAL(\inst1|s1~6_combout\) & ((\inst1|s1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|s1~5_combout\,
	datac => \inst1|s1~6_combout\,
	datad => \inst1|s1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|s1~combout\);

-- Location: LC_X21_Y5_N4
\inst1|code[3]~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|code[3]~0_combout\ = (\inst1|s1~combout\ & (((!\inst1|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|s1~combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|code[3]~0_combout\);

-- Location: LC_X16_Y11_N6
\inst1|Mux18~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux18~1_combout\ = (\inst20|a_out\(15) & (!\inst1|Add0~0_combout\ & ((\inst20|b_out\(15))))) # (!\inst20|a_out\(15) & (\inst1|Add0~0_combout\ & ((!\inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2244",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst1|Add0~0_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux18~1_combout\);

-- Location: LC_X16_Y11_N5
\inst1|Mux18~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux18~0_combout\ = (\inst20|a_out\(15) & (((!\inst1|Add1~0_combout\ & !\inst20|b_out\(15))))) # (!\inst20|a_out\(15) & (((\inst1|Add1~0_combout\ & \inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "500a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datac => \inst1|Add1~0_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux18~0_combout\);

-- Location: LC_X16_Y11_N7
\inst1|Mux18~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux18~2_combout\ = (!\ir1|ir_out\(6) & ((\ir1|ir_out\(4) & ((\inst1|Mux18~0_combout\))) # (!\ir1|ir_out\(4) & (\inst1|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux18~1_combout\,
	datab => \inst1|Mux18~0_combout\,
	datac => \ir1|ir_out\(4),
	datad => \ir1|ir_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux18~2_combout\);

-- Location: LC_X15_Y10_N2
\inst1|v1~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~3_combout\ = (\ir1|ir_out\(7) & (!\inst1|Add3~0_combout\ & (!\inst20|b_out\(15)))) # (!\ir1|ir_out\(7) & (\inst1|Add3~0_combout\ & (\inst20|b_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4242",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst1|Add3~0_combout\,
	datac => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~3_combout\);

-- Location: LC_X15_Y10_N8
\inst1|v1~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~4_combout\ = (\inst1|Add2~0_combout\ & (!\inst20|b_out\(15) & ((!\ir1|ir_out\(7))))) # (!\inst1|Add2~0_combout\ & (\inst20|b_out\(15) & ((\ir1|ir_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4422",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~0_combout\,
	datab => \inst20|b_out\(15),
	datad => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~4_combout\);

-- Location: LC_X15_Y10_N6
\inst1|v1~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~5_combout\ = (\inst1|c1~12_combout\ & ((\inst1|Equal9~0\ & (\inst1|v1~3_combout\)) # (!\inst1|Equal9~0\ & ((\inst1|v1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v1~3_combout\,
	datab => \inst1|v1~4_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|c1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~5_combout\);

-- Location: LC_X16_Y11_N3
\inst1|v1~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~6_combout\ = (\inst1|v1~5_combout\) # ((\inst1|v1~0\ & ((\inst1|Mux18~2_combout\) # (\inst1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux18~2_combout\,
	datab => \inst1|v1~5_combout\,
	datac => \inst1|v1~0\,
	datad => \inst1|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~6_combout\);

-- Location: LC_X16_Y4_N1
\inst1|v1\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~combout\ = (!\inst|always0~0_combout\ & ((\inst1|v1~2_combout\ & (\inst1|v1~6_combout\)) # (!\inst1|v1~2_combout\ & ((\inst1|v1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|v1~6_combout\,
	datab => \inst1|v1~combout\,
	datac => \inst|always0~0_combout\,
	datad => \inst1|v1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~combout\);

-- Location: LC_X16_Y4_N8
\inst|szcv_enable~0\ : cyclone_lcell
-- Equation(s):
-- \inst|szcv_enable~0_combout\ = (\phase_counter1|out_phase\(2) & (\ir1|ir_out\(6) & (\inst1|v1~0\ & \ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(2),
	datab => \ir1|ir_out\(6),
	datac => \inst1|v1~0\,
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst|szcv_enable~0_combout\);

-- Location: LC_X16_Y4_N5
\inst2|szcv_out[0]\ : cyclone_lcell
-- Equation(s):
-- \inst1|code[0]~4\ = (\inst1|v1~combout\ & (((!\inst1|always2~0_combout\))))
-- \inst2|szcv_out\(0) = DFFEAS(\inst1|code[0]~4\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst|szcv_enable~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst1|v1~combout\,
	datad => \inst1|always2~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst|szcv_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|code[0]~4\,
	regout => \inst2|szcv_out\(0));

-- Location: LC_X16_Y4_N0
\inst2|szcv_out[3]\ : cyclone_lcell
-- Equation(s):
-- \jcalc|always1~0\ = ((G1_szcv_out[3] $ (\inst2|szcv_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \inst1|code[3]~0_combout\,
	datad => \inst2|szcv_out\(0),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst|szcv_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \jcalc|always1~0\,
	regout => \inst2|szcv_out\(3));

-- Location: LC_X10_Y5_N6
\inst1|WideOr3~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~9_combout\ = (\inst20|b_out\(3)) # ((\inst20|b_out\(2)) # ((\inst20|b_out\(4)) # (\inst20|b_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(3),
	datab => \inst20|b_out\(2),
	datac => \inst20|b_out\(4),
	datad => \inst20|b_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~9_combout\);

-- Location: LC_X16_Y7_N9
\inst1|WideOr3~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~0_combout\ = (\inst20|a_out\(15)) # ((\inst20|b_out\(15)) # ((\inst20|a_out\(0)) # (\inst20|b_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst20|b_out\(15),
	datac => \inst20|a_out\(0),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~0_combout\);

-- Location: LC_X15_Y6_N8
\inst1|WideOr3~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~1_combout\ = (\inst20|a_out\(12)) # ((\inst20|a_out\(13)) # ((\inst20|a_out\(11)) # (\inst20|a_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(12),
	datab => \inst20|a_out\(13),
	datac => \inst20|a_out\(11),
	datad => \inst20|a_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~1_combout\);

-- Location: LC_X16_Y7_N3
\inst1|WideOr3~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~2_combout\ = (\inst20|a_out\(10)) # ((\inst20|a_out\(8)) # ((\inst20|a_out\(7)) # (\inst20|a_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(10),
	datab => \inst20|a_out\(8),
	datac => \inst20|a_out\(7),
	datad => \inst20|a_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~2_combout\);

-- Location: LC_X16_Y9_N2
\inst1|WideOr3~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~3_combout\ = (\inst20|a_out\(5)) # ((\inst20|a_out\(4)) # ((\inst20|a_out\(6)) # (\inst20|a_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(5),
	datab => \inst20|a_out\(4),
	datac => \inst20|a_out\(6),
	datad => \inst20|a_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~3_combout\);

-- Location: LC_X16_Y7_N0
\inst1|WideOr3~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~4_combout\ = (\inst1|WideOr3~0_combout\) # ((\inst1|WideOr3~1_combout\) # ((\inst1|WideOr3~2_combout\) # (\inst1|WideOr3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr3~0_combout\,
	datab => \inst1|WideOr3~1_combout\,
	datac => \inst1|WideOr3~2_combout\,
	datad => \inst1|WideOr3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~4_combout\);

-- Location: LC_X10_Y7_N1
\inst1|WideOr3~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~6_combout\ = (\inst20|b_out\(9)) # ((\inst20|b_out\(10)) # ((\inst20|b_out\(11)) # (\inst20|b_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(9),
	datab => \inst20|b_out\(10),
	datac => \inst20|b_out\(11),
	datad => \inst20|b_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~6_combout\);

-- Location: LC_X10_Y7_N5
\inst1|WideOr3~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~5_combout\ = (\inst20|a_out\(2)) # (((\inst20|a_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(2),
	datad => \inst20|a_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~5_combout\);

-- Location: LC_X10_Y7_N2
\inst1|WideOr3~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~7_combout\ = (\inst1|WideOr3~6_combout\) # ((\inst1|WideOr3~5_combout\) # ((\inst20|b_out\(14)) # (\inst20|b_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr3~6_combout\,
	datab => \inst1|WideOr3~5_combout\,
	datac => \inst20|b_out\(14),
	datad => \inst20|b_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~7_combout\);

-- Location: LC_X10_Y7_N6
\inst1|WideOr3~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~8_combout\ = (\inst20|b_out\(8)) # ((\inst20|b_out\(6)) # ((\inst20|b_out\(5)) # (\inst20|b_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \inst20|b_out\(6),
	datac => \inst20|b_out\(5),
	datad => \inst20|b_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~8_combout\);

-- Location: LC_X10_Y7_N8
\inst1|WideOr3\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr3~combout\ = (\inst1|WideOr3~9_combout\) # ((\inst1|WideOr3~4_combout\) # ((\inst1|WideOr3~7_combout\) # (\inst1|WideOr3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr3~9_combout\,
	datab => \inst1|WideOr3~4_combout\,
	datac => \inst1|WideOr3~7_combout\,
	datad => \inst1|WideOr3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr3~combout\);

-- Location: LC_X16_Y7_N6
\inst1|WideOr2~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~8_combout\ = (\inst20|a_out\(15) & ((\inst20|b_out\(15)) # ((\inst20|a_out\(0) & \inst20|b_out\(0))))) # (!\inst20|a_out\(15) & (((\inst20|a_out\(0) & \inst20|b_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst20|b_out\(15),
	datac => \inst20|a_out\(0),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~8_combout\);

-- Location: LC_X15_Y7_N7
\inst1|WideOr2~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~7_combout\ = (\inst20|b_out\(14) & ((\inst20|a_out\(14)) # ((\inst20|b_out\(13) & \inst20|a_out\(13))))) # (!\inst20|b_out\(14) & (\inst20|b_out\(13) & ((\inst20|a_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(14),
	datab => \inst20|b_out\(13),
	datac => \inst20|a_out\(14),
	datad => \inst20|a_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~7_combout\);

-- Location: LC_X13_Y10_N9
\inst1|WideOr2~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~2_combout\ = (\inst20|b_out\(5) & ((\inst20|a_out\(5)) # ((\inst20|a_out\(6) & \inst20|b_out\(6))))) # (!\inst20|b_out\(5) & (\inst20|a_out\(6) & ((\inst20|b_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \inst20|a_out\(6),
	datac => \inst20|a_out\(5),
	datad => \inst20|b_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~2_combout\);

-- Location: LC_X12_Y10_N1
\inst1|WideOr2~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~0_combout\ = (\inst20|b_out\(1) & ((\inst20|a_out\(1)) # ((\inst20|b_out\(2) & \inst20|a_out\(2))))) # (!\inst20|b_out\(1) & (\inst20|b_out\(2) & (\inst20|a_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(1),
	datab => \inst20|b_out\(2),
	datac => \inst20|a_out\(2),
	datad => \inst20|a_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~0_combout\);

-- Location: LC_X16_Y9_N9
\inst1|WideOr2~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~1_combout\ = (\inst20|b_out\(3) & ((\inst20|a_out\(3)) # ((\inst20|a_out\(4) & \inst20|b_out\(4))))) # (!\inst20|b_out\(3) & (\inst20|a_out\(4) & (\inst20|b_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(3),
	datab => \inst20|a_out\(4),
	datac => \inst20|b_out\(4),
	datad => \inst20|a_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~1_combout\);

-- Location: LC_X13_Y10_N3
\inst1|WideOr2~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~3_combout\ = (\inst20|b_out\(8) & ((\inst20|a_out\(8)) # ((\inst20|b_out\(7) & \inst20|a_out\(7))))) # (!\inst20|b_out\(8) & (\inst20|b_out\(7) & (\inst20|a_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \inst20|b_out\(7),
	datac => \inst20|a_out\(7),
	datad => \inst20|a_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~3_combout\);

-- Location: LC_X13_Y10_N4
\inst1|WideOr2~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~4_combout\ = (\inst1|WideOr2~2_combout\) # ((\inst1|WideOr2~0_combout\) # ((\inst1|WideOr2~1_combout\) # (\inst1|WideOr2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr2~2_combout\,
	datab => \inst1|WideOr2~0_combout\,
	datac => \inst1|WideOr2~1_combout\,
	datad => \inst1|WideOr2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~4_combout\);

-- Location: LC_X16_Y7_N1
\inst1|x~12\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~12_combout\ = (((\inst20|b_out\(9) & \inst20|a_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst20|b_out\(9),
	datad => \inst20|a_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~12_combout\);

-- Location: LC_X15_Y6_N1
\inst1|WideOr2~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~5_combout\ = (\inst20|a_out\(11) & ((\inst20|b_out\(11)) # ((\inst20|b_out\(12) & \inst20|a_out\(12))))) # (!\inst20|a_out\(11) & (\inst20|b_out\(12) & (\inst20|a_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(11),
	datab => \inst20|b_out\(12),
	datac => \inst20|a_out\(12),
	datad => \inst20|b_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~5_combout\);

-- Location: LC_X16_Y7_N5
\inst1|WideOr2~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~6_combout\ = (\inst1|x~12_combout\) # ((\inst1|WideOr2~5_combout\) # ((\inst20|b_out\(10) & \inst20|a_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~12_combout\,
	datab => \inst20|b_out\(10),
	datac => \inst1|WideOr2~5_combout\,
	datad => \inst20|a_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~6_combout\);

-- Location: LC_X16_Y7_N8
\inst1|WideOr2\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr2~combout\ = (\inst1|WideOr2~8_combout\) # ((\inst1|WideOr2~7_combout\) # ((\inst1|WideOr2~4_combout\) # (\inst1|WideOr2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr2~8_combout\,
	datab => \inst1|WideOr2~7_combout\,
	datac => \inst1|WideOr2~4_combout\,
	datad => \inst1|WideOr2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr2~combout\);

-- Location: LC_X13_Y8_N9
\inst1|WideOr1~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr1~2_combout\ = (!\inst1|Add1~50_combout\ & (!\inst1|Add1~45_combout\ & (!\inst1|Add1~55_combout\ & !\inst1|Add1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~50_combout\,
	datab => \inst1|Add1~45_combout\,
	datac => \inst1|Add1~55_combout\,
	datad => \inst1|Add1~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr1~2_combout\);

-- Location: LC_X13_Y9_N0
\inst1|WideOr1~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr1~0_combout\ = (!\inst1|Add1~5_combout\ & (!\inst1|Add1~10_combout\ & (!\inst1|Add1~15_combout\ & !\inst1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~5_combout\,
	datab => \inst1|Add1~10_combout\,
	datac => \inst1|Add1~15_combout\,
	datad => \inst1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr1~0_combout\);

-- Location: LC_X13_Y7_N2
\inst1|WideOr1~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr1~3_combout\ = (!\inst1|Add1~70_combout\ & (!\inst1|Add1~75_combout\ & (!\inst1|Add1~65_combout\ & !\inst1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~70_combout\,
	datab => \inst1|Add1~75_combout\,
	datac => \inst1|Add1~65_combout\,
	datad => \inst1|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr1~3_combout\);

-- Location: LC_X13_Y9_N1
\inst1|WideOr1~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr1~1_combout\ = (!\inst1|Add1~30_combout\ & (!\inst1|Add1~35_combout\ & (!\inst1|Add1~40_combout\ & !\inst1|Add1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~30_combout\,
	datab => \inst1|Add1~35_combout\,
	datac => \inst1|Add1~40_combout\,
	datad => \inst1|Add1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr1~1_combout\);

-- Location: LC_X13_Y7_N7
\inst1|WideOr1~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr1~4_combout\ = (\inst1|WideOr1~2_combout\ & (\inst1|WideOr1~0_combout\ & (\inst1|WideOr1~3_combout\ & \inst1|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr1~2_combout\,
	datab => \inst1|WideOr1~0_combout\,
	datac => \inst1|WideOr1~3_combout\,
	datad => \inst1|WideOr1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr1~4_combout\);

-- Location: LC_X14_Y10_N6
\inst1|WideOr0~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr0~2_combout\ = (\inst1|Add0~50_combout\) # ((\inst1|Add0~55_combout\) # ((\inst1|Add0~45_combout\) # (\inst1|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~50_combout\,
	datab => \inst1|Add0~55_combout\,
	datac => \inst1|Add0~45_combout\,
	datad => \inst1|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr0~2_combout\);

-- Location: LC_X14_Y10_N4
\inst1|WideOr0~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr0~3_combout\ = (\inst1|Add0~65_combout\) # ((\inst1|Add0~0_combout\) # ((\inst1|Add0~75_combout\) # (\inst1|Add0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~65_combout\,
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|Add0~75_combout\,
	datad => \inst1|Add0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr0~3_combout\);

-- Location: LC_X14_Y10_N2
\inst1|WideOr0~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr0~1_combout\ = (\inst1|Add0~35_combout\) # ((\inst1|Add0~30_combout\) # ((\inst1|Add0~40_combout\) # (\inst1|Add0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~35_combout\,
	datab => \inst1|Add0~30_combout\,
	datac => \inst1|Add0~40_combout\,
	datad => \inst1|Add0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr0~1_combout\);

-- Location: LC_X14_Y10_N5
\inst1|WideOr0~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr0~0_combout\ = (\inst1|Add0~5_combout\) # ((\inst1|Add0~20_combout\) # ((\inst1|Add0~15_combout\) # (\inst1|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~5_combout\,
	datab => \inst1|Add0~20_combout\,
	datac => \inst1|Add0~15_combout\,
	datad => \inst1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr0~0_combout\);

-- Location: LC_X14_Y10_N8
\inst1|WideOr0~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|WideOr0~4_combout\ = (\inst1|WideOr0~2_combout\) # ((\inst1|WideOr0~3_combout\) # ((\inst1|WideOr0~1_combout\) # (\inst1|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr0~2_combout\,
	datab => \inst1|WideOr0~3_combout\,
	datac => \inst1|WideOr0~1_combout\,
	datad => \inst1|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|WideOr0~4_combout\);

-- Location: LC_X14_Y7_N8
\inst1|Mux37~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux37~0_combout\ = (\ir1|ir_out\(5) & (((\ir1|ir_out\(4))))) # (!\ir1|ir_out\(5) & ((\ir1|ir_out\(4) & (\inst1|WideOr1~4_combout\)) # (!\ir1|ir_out\(4) & ((!\inst1|WideOr0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \inst1|WideOr1~4_combout\,
	datac => \ir1|ir_out\(4),
	datad => \inst1|WideOr0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux37~0_combout\);

-- Location: LC_X14_Y7_N9
\inst1|Mux37~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux37~1_combout\ = (\ir1|ir_out\(5) & ((\inst1|Mux37~0_combout\ & (!\inst1|WideOr3~combout\)) # (!\inst1|Mux37~0_combout\ & ((!\inst1|WideOr2~combout\))))) # (!\ir1|ir_out\(5) & (((\inst1|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr3~combout\,
	datab => \ir1|ir_out\(5),
	datac => \inst1|WideOr2~combout\,
	datad => \inst1|Mux37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux37~1_combout\);

-- Location: LC_X14_Y5_N4
\inst1|x~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~7_combout\ = (\inst20|a_out\(10) $ (((\inst20|b_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|a_out\(10),
	datad => \inst20|b_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~7_combout\);

-- Location: LC_X15_Y6_N7
\inst1|z1~23\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~23_combout\ = (!\inst1|x~9_combout\ & (!\inst1|x~6_combout\ & (!\inst1|x~7_combout\ & !\inst1|x~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~9_combout\,
	datab => \inst1|x~6_combout\,
	datac => \inst1|x~7_combout\,
	datad => \inst1|x~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~23_combout\);

-- Location: LC_X13_Y10_N6
\inst1|z1~22\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~22_combout\ = (\inst20|b_out\(8) & (\inst20|a_out\(8) & (\inst20|b_out\(7) $ (!\inst20|a_out\(7))))) # (!\inst20|b_out\(8) & (!\inst20|a_out\(8) & (\inst20|b_out\(7) $ (!\inst20|a_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8241",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(8),
	datab => \inst20|b_out\(7),
	datac => \inst20|a_out\(7),
	datad => \inst20|a_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~22_combout\);

-- Location: LC_X13_Y10_N7
\inst1|z1~28\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~28_combout\ = (!\inst1|x~5_combout\ & (\inst1|z1~22_combout\ & (\inst20|b_out\(5) $ (!\inst20|a_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(5),
	datab => \inst1|x~5_combout\,
	datac => \inst20|a_out\(5),
	datad => \inst1|z1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~28_combout\);

-- Location: LC_X12_Y10_N7
\inst1|x~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~1_combout\ = (\inst20|b_out\(2) $ ((\inst20|a_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(2),
	datac => \inst20|a_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~1_combout\);

-- Location: LC_X12_Y10_N5
\inst1|x~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~0_combout\ = \inst20|b_out\(1) $ ((((\inst20|a_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(1),
	datad => \inst20|a_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~0_combout\);

-- Location: LC_X12_Y9_N1
\inst1|x~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~2_combout\ = (\inst20|a_out\(3) $ (((\inst20|b_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|a_out\(3),
	datad => \inst20|b_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~2_combout\);

-- Location: LC_X12_Y10_N2
\inst1|z1~21\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~21_combout\ = (!\inst1|x~1_combout\ & (!\inst1|x~0_combout\ & (!\inst1|x~3_combout\ & !\inst1|x~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~1_combout\,
	datab => \inst1|x~0_combout\,
	datac => \inst1|x~3_combout\,
	datad => \inst1|x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~21_combout\);

-- Location: LC_X15_Y7_N9
\inst1|z1~24\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~24_combout\ = (!\inst1|Add0~5_combout\ & (\ir1|ir_out\(6) & (\inst20|a_out\(15) $ (!\inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(15),
	datab => \inst1|Add0~5_combout\,
	datac => \ir1|ir_out\(6),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~24_combout\);

-- Location: LC_X15_Y7_N8
\inst1|z1~29\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~29_combout\ = (!\inst1|x~11_combout\ & (\inst1|z1~24_combout\ & (\inst20|b_out\(13) $ (!\inst20|a_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~11_combout\,
	datab => \inst20|b_out\(13),
	datac => \inst1|z1~24_combout\,
	datad => \inst20|a_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~29_combout\);

-- Location: LC_X14_Y7_N6
\inst1|z1~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~25_combout\ = (\inst1|z1~23_combout\ & (\inst1|z1~28_combout\ & (\inst1|z1~21_combout\ & \inst1|z1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|z1~23_combout\,
	datab => \inst1|z1~28_combout\,
	datac => \inst1|z1~21_combout\,
	datad => \inst1|z1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~25_combout\);

-- Location: LC_X14_Y7_N7
\inst1|z1~26\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~26_combout\ = (\inst18|Equal0~0_combout\ & ((\inst1|z1~25_combout\) # ((\inst1|Mux37~1_combout\ & !\ir1|ir_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux37~1_combout\,
	datab => \inst18|Equal0~0_combout\,
	datac => \ir1|ir_out\(6),
	datad => \inst1|z1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~26_combout\);

-- Location: LC_X15_Y8_N9
\inst1|z1~14\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~14_combout\ = (!\inst1|Add2~0_combout\ & (((!\inst1|Add2~10_combout\ & !\inst1|Add2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~0_combout\,
	datac => \inst1|Add2~10_combout\,
	datad => \inst1|Add2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~14_combout\);

-- Location: LC_X10_Y9_N1
\inst1|z1~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~11_combout\ = (!\inst1|Add3~40_combout\ & (!\inst1|Add3~50_combout\ & (!\inst1|Add3~45_combout\ & !\inst1|Add3~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~40_combout\,
	datab => \inst1|Add3~50_combout\,
	datac => \inst1|Add3~45_combout\,
	datad => \inst1|Add3~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~11_combout\);

-- Location: LC_X10_Y8_N9
\inst1|z1~12\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~12_combout\ = (!\inst1|Add3~60_combout\ & (!\inst1|Add3~75_combout\ & (!\inst1|Add3~65_combout\ & !\inst1|Add3~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~60_combout\,
	datab => \inst1|Add3~75_combout\,
	datac => \inst1|Add3~65_combout\,
	datad => \inst1|Add3~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~12_combout\);

-- Location: LC_X10_Y9_N0
\inst1|z1~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~9_combout\ = (!\inst1|Add3~30_combout\ & (!\inst1|Add3~25_combout\ & (!\inst1|Add3~20_combout\ & !\inst1|Add3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~30_combout\,
	datab => \inst1|Add3~25_combout\,
	datac => \inst1|Add3~20_combout\,
	datad => \inst1|Add3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~9_combout\);

-- Location: LC_X15_Y8_N7
\inst1|z1~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~10_combout\ = ((\inst1|z1~9_combout\ & (\inst1|Equal9~0\ & !\inst1|Add3~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|z1~9_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|Add3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~10_combout\);

-- Location: LC_X15_Y8_N1
\inst1|z1~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~8_combout\ = (!\inst1|Add3~0_combout\ & (!\inst1|Add3~10_combout\ & ((!\inst1|Add3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~0_combout\,
	datab => \inst1|Add3~10_combout\,
	datad => \inst1|Add3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~8_combout\);

-- Location: LC_X15_Y8_N0
\inst1|z1~13\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~13_combout\ = (\inst1|z1~11_combout\ & (\inst1|z1~12_combout\ & (\inst1|z1~10_combout\ & \inst1|z1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|z1~11_combout\,
	datab => \inst1|z1~12_combout\,
	datac => \inst1|z1~10_combout\,
	datad => \inst1|z1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~13_combout\);

-- Location: LC_X12_Y8_N7
\inst1|z1~18\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~18_combout\ = (!\inst1|Add2~60_combout\ & (!\inst1|Add2~65_combout\ & (!\inst1|Add2~70_combout\ & !\inst1|Add2~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~60_combout\,
	datab => \inst1|Add2~65_combout\,
	datac => \inst1|Add2~70_combout\,
	datad => \inst1|Add2~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~18_combout\);

-- Location: LC_X12_Y8_N5
\inst1|z1~17\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~17_combout\ = (!\inst1|Add2~55_combout\ & (!\inst1|Add2~45_combout\ & (!\inst1|Add2~50_combout\ & !\inst1|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~55_combout\,
	datab => \inst1|Add2~45_combout\,
	datac => \inst1|Add2~50_combout\,
	datad => \inst1|Add2~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~17_combout\);

-- Location: LC_X19_Y10_N9
\inst1|z1~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~15_combout\ = (!\inst1|Add2~15_combout\ & ((\ir1|ir_out\(13)) # ((\ir1|ir_out\(11)) # (!\ir1|ir_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3233",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(13),
	datab => \inst1|Add2~15_combout\,
	datac => \ir1|ir_out\(11),
	datad => \ir1|ir_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~15_combout\);

-- Location: LC_X12_Y8_N1
\inst1|z1~16\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~16_combout\ = (!\inst1|Add2~25_combout\ & (!\inst1|Add2~35_combout\ & (!\inst1|Add2~20_combout\ & !\inst1|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~25_combout\,
	datab => \inst1|Add2~35_combout\,
	datac => \inst1|Add2~20_combout\,
	datad => \inst1|Add2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~16_combout\);

-- Location: LC_X12_Y8_N2
\inst1|z1~19\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~19_combout\ = (\inst1|z1~18_combout\ & (\inst1|z1~17_combout\ & (\inst1|z1~15_combout\ & \inst1|z1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|z1~18_combout\,
	datab => \inst1|z1~17_combout\,
	datac => \inst1|z1~15_combout\,
	datad => \inst1|z1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~19_combout\);

-- Location: LC_X15_Y8_N2
\inst1|z1~20\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~20_combout\ = (\inst1|c1~12_combout\ & ((\inst1|z1~13_combout\) # ((\inst1|z1~14_combout\ & \inst1|z1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|z1~14_combout\,
	datab => \inst1|z1~13_combout\,
	datac => \inst1|z1~19_combout\,
	datad => \inst1|c1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~20_combout\);

-- Location: LC_X14_Y7_N3
\inst1|z1~27\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~27_combout\ = (\inst|always0~0_combout\ & (((\inst1|WideOr1~4_combout\)))) # (!\inst|always0~0_combout\ & ((\inst1|z1~26_combout\) # ((\inst1|z1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|z1~26_combout\,
	datab => \inst1|z1~20_combout\,
	datac => \inst|always0~0_combout\,
	datad => \inst1|WideOr1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~27_combout\);

-- Location: LC_X21_Y5_N5
\inst1|z1\ : cyclone_lcell
-- Equation(s):
-- \inst1|z1~combout\ = ((GLOBAL(\inst1|s1~6_combout\) & (\inst1|z1~27_combout\)) # (!GLOBAL(\inst1|s1~6_combout\) & ((\inst1|z1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|z1~27_combout\,
	datac => \inst1|s1~6_combout\,
	datad => \inst1|z1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|z1~combout\);

-- Location: LC_X21_Y5_N2
\inst1|code[2]~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|code[2]~1_combout\ = ((\inst1|z1~combout\ & ((!\inst1|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|z1~combout\,
	datad => \inst1|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|code[2]~1_combout\);

-- Location: LC_X16_Y4_N3
\inst2|szcv_out[2]\ : cyclone_lcell
-- Equation(s):
-- \jcalc|Mux0~0\ = (\ir1|ir_out\(8) & ((\ir1|ir_out\(9) & ((!G1_szcv_out[2]))) # (!\ir1|ir_out\(9) & (\jcalc|always1~0\)))) # (!\ir1|ir_out\(8) & ((G1_szcv_out[2]) # ((\jcalc|always1~0\ & \ir1|ir_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5ed8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \jcalc|always1~0\,
	datac => \inst1|code[2]~1_combout\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst|szcv_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \jcalc|Mux0~0\,
	regout => \inst2|szcv_out\(2));

-- Location: LC_X19_Y10_N4
\jcalc|jflag~2\ : cyclone_lcell
-- Equation(s):
-- \jcalc|jflag~2_combout\ = (\ir1|ir_out\(11) & (\jcalc|Mux0~0\ & (!\ir1|ir_out\(10) & \ir1|ir_out\(12)))) # (!\ir1|ir_out\(11) & (((!\ir1|ir_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0855",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \jcalc|Mux0~0\,
	datac => \ir1|ir_out\(10),
	datad => \ir1|ir_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \jcalc|jflag~2_combout\);

-- Location: LC_X19_Y10_N7
\pc1|pc_out[9]~24\ : cyclone_lcell
-- Equation(s):
-- \pc1|pc_out[9]~24_combout\ = (((!\inst1|Equal4~0_combout\) # (!\jcalc|jflag~2_combout\)) # (!\inst9|Equal0~0_combout\)) # (!\ir1|ir_out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(13),
	datab => \inst9|Equal0~0_combout\,
	datac => \jcalc|jflag~2_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \pc1|pc_out[9]~24_combout\);

-- Location: LC_X19_Y9_N8
\inst18|address[0]~0\ : cyclone_lcell
-- Equation(s):
-- \inst18|address[0]~0_combout\ = (\inst18|wren~0_combout\ & (((\inst1|result[0]~0_combout\) # (\inst1|result[0]~9_combout\)))) # (!\inst18|wren~0_combout\ & (\pc1|pc_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc1|pc_out\(0),
	datab => \inst1|result[0]~0_combout\,
	datac => \inst18|wren~0_combout\,
	datad => \inst1|result[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|address[0]~0_combout\);

-- Location: M4K_X17_Y14
\ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cyclone_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ram1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:ram1|altsyncram:altsyncram_component|altsyncram_hve1:auto_generated|altsyncram_jga2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K")
-- pragma translate_on
PORT MAP (
	portawe => \inst18|wren~1_combout\,
	portbrewe => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	clk0 => \clk~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LC_X9_Y9_N2
\mul7reg1|mul7reg_out[0]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[0]~15\ = ((\phase_counter1|out_phase\(1) & (W1_mul7reg_out[0])) # (!\phase_counter1|out_phase\(1) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[0]~15\,
	regout => \mul7reg1|mul7reg_out\(0));

-- Location: LC_X9_Y6_N5
\ir1|ir_out[0]\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~12\ = ((U1_ir_out[0] & (\inst20|b_out\(13))) # (!U1_ir_out[0] & ((\inst20|b_out\(12)))))
-- \ir1|ir_out\(0) = DFFEAS(\inst1|work1~12\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst20|b_out\(13),
	datac => \inst12|mul7out[0]~15\,
	datad => \inst20|b_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~12\,
	regout => \ir1|ir_out\(0));

-- Location: LC_X10_Y5_N8
\inst1|work1~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~6_combout\ = ((\ir1|ir_out\(0) & ((\inst20|b_out\(1)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(0),
	datac => \inst20|b_out\(2),
	datad => \inst20|b_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~6_combout\);

-- Location: LC_X12_Y5_N0
\inst1|work2~13\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~13_combout\ = (!\ir1|ir_out\(0) & (((\inst20|b_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(0),
	datad => \inst20|b_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~13_combout\);

-- Location: LC_X12_Y5_N9
\inst1|work2~14\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~14_combout\ = (!\ir1|ir_out\(2) & ((\ir1|ir_out\(1) & ((\inst1|work2~13_combout\))) # (!\ir1|ir_out\(1) & (\inst1|work1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~6_combout\,
	datab => \inst1|work2~13_combout\,
	datac => \ir1|ir_out\(2),
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~14_combout\);

-- Location: LC_X9_Y7_N6
\inst1|work2~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~11_combout\ = ((\ir1|ir_out\(2) & ((\inst1|work1~39_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work1~40_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~11_combout\);

-- Location: LC_X9_Y6_N4
\inst1|work2~15\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~15_combout\ = (\ir1|ir_out\(2) & (!\ir1|ir_out\(1) & ((\inst1|work0~0_combout\)))) # (!\ir1|ir_out\(2) & (((\inst1|work1~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~38\,
	datac => \inst1|work0~0_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~15_combout\);

-- Location: LC_X13_Y6_N5
\inst1|work2~12\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~12_combout\ = (\ir1|ir_out\(2) & (\inst1|work1~41_combout\)) # (!\ir1|ir_out\(2) & (((\inst1|work1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~41_combout\,
	datac => \inst1|work1~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~12_combout\);

-- Location: LC_X13_Y5_N5
\inst1|result[10]~102\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~102_combout\ = (\inst1|result[11]~88_combout\ & ((\inst1|result[11]~89_combout\ & (\inst1|work2~15_combout\)) # (!\inst1|result[11]~89_combout\ & ((\inst1|work2~12_combout\))))) # (!\inst1|result[11]~88_combout\ & 
-- (((!\inst1|result[11]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f85",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~88_combout\,
	datab => \inst1|work2~15_combout\,
	datac => \inst1|result[11]~89_combout\,
	datad => \inst1|work2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~102_combout\);

-- Location: LC_X13_Y6_N4
\inst1|result[10]~103\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~103_combout\ = (\inst1|result[10]~102_combout\ & ((\inst1|work2~10_combout\) # ((!\inst1|result[11]~23_combout\)))) # (!\inst1|result[10]~102_combout\ & (((\inst1|result[11]~23_combout\ & \inst20|b_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~10_combout\,
	datab => \inst1|result[10]~102_combout\,
	datac => \inst1|result[11]~23_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~103_combout\);

-- Location: LC_X14_Y5_N2
\inst1|result[10]~104\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~104_combout\ = ((\inst20|b_out\(10) & (!\ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(10),
	datac => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~104_combout\);

-- Location: LC_X14_Y5_N5
\inst1|result[10]~105\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~105_combout\ = (\inst1|result[2]~28\ & ((\inst1|result[2]~29\ & ((\inst1|x~7_combout\))) # (!\inst1|result[2]~29\ & (\inst1|Add0~55_combout\)))) # (!\inst1|result[2]~28\ & (((!\inst1|result[2]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0af",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~55_combout\,
	datab => \inst1|x~7_combout\,
	datac => \inst1|result[2]~28\,
	datad => \inst1|result[2]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~105_combout\);

-- Location: LC_X14_Y5_N6
\inst1|result[10]~106\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~106_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(10) & ((\inst20|a_out\(10)) # (!\inst1|result[10]~105_combout\))) # (!\inst20|b_out\(10) & (\inst20|a_out\(10) & !\inst1|result[10]~105_combout\)))) # 
-- (!\inst1|result[2]~2_combout\ & (((\inst1|result[10]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d5a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~2_combout\,
	datab => \inst20|b_out\(10),
	datac => \inst20|a_out\(10),
	datad => \inst1|result[10]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~106_combout\);

-- Location: LC_X14_Y5_N7
\inst1|result[10]~107\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~107_combout\ = (\hlt_dff|always0~2\ & (!\inst1|result[2]~26\)) # (!\hlt_dff|always0~2\ & ((\inst1|result[2]~26\ & ((\inst1|result[10]~106_combout\))) # (!\inst1|result[2]~26\ & (\inst1|Add2~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7632",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hlt_dff|always0~2\,
	datab => \inst1|result[2]~26\,
	datac => \inst1|Add2~65_combout\,
	datad => \inst1|result[10]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~107_combout\);

-- Location: LC_X14_Y5_N3
\inst1|result[10]~108\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~108_combout\ = (\inst1|result[10]~107_combout\ & ((\inst1|result[10]~104_combout\) # ((!\inst1|result[2]~27\)))) # (!\inst1|result[10]~107_combout\ & (((\inst20|a_out\(10) & \inst1|result[2]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[10]~104_combout\,
	datab => \inst20|a_out\(10),
	datac => \inst1|result[10]~107_combout\,
	datad => \inst1|result[2]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~108_combout\);

-- Location: LC_X14_Y5_N8
\inst1|result[10]~109\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~109_combout\ = ((\inst1|result[10]~108_combout\ & ((!\ir1|ir_out\(5)) # (!\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hlt_dff|always0~2\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|result[10]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~109_combout\);

-- Location: LC_X14_Y5_N9
\inst1|result[10]~110\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~110_combout\ = (\inst1|result[2]~35_combout\ & (((\inst1|Equal4~0_combout\) # (\inst1|Add1~55_combout\)))) # (!\inst1|result[2]~35_combout\ & (\inst1|result[10]~109_combout\ & (!\inst1|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~35_combout\,
	datab => \inst1|result[10]~109_combout\,
	datac => \inst1|Equal4~0_combout\,
	datad => \inst1|Add1~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~110_combout\);

-- Location: LC_X14_Y5_N0
\inst1|Selector5~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector5~0_combout\ = (\inst1|Equal8~0\ & ((\inst1|Add2~65_combout\) # ((\inst1|Add3~65_combout\ & \inst1|Equal9~0\)))) # (!\inst1|Equal8~0\ & (((\inst1|Add3~65_combout\ & \inst1|Equal9~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal8~0\,
	datab => \inst1|Add2~65_combout\,
	datac => \inst1|Add3~65_combout\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector5~0_combout\);

-- Location: LC_X14_Y5_N1
\inst1|result[10]~111\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~111_combout\ = (\inst1|result[10]~110_combout\ & ((\ir1|ir_out\(7)) # ((!\inst1|Equal4~0_combout\)))) # (!\inst1|result[10]~110_combout\ & (((\inst1|Equal4~0_combout\ & \inst1|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[10]~110_combout\,
	datab => \ir1|ir_out\(7),
	datac => \inst1|Equal4~0_combout\,
	datad => \inst1|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~111_combout\);

-- Location: LC_X20_Y5_N3
\inst1|result[10]~112\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[10]~112_combout\ = (\inst1|result[11]~100_combout\ & (\inst1|result[10]~103_combout\ & (!\inst1|result[11]~87_combout\))) # (!\inst1|result[11]~100_combout\ & (((\inst1|result[11]~87_combout\) # (\inst1|result[10]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5d58",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|result[10]~103_combout\,
	datac => \inst1|result[11]~87_combout\,
	datad => \inst1|result[10]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[10]~112_combout\);

-- Location: LC_X20_Y5_N4
\inst1|result[10]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result\(10) = (\inst1|result[11]~87_combout\ & ((\inst1|result[10]~112_combout\ & (\inst1|work2~14_combout\)) # (!\inst1|result[10]~112_combout\ & ((\inst1|work2~11_combout\))))) # (!\inst1|result[11]~87_combout\ & 
-- (((\inst1|result[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~14_combout\,
	datab => \inst1|result[11]~87_combout\,
	datac => \inst1|work2~11_combout\,
	datad => \inst1|result[10]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result\(10));

-- Location: LC_X20_Y9_N3
\inst6|Mux5~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux5~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux5~0\ & (\inst7|out_rf\(122))) # (!\inst6|Mux5~0\ & ((\inst7|out_rf\(90)))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux5~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(122),
	datab => \ir1|ir_out\(11),
	datac => \inst6|Mux5~0\,
	datad => \inst7|out_rf\(90),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux5~1_combout\);

-- Location: LC_X19_Y6_N7
\inst20|a_out[10]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(10) = DFFEAS((\ir1|ir_out\(13) & (((\inst6|Mux5~1_combout\)))) # (!\ir1|ir_out\(13) & (\inst6|Mux5~3\)), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux5~3\,
	datab => \ir1|ir_out\(13),
	datad => \inst6|Mux5~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(10));

-- Location: LC_X16_Y7_N4
\inst18|data[10]~5\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[10]~5_combout\ = (\ir1|ir_out\(14) & (((\inst18|wren~0_combout\ & \inst20|a_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datac => \inst18|wren~0_combout\,
	datad => \inst20|a_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[10]~5_combout\);

-- Location: LC_X21_Y4_N4
\mul7reg1|mul7reg_out[10]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[10]~5\ = ((\phase_counter1|out_phase\(1) & (W1_mul7reg_out[10])) # (!\phase_counter1|out_phase\(1) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[10]~5\,
	regout => \mul7reg1|mul7reg_out\(10));

-- Location: LC_X21_Y4_N1
\ir1|ir_out[10]\ : cyclone_lcell
-- Equation(s):
-- \inst10|always1~1\ = ((\ir1|ir_out\(7)) # ((U1_ir_out[10]) # (\ir1|ir_out\(6)))) # (!\inst1|Equal4~1\)
-- \ir1|ir_out\(10) = DFFEAS(\inst10|always1~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[10]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffd",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst1|Equal4~1\,
	datab => \ir1|ir_out\(7),
	datac => \inst12|mul7out[10]~5\,
	datad => \ir1|ir_out\(6),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|always1~1\,
	regout => \ir1|ir_out\(10));

-- Location: LC_X21_Y4_N0
\inst19|dest[2]~2\ : cyclone_lcell
-- Equation(s):
-- \inst19|dest[2]~2_combout\ = (\ir1|ir_out\(14) & (((\ir1|ir_out\(10))))) # (!\ir1|ir_out\(14) & ((\ir1|ir_out\(15) & ((\ir1|ir_out\(10)))) # (!\ir1|ir_out\(15) & (\ir1|ir_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(13),
	datab => \ir1|ir_out\(14),
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst19|dest[2]~2_combout\);

-- Location: LC_X22_Y7_N5
\inst7|Decoder0~0\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~0_combout\ = (\inst10|rf_enable~4_combout\ & (\inst19|dest[2]~2_combout\ & (!\inst19|dest[1]~1_combout\ & \inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~0_combout\);

-- Location: LC_X16_Y10_N9
\inst7|out_rf[83]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[3]~88\ = (\ir1|ir_out\(14) & (((\inst1|result[3]~52_combout\)))) # (!\ir1|ir_out\(14) & ((\ir1|ir_out\(15) & ((\inst1|result[3]~52_combout\))) # (!\ir1|ir_out\(15) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))))
-- \inst7|out_rf\(83) = DFFEAS(\inst10|result[3]~88\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(15),
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \inst1|result[3]~52_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[3]~88\,
	regout => \inst7|out_rf\(83));

-- Location: LC_X16_Y10_N4
\inst7|out_rf[99]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux28~0\ = (\ir1|ir_out\(8) & (((\ir1|ir_out\(9))))) # (!\ir1|ir_out\(8) & ((\ir1|ir_out\(9) & ((K1_out_rf[99]))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(67)))))
-- \inst7|out_rf\(99) = DFFEAS(\inst6|Mux28~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(67),
	datab => \ir1|ir_out\(8),
	datac => \inst10|result[3]~88\,
	datad => \ir1|ir_out\(9),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux28~0\,
	regout => \inst7|out_rf\(99));

-- Location: LC_X21_Y9_N8
\inst7|out_rf[67]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux12~0\ = (\ir1|ir_out\(11) & (\ir1|ir_out\(12))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & ((\inst7|out_rf\(99)))) # (!\ir1|ir_out\(12) & (K1_out_rf[67]))))
-- \inst7|out_rf\(67) = DFFEAS(\inst6|Mux12~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[3]~88\,
	datad => \inst7|out_rf\(99),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux12~0\,
	regout => \inst7|out_rf\(67));

-- Location: LC_X21_Y9_N7
\inst7|out_rf[115]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux28~1\ = (\ir1|ir_out\(8) & ((\inst6|Mux28~0\ & ((K1_out_rf[115]))) # (!\inst6|Mux28~0\ & (\inst7|out_rf\(83))))) # (!\ir1|ir_out\(8) & (((\inst6|Mux28~0\))))
-- \inst7|out_rf\(115) = DFFEAS(\inst6|Mux28~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \inst7|out_rf\(83),
	datac => \inst10|result[3]~88\,
	datad => \inst6|Mux28~0\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux28~1\,
	regout => \inst7|out_rf\(115));

-- Location: LC_X23_Y8_N1
\inst7|out_rf[19]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux28~2\ = (\ir1|ir_out\(9) & (((\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & ((\ir1|ir_out\(8) & ((K1_out_rf[19]))) # (!\ir1|ir_out\(8) & (\inst7|out_rf\(3)))))
-- \inst7|out_rf\(19) = DFFEAS(\inst6|Mux28~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(3),
	datac => \inst10|result[3]~88\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux28~2\,
	regout => \inst7|out_rf\(19));

-- Location: LC_X23_Y8_N8
\inst7|out_rf[3]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux12~2\ = (\ir1|ir_out\(11) & ((\ir1|ir_out\(12)) # ((\inst7|out_rf\(19))))) # (!\ir1|ir_out\(11) & (!\ir1|ir_out\(12) & (K1_out_rf[3])))
-- \inst7|out_rf\(3) = DFFEAS(\inst6|Mux12~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[3]~88\,
	datad => \inst7|out_rf\(19),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux12~2\,
	regout => \inst7|out_rf\(3));

-- Location: LC_X22_Y8_N7
\inst7|out_rf[35]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux28~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux28~2\ & (\inst7|out_rf\(51))) # (!\inst6|Mux28~2\ & ((K1_out_rf[35]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux28~2\))))
-- \inst7|out_rf\(35) = DFFEAS(\inst6|Mux28~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(51),
	datac => \inst10|result[3]~88\,
	datad => \inst6|Mux28~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux28~3\,
	regout => \inst7|out_rf\(35));

-- Location: LC_X11_Y7_N0
\inst20|b_out[3]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(3) = DFFEAS(((\ir1|ir_out\(10) & (\inst6|Mux28~1\)) # (!\ir1|ir_out\(10) & ((\inst6|Mux28~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux28~1\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux28~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(3));

-- Location: LC_X12_Y9_N2
\inst1|Selector12~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector12~0_combout\ = (\inst1|Add3~25_combout\ & ((\inst1|Equal9~0\) # ((\inst1|Add2~30_combout\ & \inst1|Equal8~0\)))) # (!\inst1|Add3~25_combout\ & (\inst1|Add2~30_combout\ & ((\inst1|Equal8~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~25_combout\,
	datab => \inst1|Add2~30_combout\,
	datac => \inst1|Equal9~0\,
	datad => \inst1|Equal8~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector12~0_combout\);

-- Location: LC_X12_Y9_N9
\inst1|result[3]~44\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~44_combout\ = ((\inst20|b_out\(3) & (!\ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(3),
	datac => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~44_combout\);

-- Location: LC_X12_Y9_N0
\inst1|result[3]~45\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~45_combout\ = (\inst1|result[2]~28\ & ((\inst1|result[2]~29\ & (\inst1|x~2_combout\)) # (!\inst1|result[2]~29\ & ((\inst1|Add0~20_combout\))))) # (!\inst1|result[2]~28\ & (!\inst1|result[2]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b391",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~28\,
	datab => \inst1|result[2]~29\,
	datac => \inst1|x~2_combout\,
	datad => \inst1|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~45_combout\);

-- Location: LC_X12_Y9_N6
\inst1|result[3]~46\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~46_combout\ = (\inst1|result[2]~2_combout\ & ((\inst1|result[3]~45_combout\ & (\inst20|a_out\(3) & \inst20|b_out\(3))) # (!\inst1|result[3]~45_combout\ & ((\inst20|a_out\(3)) # (\inst20|b_out\(3)))))) # (!\inst1|result[2]~2_combout\ & 
-- (\inst1|result[3]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e664",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~2_combout\,
	datab => \inst1|result[3]~45_combout\,
	datac => \inst20|a_out\(3),
	datad => \inst20|b_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~46_combout\);

-- Location: LC_X12_Y9_N7
\inst1|result[3]~47\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~47_combout\ = (\inst1|result[2]~26\ & (\inst1|result[3]~46_combout\ & ((!\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & (((\inst1|Add2~30_combout\) # (\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[3]~46_combout\,
	datab => \inst1|result[2]~26\,
	datac => \inst1|Add2~30_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~47_combout\);

-- Location: LC_X12_Y9_N8
\inst1|result[3]~48\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~48_combout\ = (\inst1|result[3]~47_combout\ & ((\inst1|result[3]~44_combout\) # ((!\inst1|result[2]~27\)))) # (!\inst1|result[3]~47_combout\ & (((\inst20|a_out\(3) & \inst1|result[2]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[3]~44_combout\,
	datab => \inst20|a_out\(3),
	datac => \inst1|result[3]~47_combout\,
	datad => \inst1|result[2]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~48_combout\);

-- Location: LC_X12_Y9_N5
\inst1|result[3]~49\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~49_combout\ = ((\inst1|result[3]~48_combout\ & ((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \inst1|result[3]~48_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~49_combout\);

-- Location: LC_X12_Y9_N4
\inst1|result[3]~50\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~50_combout\ = (\inst1|result[2]~35_combout\ & (((\inst1|Add1~20_combout\) # (\inst1|Equal4~0_combout\)))) # (!\inst1|result[2]~35_combout\ & (\inst1|result[3]~49_combout\ & ((!\inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~35_combout\,
	datab => \inst1|result[3]~49_combout\,
	datac => \inst1|Add1~20_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~50_combout\);

-- Location: LC_X12_Y9_N3
\inst1|result[3]~51\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~51_combout\ = (\inst1|result[3]~50_combout\ & (((\ir1|ir_out\(3)) # (!\inst1|Equal4~0_combout\)))) # (!\inst1|result[3]~50_combout\ & (\inst1|Selector12~0_combout\ & ((\inst1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Selector12~0_combout\,
	datab => \ir1|ir_out\(3),
	datac => \inst1|result[3]~50_combout\,
	datad => \inst1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~51_combout\);

-- Location: LC_X10_Y10_N8
\inst1|work2~17\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~17_combout\ = ((\ir1|ir_out\(2) & (\inst1|work1~44_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~44_combout\,
	datac => \inst1|work1~45_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~17_combout\);

-- Location: LC_X15_Y4_N1
\ir1|ir_out[2]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~15\ = ((!\ir1|ir_out\(3) & ((\ir1|ir_out\(1)) # (U1_ir_out[2]))))
-- \ir1|ir_out\(2) = DFFEAS(\inst1|result[2]~15\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00fa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(1),
	datac => \inst12|mul7out[2]~13\,
	datad => \ir1|ir_out\(3),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~15\,
	regout => \ir1|ir_out\(2));

-- Location: LC_X15_Y4_N6
\ir1|ir_out[3]\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~16\ = (((U1_ir_out[3]) # (\ir1|ir_out\(2))))
-- \ir1|ir_out\(3) = DFFEAS(\inst1|result[2]~16\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \inst12|mul7out[3]~12\,
	datad => \ir1|ir_out\(2),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~16\,
	regout => \ir1|ir_out\(3));

-- Location: LC_X11_Y7_N3
\inst1|result[3]~39\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~39_combout\ = (\inst1|result[2]~15\ & (((\inst1|work0~5_combout\) # (\inst1|result[2]~16\)))) # (!\inst1|result[2]~15\ & (\inst1|work0~6_combout\ & ((!\inst1|result[2]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~15\,
	datab => \inst1|work0~6_combout\,
	datac => \inst1|work0~5_combout\,
	datad => \inst1|result[2]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~39_combout\);

-- Location: LC_X11_Y10_N4
\inst1|work1~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|work1~5_combout\ = (\ir1|ir_out\(1) & (((\inst1|work1~3_combout\)))) # (!\ir1|ir_out\(1) & (\inst1|work1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work1~4_combout\,
	datac => \inst1|work1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work1~5_combout\);

-- Location: LC_X11_Y10_N9
\inst1|result[3]~40\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~40_combout\ = (\inst1|result[3]~39_combout\ & (((\inst1|work1~5_combout\) # (!\inst1|result[2]~16\)))) # (!\inst1|result[3]~39_combout\ & (\inst1|work2~21_combout\ & ((\inst1|result[2]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[3]~39_combout\,
	datab => \inst1|work2~21_combout\,
	datac => \inst1|work1~5_combout\,
	datad => \inst1|result[2]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~40_combout\);

-- Location: LC_X15_Y12_N2
\inst1|result[3]~41\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~41_combout\ = (\inst1|result[2]~20_combout\ & (((\inst1|result[3]~40_combout\) # (!\inst1|result[2]~19_combout\)))) # (!\inst1|result[2]~20_combout\ & (\inst1|work2~19_combout\ & ((\inst1|result[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~19_combout\,
	datab => \inst1|result[2]~20_combout\,
	datac => \inst1|result[3]~40_combout\,
	datad => \inst1|result[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~41_combout\);

-- Location: LC_X11_Y10_N0
\inst1|result[3]~42\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~42_combout\ = (\inst1|result[3]~41_combout\ & (((\inst1|work2~18_combout\) # (!\inst1|Mux14~0_combout\)))) # (!\inst1|result[3]~41_combout\ & (\inst1|work2~17_combout\ & ((\inst1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~17_combout\,
	datab => \inst1|work2~18_combout\,
	datac => \inst1|result[3]~41_combout\,
	datad => \inst1|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~42_combout\);

-- Location: LC_X11_Y10_N6
\inst1|result[3]~43\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~43_combout\ = (\inst1|result[11]~23_combout\ & ((\ir1|ir_out\(3) & (\inst1|work2~16_combout\)) # (!\ir1|ir_out\(3) & ((\inst1|result[3]~42_combout\))))) # (!\inst1|result[11]~23_combout\ & (((\inst1|result[3]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~16_combout\,
	datab => \inst1|result[11]~23_combout\,
	datac => \ir1|ir_out\(3),
	datad => \inst1|result[3]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~43_combout\);

-- Location: LC_X16_Y10_N1
\inst1|result[3]~52\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[3]~52_combout\ = ((\inst1|always2~0_combout\ & ((\inst1|result[3]~43_combout\))) # (!\inst1|always2~0_combout\ & (\inst1|result[3]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[3]~51_combout\,
	datac => \inst1|always2~0_combout\,
	datad => \inst1|result[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[3]~52_combout\);

-- Location: LC_X22_Y8_N5
\inst7|out_rf[51]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux12~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux12~2\ & ((K1_out_rf[51]))) # (!\inst6|Mux12~2\ & (\inst7|out_rf\(35))))) # (!\ir1|ir_out\(12) & (((\inst6|Mux12~2\))))
-- \inst7|out_rf\(51) = DFFEAS(\inst6|Mux12~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[3]~88\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(35),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[3]~88\,
	datad => \inst6|Mux12~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux12~3\,
	regout => \inst7|out_rf\(51));

-- Location: LC_X21_Y9_N9
\inst6|Mux12~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux12~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux12~0\ & ((\inst7|out_rf\(115)))) # (!\inst6|Mux12~0\ & (\inst7|out_rf\(83))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux12~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(83),
	datac => \inst6|Mux12~0\,
	datad => \inst7|out_rf\(115),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux12~1_combout\);

-- Location: LC_X16_Y9_N3
\inst20|a_out[3]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(3) = DFFEAS((\ir1|ir_out\(13) & (((\inst6|Mux12~1_combout\)))) # (!\ir1|ir_out\(13) & (\inst6|Mux12~3\)), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux12~3\,
	datab => \ir1|ir_out\(13),
	datad => \inst6|Mux12~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(3));

-- Location: LC_X16_Y9_N6
\inst18|data[3]~12\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[3]~12_combout\ = (\ir1|ir_out\(14) & (\inst20|a_out\(3) & ((\inst18|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \inst20|a_out\(3),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[3]~12_combout\);

-- Location: LC_X15_Y4_N4
\mul7reg1|mul7reg_out[3]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[3]~12\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[3])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[3]~12\,
	regout => \mul7reg1|mul7reg_out\(3));

-- Location: LC_X10_Y10_N9
\inst1|Mux28~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux28~0_combout\ = (\ir1|ir_out\(5) & (\inst20|b_out\(15) & ((\ir1|ir_out\(4)) # (!\inst1|work2~2_combout\)))) # (!\ir1|ir_out\(5) & (\ir1|ir_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \inst1|work2~2_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux28~0_combout\);

-- Location: LC_X10_Y10_N5
\inst1|result2~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~6_combout\ = (!\ir1|ir_out\(3) & ((\ir1|ir_out\(2) & ((\inst1|work1~45_combout\))) # (!\ir1|ir_out\(2) & (\inst1|work1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~46_combout\,
	datac => \inst1|work1~45_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~6_combout\);

-- Location: LC_X10_Y10_N1
\inst1|result2~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~5_combout\ = (\ir1|ir_out\(3) & ((\ir1|ir_out\(2) & (\inst1|work1~47_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \inst1|work1~47_combout\,
	datac => \inst1|work1~44_combout\,
	datad => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~5_combout\);

-- Location: LC_X10_Y10_N2
\inst1|Mux28~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux28~1_combout\ = (\ir1|ir_out\(5) & (\inst1|Mux28~0_combout\)) # (!\ir1|ir_out\(5) & ((\inst1|result2~6_combout\) # ((\inst1|Mux28~0_combout\ & \inst1|result2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux28~0_combout\,
	datab => \inst1|result2~6_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|result2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux28~1_combout\);

-- Location: LC_X11_Y10_N7
\inst1|result2~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|result2~0_combout\ = ((\ir1|ir_out\(2) & (\inst1|work1~2_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|work1~2_combout\,
	datac => \inst1|work1~5_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result2~0_combout\);

-- Location: LC_X11_Y11_N2
\inst1|Mux28~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux28~2_combout\ = (\ir1|ir_out\(3) & (\inst1|Mux28~1_combout\)) # (!\ir1|ir_out\(3) & ((\ir1|ir_out\(5) & ((\inst1|result2~0_combout\))) # (!\ir1|ir_out\(5) & (\inst1|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(3),
	datab => \inst1|Mux28~1_combout\,
	datac => \ir1|ir_out\(5),
	datad => \inst1|result2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux28~2_combout\);

-- Location: LC_X12_Y8_N6
\inst1|result[7]~77\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[7]~77_combout\ = (\inst1|Add2~50_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Add3~50_combout\ & \inst1|Equal9~0\)))) # (!\inst1|Add2~50_combout\ & (((\inst1|Add3~50_combout\ & \inst1|Equal9~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~50_combout\,
	datab => \inst1|Equal8~0\,
	datac => \inst1|Add3~50_combout\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[7]~77_combout\);

-- Location: LC_X14_Y12_N5
\inst1|result[7]~78\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[7]~78_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|Equal4~2_combout\ & ((\ir1|ir_out\(7)))) # (!\inst1|Equal4~2_combout\ & (\inst1|result[7]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst1|Equal4~2_combout\,
	datac => \inst1|result[7]~77_combout\,
	datad => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[7]~78_combout\);

-- Location: LC_X14_Y12_N7
\inst1|Mux8~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~2_combout\ = (\inst20|b_out\(7) & ((\ir1|ir_out\(4) & (!\ir1|ir_out\(6))) # (!\ir1|ir_out\(4) & ((!\inst20|a_out\(7)))))) # (!\inst20|b_out\(7) & (\inst20|a_out\(7) & (\ir1|ir_out\(6) $ (\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "342a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(7),
	datab => \ir1|ir_out\(6),
	datac => \ir1|ir_out\(4),
	datad => \inst20|a_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~2_combout\);

-- Location: LC_X14_Y12_N9
\inst1|Mux8~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~4_combout\ = (\ir1|ir_out\(7) & ((\ir1|ir_out\(5)) # ((\inst1|Mux8~2_combout\)))) # (!\ir1|ir_out\(7) & (((\ir1|ir_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "facc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \ir1|ir_out\(6),
	datac => \inst1|Mux8~2_combout\,
	datad => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~4_combout\);

-- Location: LC_X14_Y12_N0
\inst1|Mux8~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~0_combout\ = ((\ir1|ir_out\(4) & (\inst1|Add1~40_combout\)) # (!\ir1|ir_out\(4) & ((\inst1|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Add1~40_combout\,
	datac => \ir1|ir_out\(4),
	datad => \inst1|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~0_combout\);

-- Location: LC_X14_Y12_N8
\inst1|Mux8~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~3_combout\ = (\ir1|ir_out\(6) & (!\ir1|ir_out\(5) & (\inst1|Mux8~2_combout\ $ (\ir1|ir_out\(7))))) # (!\ir1|ir_out\(6) & ((\ir1|ir_out\(7) $ (\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "036c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux8~2_combout\,
	datab => \ir1|ir_out\(7),
	datac => \ir1|ir_out\(6),
	datad => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~3_combout\);

-- Location: LC_X14_Y12_N1
\inst1|Mux8~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~1_combout\ = (\ir1|ir_out\(4) & ((\inst20|a_out\(7)) # ((\inst20|b_out\(7) & !\ir1|ir_out\(6))))) # (!\ir1|ir_out\(4) & (\inst20|b_out\(7) & (!\ir1|ir_out\(6) & \inst20|a_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f220",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(7),
	datab => \ir1|ir_out\(6),
	datac => \ir1|ir_out\(4),
	datad => \inst20|a_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~1_combout\);

-- Location: LC_X14_Y12_N6
\inst1|Mux8~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|Mux8~5_combout\ = (\inst1|Mux8~3_combout\ & (\inst1|Mux8~4_combout\ $ (((\inst1|Mux8~1_combout\))))) # (!\inst1|Mux8~3_combout\ & (!\inst1|Mux8~4_combout\ & (\inst1|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "54a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux8~4_combout\,
	datab => \inst1|Mux8~0_combout\,
	datac => \inst1|Mux8~3_combout\,
	datad => \inst1|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Mux8~5_combout\);

-- Location: LC_X14_Y12_N2
\inst1|result[7]~79\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[7]~79_combout\ = (\ir1|ir_out\(15) & (\inst1|Mux8~5_combout\ & ((\ir1|ir_out\(14))))) # (!\ir1|ir_out\(15) & (((\inst1|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux8~5_combout\,
	datab => \inst1|Add2~50_combout\,
	datac => \ir1|ir_out\(15),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[7]~79_combout\);

-- Location: LC_X14_Y12_N3
\inst1|result[7]~80\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[7]~80_combout\ = (\inst|always0~0_combout\ & (((\inst1|Add1~40_combout\)))) # (!\inst|always0~0_combout\ & ((\inst1|result[7]~78_combout\) # ((\inst1|result[7]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|always0~0_combout\,
	datab => \inst1|result[7]~78_combout\,
	datac => \inst1|Add1~40_combout\,
	datad => \inst1|result[7]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[7]~80_combout\);

-- Location: LC_X14_Y12_N4
\inst1|result[7]~81\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[7]~81_combout\ = (\inst1|always2~0_combout\ & (\inst1|Mux28~2_combout\)) # (!\inst1|always2~0_combout\ & (((\inst1|result[7]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|always2~0_combout\,
	datab => \inst1|Mux28~2_combout\,
	datad => \inst1|result[7]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[7]~81_combout\);

-- Location: LC_X20_Y9_N5
\inst6|Mux8~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux8~1_combout\ = (\inst6|Mux8~0\ & (((\inst7|out_rf\(119))) # (!\ir1|ir_out\(11)))) # (!\inst6|Mux8~0\ & (\ir1|ir_out\(11) & (\inst7|out_rf\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux8~0\,
	datab => \ir1|ir_out\(11),
	datac => \inst7|out_rf\(87),
	datad => \inst7|out_rf\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux8~1_combout\);

-- Location: LC_X19_Y8_N4
\inst20|a_out[7]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(7) = DFFEAS((\ir1|ir_out\(13) & (\inst6|Mux8~1_combout\)) # (!\ir1|ir_out\(13) & (((\inst6|Mux8~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux8~1_combout\,
	datab => \ir1|ir_out\(13),
	datac => \inst6|Mux8~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(7));

-- Location: LC_X19_Y8_N1
\inst18|data[7]~8\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[7]~8_combout\ = (\ir1|ir_out\(14) & (\inst20|a_out\(7) & (\inst18|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \inst20|a_out\(7),
	datac => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[7]~8_combout\);

-- Location: LC_X20_Y4_N4
\mul7reg1|mul7reg_out[7]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[7]~8\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[7])))) # (!\phase_counter1|out_phase\(1) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[7]~8\,
	regout => \mul7reg1|mul7reg_out\(7));

-- Location: LC_X20_Y4_N9
\ir1|ir_out[7]\ : cyclone_lcell
-- Equation(s):
-- \inst1|v1~0\ = (\ir1|ir_out\(14) & (!\ir1|ir_out\(5) & (!U1_ir_out[7] & \ir1|ir_out\(15))))
-- \ir1|ir_out\(7) = DFFEAS(\inst1|v1~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[7]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(14),
	datab => \ir1|ir_out\(5),
	datac => \inst12|mul7out[7]~8\,
	datad => \ir1|ir_out\(15),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|v1~0\,
	regout => \ir1|ir_out\(7));

-- Location: LC_X20_Y11_N9
\inst10|result[12]~31\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~31_combout\ = ((\inst10|result[12]~30_combout\ & ((!\inst1|v1~0\) # (!\ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datac => \inst1|v1~0\,
	datad => \inst10|result[12]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~31_combout\);

-- Location: LC_X15_Y5_N1
\inst10|result[12]~32\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~32_combout\ = (\inst10|result[12]~31_combout\ & (((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5))) # (!\ir1|ir_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(5),
	datac => \hlt_dff|always0~2\,
	datad => \inst10|result[12]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~32_combout\);

-- Location: LC_X12_Y6_N4
\inst10|result[14]~33\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~33_combout\ = (\inst1|result[11]~89_combout\ & (((\inst1|work2~28_combout\ & \inst1|result[11]~88_combout\)))) # (!\inst1|result[11]~89_combout\ & ((\inst1|work2~29_combout\) # ((!\inst1|result[11]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e233",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~29_combout\,
	datab => \inst1|result[11]~89_combout\,
	datac => \inst1|work2~28_combout\,
	datad => \inst1|result[11]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~33_combout\);

-- Location: LC_X12_Y6_N3
\inst10|result[14]~34\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~34_combout\ = (\inst1|result[11]~23_combout\ & ((\inst10|result[14]~33_combout\ & (\inst1|work2~27_combout\)) # (!\inst10|result[14]~33_combout\ & ((\inst20|b_out\(15)))))) # (!\inst1|result[11]~23_combout\ & 
-- (((\inst10|result[14]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~23_combout\,
	datab => \inst1|work2~27_combout\,
	datac => \inst10|result[14]~33_combout\,
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~34_combout\);

-- Location: LC_X12_Y6_N9
\inst10|result[14]~35\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~35_combout\ = (\inst1|result[11]~100_combout\ & (((!\inst1|result[11]~87_combout\ & \inst10|result[14]~34_combout\)))) # (!\inst1|result[11]~100_combout\ & ((\inst1|Add1~75_combout\) # ((\inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5e54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|Add1~75_combout\,
	datac => \inst1|result[11]~87_combout\,
	datad => \inst10|result[14]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~35_combout\);

-- Location: LC_X12_Y6_N6
\inst10|result[14]~36\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~36_combout\ = (\inst1|result[11]~87_combout\ & ((\inst10|result[14]~35_combout\ & ((\inst1|work2~26_combout\))) # (!\inst10|result[14]~35_combout\ & (\inst1|work2~24_combout\)))) # (!\inst1|result[11]~87_combout\ & 
-- (((\inst10|result[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~24_combout\,
	datab => \inst1|result[11]~87_combout\,
	datac => \inst10|result[14]~35_combout\,
	datad => \inst1|work2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~36_combout\);

-- Location: LC_X20_Y6_N6
\inst10|result[14]~37\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~37_combout\ = (\ir1|ir_out\(15) & (((!\inst10|result[12]~31_combout\ & \inst10|result[14]~36_combout\)))) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(14)) # ((\inst10|result[12]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3e32",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datab => \ir1|ir_out\(15),
	datac => \inst10|result[12]~31_combout\,
	datad => \inst10|result[14]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~37_combout\);

-- Location: LC_X20_Y6_N7
\inst7|out_rf[94]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result\(14) = (\inst10|result[12]~32_combout\ & ((\inst10|result[14]~37_combout\ & ((\inst1|Add2~10_combout\))) # (!\inst10|result[14]~37_combout\ & (\inst10|result[14]~29_combout\)))) # (!\inst10|result[12]~32_combout\ & 
-- (((\inst10|result[14]~37_combout\))))
-- \inst7|out_rf\(94) = DFFEAS(\inst10|result\(14), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[14]~29_combout\,
	datab => \inst10|result[12]~32_combout\,
	datac => \inst1|Add2~10_combout\,
	datad => \inst10|result[14]~37_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result\(14),
	regout => \inst7|out_rf\(94));

-- Location: LC_X20_Y7_N1
\inst7|out_rf[78]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux1~0\ = (\ir1|ir_out\(11) & (((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & (\inst7|out_rf\(110))) # (!\ir1|ir_out\(12) & ((K1_out_rf[78])))))
-- \inst7|out_rf\(78) = DFFEAS(\inst6|Mux1~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(110),
	datac => \inst10|result\(14),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux1~0\,
	regout => \inst7|out_rf\(78));

-- Location: LC_X20_Y7_N3
\inst7|out_rf[126]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux17~1\ = (\inst6|Mux17~0\ & (((K1_out_rf[126]) # (!\ir1|ir_out\(8))))) # (!\inst6|Mux17~0\ & (\inst7|out_rf\(94) & ((\ir1|ir_out\(8)))))
-- \inst7|out_rf\(126) = DFFEAS(\inst6|Mux17~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux17~0\,
	datab => \inst7|out_rf\(94),
	datac => \inst10|result\(14),
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux17~1\,
	regout => \inst7|out_rf\(126));

-- Location: LC_X20_Y7_N5
\inst6|Mux1~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux1~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux1~0\ & ((\inst7|out_rf\(126)))) # (!\inst6|Mux1~0\ & (\inst7|out_rf\(94))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux1~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(94),
	datac => \inst6|Mux1~0\,
	datad => \inst7|out_rf\(126),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux1~1_combout\);

-- Location: LC_X21_Y7_N3
\inst7|out_rf[14]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux1~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(30)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[14] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(14) = DFFEAS(\inst6|Mux1~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(30),
	datac => \inst10|result\(14),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux1~2\,
	regout => \inst7|out_rf\(14));

-- Location: LC_X21_Y7_N0
\inst7|out_rf[30]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux17~2\ = (\ir1|ir_out\(8) & ((\ir1|ir_out\(9)) # ((K1_out_rf[30])))) # (!\ir1|ir_out\(8) & (!\ir1|ir_out\(9) & ((\inst7|out_rf\(14)))))
-- \inst7|out_rf\(30) = DFFEAS(\inst6|Mux17~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result\(14),
	datad => \inst7|out_rf\(14),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux17~2\,
	regout => \inst7|out_rf\(30));

-- Location: LC_X21_Y6_N8
\inst7|out_rf[62]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux1~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux1~2\ & (K1_out_rf[62])) # (!\inst6|Mux1~2\ & ((\inst7|out_rf\(46)))))) # (!\ir1|ir_out\(12) & (\inst6|Mux1~2\))
-- \inst7|out_rf\(62) = DFFEAS(\inst6|Mux1~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \inst6|Mux1~2\,
	datac => \inst10|result\(14),
	datad => \inst7|out_rf\(46),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux1~3\,
	regout => \inst7|out_rf\(62));

-- Location: LC_X21_Y6_N3
\inst7|out_rf[46]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux17~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux17~2\ & (\inst7|out_rf\(62))) # (!\inst6|Mux17~2\ & ((K1_out_rf[46]))))) # (!\ir1|ir_out\(9) & (((\inst6|Mux17~2\))))
-- \inst7|out_rf\(46) = DFFEAS(\inst6|Mux17~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(62),
	datac => \inst10|result\(14),
	datad => \inst6|Mux17~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux17~3\,
	regout => \inst7|out_rf\(46));

-- Location: LC_X19_Y8_N2
\inst20|a_out[14]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(14) = DFFEAS((\ir1|ir_out\(13) & (\inst6|Mux1~1_combout\)) # (!\ir1|ir_out\(13) & (((\inst6|Mux1~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux1~1_combout\,
	datab => \ir1|ir_out\(13),
	datad => \inst6|Mux1~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(14));

-- Location: LC_X15_Y7_N2
\inst1|x~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~11_combout\ = \inst20|a_out\(14) $ ((((\inst20|b_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(14),
	datad => \inst20|b_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~11_combout\);

-- Location: LC_X15_Y7_N6
\inst10|result[14]~25\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~25_combout\ = (\inst1|result[2]~29\ & (\inst1|x~11_combout\ & ((\inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & (((\inst1|Add0~75_combout\) # (!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b833",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|x~11_combout\,
	datab => \inst1|result[2]~29\,
	datac => \inst1|Add0~75_combout\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~25_combout\);

-- Location: LC_X15_Y7_N4
\inst10|result[14]~26\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~26_combout\ = (\inst10|result[14]~25_combout\ & (((\inst20|b_out\(14) & \inst20|a_out\(14))) # (!\inst1|result[2]~2_combout\))) # (!\inst10|result[14]~25_combout\ & (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(14)) # 
-- (\inst20|a_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[14]~25_combout\,
	datab => \inst20|b_out\(14),
	datac => \inst1|result[2]~2_combout\,
	datad => \inst20|a_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~26_combout\);

-- Location: LC_X15_Y8_N5
\inst10|result[14]~27\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~27_combout\ = (\inst1|Add2~10_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Equal9~0\ & \inst1|Add3~10_combout\)))) # (!\inst1|Add2~10_combout\ & (\inst1|Equal9~0\ & ((\inst1|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~10_combout\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Add3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~27_combout\);

-- Location: LC_X16_Y6_N4
\inst10|result[14]~78\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~78_combout\ = (\ir1|ir_out\(15) & (!\ir1|ir_out\(14) & (\inst10|result[14]~27_combout\ & !\inst1|Equal4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \ir1|ir_out\(14),
	datac => \inst10|result[14]~27_combout\,
	datad => \inst1|Equal4~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~78_combout\);

-- Location: LC_X16_Y6_N9
\inst10|result[14]~28\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~28_combout\ = (\inst1|result[2]~26\ & (\inst10|result[14]~26_combout\ & ((!\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & (((\inst10|result[14]~78_combout\) # (\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0fac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[14]~26_combout\,
	datab => \inst10|result[14]~78_combout\,
	datac => \inst1|result[2]~26\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~28_combout\);

-- Location: LC_X16_Y6_N5
\inst10|result[14]~24\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~24_combout\ = (((!\ir1|ir_out\(4) & \inst20|b_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(4),
	datad => \inst20|b_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~24_combout\);

-- Location: LC_X16_Y6_N6
\inst10|result[14]~29\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[14]~29_combout\ = (\inst10|result[14]~28_combout\ & ((\inst10|result[14]~24_combout\) # ((!\inst1|result[2]~27\)))) # (!\inst10|result[14]~28_combout\ & (((\inst1|result[2]~27\ & \inst20|a_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[14]~28_combout\,
	datab => \inst10|result[14]~24_combout\,
	datac => \inst1|result[2]~27\,
	datad => \inst20|a_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[14]~29_combout\);

-- Location: LC_X20_Y6_N9
\inst7|out_rf[110]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux17~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[110]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(78) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(110) = DFFEAS(\inst6|Mux17~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(78),
	datac => \inst10|result\(14),
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux17~0\,
	regout => \inst7|out_rf\(110));

-- Location: LC_X19_Y6_N8
\inst20|b_out[14]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(14) = DFFEAS(((\ir1|ir_out\(10) & (\inst6|Mux17~1\)) # (!\ir1|ir_out\(10) & ((\inst6|Mux17~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux17~1\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux17~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(14));

-- Location: LC_X11_Y11_N4
\inst1|work2~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~9_combout\ = (\ir1|ir_out\(1) & (((\inst20|b_out\(15))))) # (!\ir1|ir_out\(1) & ((\ir1|ir_out\(0) & ((\inst20|b_out\(15)))) # (!\ir1|ir_out\(0) & (\inst20|b_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(14),
	datab => \ir1|ir_out\(1),
	datac => \ir1|ir_out\(0),
	datad => \inst20|b_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~9_combout\);

-- Location: LC_X13_Y6_N6
\inst1|work2~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~10_combout\ = ((\ir1|ir_out\(2) & (\inst1|work2~9_combout\)) # (!\ir1|ir_out\(2) & ((\inst1|work1~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~9_combout\,
	datac => \inst1|work1~38\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~10_combout\);

-- Location: LC_X11_Y6_N9
\inst1|result[2]~17\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~17_combout\ = (\inst1|result[2]~16\ & ((\inst1|result[2]~15\) # ((\inst1|work2~15_combout\)))) # (!\inst1|result[2]~16\ & (!\inst1|result[2]~15\ & ((\inst1|work0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~16\,
	datab => \inst1|result[2]~15\,
	datac => \inst1|work2~15_combout\,
	datad => \inst1|work0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~17_combout\);

-- Location: LC_X11_Y6_N3
\inst1|result[2]~18\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~18_combout\ = (\inst1|result[2]~17_combout\ & (((\inst1|work1~43_combout\) # (!\inst1|result[2]~15\)))) # (!\inst1|result[2]~17_combout\ & (\inst1|work0~1_combout\ & ((\inst1|result[2]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~17_combout\,
	datab => \inst1|work0~1_combout\,
	datac => \inst1|work1~43_combout\,
	datad => \inst1|result[2]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~18_combout\);

-- Location: LC_X11_Y6_N4
\inst1|result[2]~21\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~21_combout\ = (\inst1|result[2]~20_combout\ & ((\inst1|result[2]~18_combout\) # ((!\inst1|result[2]~19_combout\)))) # (!\inst1|result[2]~20_combout\ & (((\inst1|work2~14_combout\ & \inst1|result[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~20_combout\,
	datab => \inst1|result[2]~18_combout\,
	datac => \inst1|work2~14_combout\,
	datad => \inst1|result[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~21_combout\);

-- Location: LC_X13_Y6_N1
\inst1|result[2]~22\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~22_combout\ = (\inst1|result[2]~21_combout\ & ((\inst1|work2~12_combout\) # ((!\inst1|Mux14~0_combout\)))) # (!\inst1|result[2]~21_combout\ & (((\inst1|Mux14~0_combout\ & \inst1|work2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~21_combout\,
	datab => \inst1|work2~12_combout\,
	datac => \inst1|Mux14~0_combout\,
	datad => \inst1|work2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~22_combout\);

-- Location: LC_X13_Y6_N7
\inst1|result[2]~24\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~24_combout\ = (\ir1|ir_out\(3) & ((\inst1|result[11]~23_combout\ & (\inst1|work2~10_combout\)) # (!\inst1|result[11]~23_combout\ & ((\inst1|result[2]~22_combout\))))) # (!\ir1|ir_out\(3) & (((\inst1|result[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~10_combout\,
	datab => \ir1|ir_out\(3),
	datac => \inst1|result[11]~23_combout\,
	datad => \inst1|result[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~24_combout\);

-- Location: LC_X12_Y10_N3
\inst1|result[2]~25\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~25_combout\ = ((\inst20|b_out\(2) & (!\ir1|ir_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(2),
	datac => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~25_combout\);

-- Location: LC_X12_Y10_N6
\inst1|result[2]~30\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~30_combout\ = (\inst1|result[2]~28\ & ((\inst1|result[2]~29\ & ((\inst1|x~1_combout\))) # (!\inst1|result[2]~29\ & (\inst1|Add0~15_combout\)))) # (!\inst1|result[2]~28\ & (((!\inst1|result[2]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0bb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~15_combout\,
	datab => \inst1|result[2]~28\,
	datac => \inst1|x~1_combout\,
	datad => \inst1|result[2]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~30_combout\);

-- Location: LC_X12_Y10_N0
\inst1|result[2]~31\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~31_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|a_out\(2) & ((\inst20|b_out\(2)) # (!\inst1|result[2]~30_combout\))) # (!\inst20|a_out\(2) & (\inst20|b_out\(2) & !\inst1|result[2]~30_combout\)))) # (!\inst1|result[2]~2_combout\ & 
-- (((\inst1|result[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8fe0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(2),
	datab => \inst20|b_out\(2),
	datac => \inst1|result[2]~2_combout\,
	datad => \inst1|result[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~31_combout\);

-- Location: LC_X12_Y10_N8
\inst1|result[2]~32\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~32_combout\ = (\inst1|result[2]~26\ & (\inst1|result[2]~31_combout\ & ((!\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & (((\inst1|Add2~25_combout\) # (\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~26\,
	datab => \inst1|result[2]~31_combout\,
	datac => \inst1|Add2~25_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~32_combout\);

-- Location: LC_X12_Y10_N9
\inst1|result[2]~33\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~33_combout\ = (\inst1|result[2]~27\ & ((\inst1|result[2]~32_combout\ & (\inst1|result[2]~25_combout\)) # (!\inst1|result[2]~32_combout\ & ((\inst20|a_out\(2)))))) # (!\inst1|result[2]~27\ & (((\inst1|result[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~27\,
	datab => \inst1|result[2]~25_combout\,
	datac => \inst20|a_out\(2),
	datad => \inst1|result[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~33_combout\);

-- Location: LC_X12_Y10_N4
\inst1|result[2]~34\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~34_combout\ = ((\inst1|result[2]~33_combout\ & ((!\hlt_dff|always0~2\) # (!\ir1|ir_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(5),
	datac => \inst1|result[2]~33_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~34_combout\);

-- Location: LC_X13_Y6_N3
\inst1|result[2]~36\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~36_combout\ = (\inst1|Equal4~0_combout\ & (((\inst1|result[2]~35_combout\)))) # (!\inst1|Equal4~0_combout\ & ((\inst1|result[2]~35_combout\ & (\inst1|Add1~15_combout\)) # (!\inst1|result[2]~35_combout\ & 
-- ((\inst1|result[2]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst1|Add1~15_combout\,
	datac => \inst1|result[2]~34_combout\,
	datad => \inst1|result[2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~36_combout\);

-- Location: LC_X12_Y8_N8
\inst1|Selector13~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Selector13~0_combout\ = (\inst1|Add2~25_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Add3~20_combout\ & \inst1|Equal9~0\)))) # (!\inst1|Add2~25_combout\ & (\inst1|Add3~20_combout\ & ((\inst1|Equal9~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~25_combout\,
	datab => \inst1|Add3~20_combout\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Equal9~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Selector13~0_combout\);

-- Location: LC_X13_Y6_N8
\inst1|result[2]~37\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~37_combout\ = (\inst1|Equal4~0_combout\ & ((\inst1|result[2]~36_combout\ & ((\ir1|ir_out\(2)))) # (!\inst1|result[2]~36_combout\ & (\inst1|Selector13~0_combout\)))) # (!\inst1|Equal4~0_combout\ & (\inst1|result[2]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~0_combout\,
	datab => \inst1|result[2]~36_combout\,
	datac => \inst1|Selector13~0_combout\,
	datad => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~37_combout\);

-- Location: LC_X13_Y6_N9
\inst1|result[2]~38\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[2]~38_combout\ = ((\inst1|always2~0_combout\ & (\inst1|result[2]~24_combout\)) # (!\inst1|always2~0_combout\ & ((\inst1|result[2]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|always2~0_combout\,
	datac => \inst1|result[2]~24_combout\,
	datad => \inst1|result[2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[2]~38_combout\);

-- Location: LC_X22_Y8_N8
\inst7|out_rf[50]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux13~3\ = (\ir1|ir_out\(12) & ((\inst6|Mux13~2\ & ((K1_out_rf[50]))) # (!\inst6|Mux13~2\ & (\inst7|out_rf\(34))))) # (!\ir1|ir_out\(12) & (((\inst6|Mux13~2\))))
-- \inst7|out_rf\(50) = DFFEAS(\inst6|Mux13~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result[2]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst7|out_rf\(34),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result[2]~87\,
	datad => \inst6|Mux13~2\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux13~3\,
	regout => \inst7|out_rf\(50));

-- Location: LC_X21_Y9_N2
\inst6|Mux13~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux13~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux13~0\ & (\inst7|out_rf\(114))) # (!\inst6|Mux13~0\ & ((\inst7|out_rf\(82)))))) # (!\ir1|ir_out\(11) & (\inst6|Mux13~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst6|Mux13~0\,
	datac => \inst7|out_rf\(114),
	datad => \inst7|out_rf\(82),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux13~1_combout\);

-- Location: LC_X16_Y9_N8
\inst20|a_out[2]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(2) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux13~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux13~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux13~3\,
	datac => \ir1|ir_out\(13),
	datad => \inst6|Mux13~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(2));

-- Location: LC_X16_Y10_N0
\inst18|data[2]~13\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[2]~13_combout\ = (\inst20|a_out\(2) & (((\ir1|ir_out\(14) & \inst18|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(2),
	datac => \ir1|ir_out\(14),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[2]~13_combout\);

-- Location: LC_X15_Y4_N9
\mul7reg1|mul7reg_out[2]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[2]~13\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[2])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[2]~13\,
	regout => \mul7reg1|mul7reg_out\(2));

-- Location: LC_X11_Y11_N5
\inst1|Equal10~0\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal10~0_combout\ = (!\ir1|ir_out\(2) & (!\ir1|ir_out\(0) & (!\ir1|ir_out\(3) & !\ir1|ir_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(2),
	datab => \ir1|ir_out\(0),
	datac => \ir1|ir_out\(3),
	datad => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal10~0_combout\);

-- Location: LC_X15_Y4_N2
\mul7reg1|mul7reg_out[9]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[9]~6\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[9])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[9]~6\,
	regout => \mul7reg1|mul7reg_out\(9));

-- Location: LC_X15_Y4_N3
\ir1|ir_out[9]\ : cyclone_lcell
-- Equation(s):
-- \inst10|always1~0\ = (\ir1|ir_out\(8)) # ((\ir1|ir_out\(4)) # ((U1_ir_out[9]) # (\ir1|ir_out\(5))))
-- \ir1|ir_out\(9) = DFFEAS(\inst10|always1~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[9]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(4),
	datac => \inst12|mul7out[9]~6\,
	datad => \ir1|ir_out\(5),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|always1~0\,
	regout => \ir1|ir_out\(9));

-- Location: LC_X21_Y4_N2
\inst10|rf_enable~0\ : cyclone_lcell
-- Equation(s):
-- \inst10|rf_enable~0_combout\ = (!\inst19|Equal0~0_combout\ & (((\inst10|always1~0\) # (\inst10|always1~1\)) # (!\inst1|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5551",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|Equal0~0_combout\,
	datab => \inst1|Equal10~0_combout\,
	datac => \inst10|always1~0\,
	datad => \inst10|always1~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|rf_enable~0_combout\);

-- Location: LC_X21_Y4_N3
\inst10|rf_enable~4\ : cyclone_lcell
-- Equation(s):
-- \inst10|rf_enable~4_combout\ = (\phase_counter1|out_phase\(1) & ((\inst10|rf_enable~1_combout\) # ((\inst10|rf_enable~3_combout\) # (\inst10|rf_enable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~1_combout\,
	datab => \phase_counter1|out_phase\(1),
	datac => \inst10|rf_enable~3_combout\,
	datad => \inst10|rf_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|rf_enable~4_combout\);

-- Location: LC_X22_Y7_N1
\inst7|Decoder0~6\ : cyclone_lcell
-- Equation(s):
-- \inst7|Decoder0~6_combout\ = (\inst10|rf_enable~4_combout\ & (!\inst19|dest[2]~2_combout\ & (!\inst19|dest[1]~1_combout\ & !\inst19|dest[0]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|rf_enable~4_combout\,
	datab => \inst19|dest[2]~2_combout\,
	datac => \inst19|dest[1]~1_combout\,
	datad => \inst19|dest[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst7|Decoder0~6_combout\);

-- Location: LC_X21_Y7_N1
\inst7|out_rf[13]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux2~2\ = (\ir1|ir_out\(11) & ((\inst7|out_rf\(29)) # ((\ir1|ir_out\(12))))) # (!\ir1|ir_out\(11) & (((K1_out_rf[13] & !\ir1|ir_out\(12)))))
-- \inst7|out_rf\(13) = DFFEAS(\inst6|Mux2~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~6_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(29),
	datac => \inst10|result\(13),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux2~2\,
	regout => \inst7|out_rf\(13));

-- Location: LC_X21_Y7_N4
\inst7|out_rf[29]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux18~2\ = (\ir1|ir_out\(8) & ((\ir1|ir_out\(9)) # ((K1_out_rf[29])))) # (!\ir1|ir_out\(8) & (!\ir1|ir_out\(9) & ((\inst7|out_rf\(13)))))
-- \inst7|out_rf\(29) = DFFEAS(\inst6|Mux18~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~5_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result\(13),
	datad => \inst7|out_rf\(13),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux18~2\,
	regout => \inst7|out_rf\(29));

-- Location: LC_X21_Y6_N0
\inst7|out_rf[61]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux2~3\ = (\inst6|Mux2~2\ & (((K1_out_rf[61]) # (!\ir1|ir_out\(12))))) # (!\inst6|Mux2~2\ & (\inst7|out_rf\(45) & ((\ir1|ir_out\(12)))))
-- \inst7|out_rf\(61) = DFFEAS(\inst6|Mux2~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~7_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux2~2\,
	datab => \inst7|out_rf\(45),
	datac => \inst10|result\(13),
	datad => \ir1|ir_out\(12),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux2~3\,
	regout => \inst7|out_rf\(61));

-- Location: LC_X21_Y6_N5
\inst7|out_rf[45]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux18~3\ = (\ir1|ir_out\(9) & ((\inst6|Mux18~2\ & ((\inst7|out_rf\(61)))) # (!\inst6|Mux18~2\ & (K1_out_rf[45])))) # (!\ir1|ir_out\(9) & (\inst6|Mux18~2\))
-- \inst7|out_rf\(45) = DFFEAS(\inst6|Mux18~3\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~4_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst6|Mux18~2\,
	datac => \inst10|result\(13),
	datad => \inst7|out_rf\(61),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux18~3\,
	regout => \inst7|out_rf\(45));

-- Location: LC_X16_Y5_N7
\inst10|result[13]~38\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~38_combout\ = (!\ir1|ir_out\(4) & (((\inst20|b_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datad => \inst20|b_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~38_combout\);

-- Location: LC_X15_Y7_N0
\inst1|x~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|x~10_combout\ = (\inst20|b_out\(13) $ (((\inst20|a_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst20|b_out\(13),
	datad => \inst20|a_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|x~10_combout\);

-- Location: LC_X15_Y7_N5
\inst10|result[13]~39\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~39_combout\ = (\inst1|result[2]~29\ & (((\inst1|x~10_combout\ & \inst1|result[2]~28\)))) # (!\inst1|result[2]~29\ & ((\inst1|Add0~70_combout\) # ((!\inst1|result[2]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~70_combout\,
	datab => \inst1|x~10_combout\,
	datac => \inst1|result[2]~29\,
	datad => \inst1|result[2]~28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~39_combout\);

-- Location: LC_X15_Y7_N3
\inst10|result[13]~40\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~40_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|a_out\(13) & ((\inst20|b_out\(13)) # (!\inst10|result[13]~39_combout\))) # (!\inst20|a_out\(13) & (\inst20|b_out\(13) & !\inst10|result[13]~39_combout\)))) # 
-- (!\inst1|result[2]~2_combout\ & (((\inst10|result[13]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b3c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(13),
	datab => \inst1|result[2]~2_combout\,
	datac => \inst20|b_out\(13),
	datad => \inst10|result[13]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~40_combout\);

-- Location: LC_X15_Y8_N4
\inst10|result[13]~41\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~41_combout\ = (\inst1|Add2~5_combout\ & ((\inst1|Equal8~0\) # ((\inst1|Equal9~0\ & \inst1|Add3~5_combout\)))) # (!\inst1|Add2~5_combout\ & (\inst1|Equal9~0\ & ((\inst1|Add3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add2~5_combout\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Equal8~0\,
	datad => \inst1|Add3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~41_combout\);

-- Location: LC_X15_Y8_N6
\inst10|result[13]~79\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~79_combout\ = (!\inst1|Equal4~1\ & (\inst10|result[13]~41_combout\ & (!\ir1|ir_out\(14) & \ir1|ir_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal4~1\,
	datab => \inst10|result[13]~41_combout\,
	datac => \ir1|ir_out\(14),
	datad => \ir1|ir_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~79_combout\);

-- Location: LC_X19_Y7_N2
\inst10|result[13]~42\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~42_combout\ = (\inst1|result[2]~26\ & (\inst10|result[13]~40_combout\ & ((!\hlt_dff|always0~2\)))) # (!\inst1|result[2]~26\ & (((\inst10|result[13]~79_combout\) # (\hlt_dff|always0~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[2]~26\,
	datab => \inst10|result[13]~40_combout\,
	datac => \inst10|result[13]~79_combout\,
	datad => \hlt_dff|always0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~42_combout\);

-- Location: LC_X19_Y7_N5
\inst10|result[13]~43\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~43_combout\ = (\inst10|result[13]~42_combout\ & ((\inst10|result[13]~38_combout\) # ((!\inst1|result[2]~27\)))) # (!\inst10|result[13]~42_combout\ & (((\inst20|a_out\(13) & \inst1|result[2]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|result[13]~38_combout\,
	datab => \inst20|a_out\(13),
	datac => \inst10|result[13]~42_combout\,
	datad => \inst1|result[2]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~43_combout\);

-- Location: LC_X19_Y7_N7
\inst7|out_rf[93]\ : cyclone_lcell
-- Equation(s):
-- \inst10|result\(13) = (\inst10|result[13]~48_combout\ & (((\inst1|Add2~5_combout\)) # (!\inst10|result[12]~32_combout\))) # (!\inst10|result[13]~48_combout\ & (\inst10|result[12]~32_combout\ & ((\inst10|result[13]~43_combout\))))
-- \inst7|out_rf\(93) = DFFEAS(\inst10|result\(13), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst10|result[13]~48_combout\,
	datab => \inst10|result[12]~32_combout\,
	datac => \inst1|Add2~5_combout\,
	datad => \inst10|result[13]~43_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \inst7|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result\(13),
	regout => \inst7|out_rf\(93));

-- Location: LC_X20_Y7_N9
\inst7|out_rf[125]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux18~1\ = (\inst6|Mux18~0\ & (((K1_out_rf[125]) # (!\ir1|ir_out\(8))))) # (!\inst6|Mux18~0\ & (\inst7|out_rf\(93) & ((\ir1|ir_out\(8)))))
-- \inst7|out_rf\(125) = DFFEAS(\inst6|Mux18~1\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~3_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux18~0\,
	datab => \inst7|out_rf\(93),
	datac => \inst10|result\(13),
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux18~1\,
	regout => \inst7|out_rf\(125));

-- Location: LC_X20_Y7_N6
\inst7|out_rf[77]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux2~0\ = (\ir1|ir_out\(11) & (\ir1|ir_out\(12))) # (!\ir1|ir_out\(11) & ((\ir1|ir_out\(12) & ((\inst7|out_rf\(109)))) # (!\ir1|ir_out\(12) & (K1_out_rf[77]))))
-- \inst7|out_rf\(77) = DFFEAS(\inst6|Mux2~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(11),
	datab => \ir1|ir_out\(12),
	datac => \inst10|result\(13),
	datad => \inst7|out_rf\(109),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux2~0\,
	regout => \inst7|out_rf\(77));

-- Location: LC_X19_Y7_N4
\inst7|out_rf[109]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux18~0\ = (\ir1|ir_out\(8) & (\ir1|ir_out\(9))) # (!\ir1|ir_out\(8) & ((\ir1|ir_out\(9) & (K1_out_rf[109])) # (!\ir1|ir_out\(9) & ((\inst7|out_rf\(77))))))
-- \inst7|out_rf\(109) = DFFEAS(\inst6|Mux18~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(8),
	datab => \ir1|ir_out\(9),
	datac => \inst10|result\(13),
	datad => \inst7|out_rf\(77),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux18~0\,
	regout => \inst7|out_rf\(109));

-- Location: LC_X20_Y7_N2
\inst6|Mux2~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux2~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux2~0\ & ((\inst7|out_rf\(125)))) # (!\inst6|Mux2~0\ & (\inst7|out_rf\(93))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux2~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(93),
	datac => \inst7|out_rf\(125),
	datad => \inst6|Mux2~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux2~1_combout\);

-- Location: LC_X19_Y8_N3
\inst20|a_out[13]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(13) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux2~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux2~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux2~3\,
	datac => \ir1|ir_out\(13),
	datad => \inst6|Mux2~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(13));

-- Location: LC_X19_Y8_N9
\inst18|data[13]~2\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[13]~2_combout\ = ((\inst18|wren~0_combout\ & (\ir1|ir_out\(14) & \inst20|a_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst18|wren~0_combout\,
	datac => \ir1|ir_out\(14),
	datad => \inst20|a_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[13]~2_combout\);

-- Location: LC_X13_Y5_N8
\inst10|result[13]~44\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~44_combout\ = (\inst1|result[11]~88_combout\ & ((\inst1|result[11]~89_combout\ & ((\inst1|work2~33_combout\))) # (!\inst1|result[11]~89_combout\ & (\inst1|work2~34_combout\)))) # (!\inst1|result[11]~88_combout\ & 
-- (!\inst1|result[11]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~88_combout\,
	datab => \inst1|result[11]~89_combout\,
	datac => \inst1|work2~34_combout\,
	datad => \inst1|work2~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~44_combout\);

-- Location: LC_X13_Y5_N9
\inst10|result[13]~45\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~45_combout\ = (\inst1|result[11]~23_combout\ & ((\inst10|result[13]~44_combout\ & (\inst1|work2~32_combout\)) # (!\inst10|result[13]~44_combout\ & ((\inst20|b_out\(15)))))) # (!\inst1|result[11]~23_combout\ & 
-- (((\inst10|result[13]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~32_combout\,
	datab => \inst1|result[11]~23_combout\,
	datac => \inst20|b_out\(15),
	datad => \inst10|result[13]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~45_combout\);

-- Location: LC_X19_Y4_N8
\inst10|result[13]~46\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~46_combout\ = (\inst1|result[11]~100_combout\ & (((!\inst1|result[11]~87_combout\ & \inst10|result[13]~45_combout\)))) # (!\inst1|result[11]~100_combout\ & ((\inst1|Add1~70_combout\) # ((\inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5e54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|Add1~70_combout\,
	datac => \inst1|result[11]~87_combout\,
	datad => \inst10|result[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~46_combout\);

-- Location: LC_X19_Y4_N6
\inst10|result[13]~47\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~47_combout\ = (\inst1|result[11]~87_combout\ & ((\inst10|result[13]~46_combout\ & (\inst1|work2~31_combout\)) # (!\inst10|result[13]~46_combout\ & ((\inst1|work2~30_combout\))))) # (!\inst1|result[11]~87_combout\ & 
-- (((\inst10|result[13]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~31_combout\,
	datab => \inst1|result[11]~87_combout\,
	datac => \inst1|work2~30_combout\,
	datad => \inst10|result[13]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~47_combout\);

-- Location: LC_X19_Y4_N3
\inst10|result[13]~48\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[13]~48_combout\ = (\ir1|ir_out\(15) & (((!\inst10|result[12]~31_combout\ & \inst10|result[13]~47_combout\)))) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # ((\inst10|result[12]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5e54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(15),
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \inst10|result[12]~31_combout\,
	datad => \inst10|result[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[13]~48_combout\);

-- Location: LC_X19_Y6_N0
\inst20|b_out[13]\ : cyclone_lcell
-- Equation(s):
-- \inst20|b_out\(13) = DFFEAS(((\ir1|ir_out\(10) & (\inst6|Mux18~1\)) # (!\ir1|ir_out\(10) & ((\inst6|Mux18~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux18~1\,
	datac => \ir1|ir_out\(10),
	datad => \inst6|Mux18~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|b_out\(13));

-- Location: LC_X12_Y5_N4
\inst1|work2~36\ : cyclone_lcell
-- Equation(s):
-- \inst1|work2~36_combout\ = (\ir1|ir_out\(2) & (!\ir1|ir_out\(1) & (\inst1|work2~13_combout\))) # (!\ir1|ir_out\(2) & (((\inst1|work1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(1),
	datab => \inst1|work2~13_combout\,
	datac => \ir1|ir_out\(2),
	datad => \inst1|work1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|work2~36_combout\);

-- Location: LC_X11_Y5_N3
\inst10|result[12]~55\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~55_combout\ = (\inst1|result[11]~89_combout\ & (\inst1|work2~37_combout\ & ((\inst1|result[11]~88_combout\)))) # (!\inst1|result[11]~89_combout\ & (((\inst1|work2~39_combout\) # (!\inst1|result[11]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~37_combout\,
	datab => \inst1|work2~39_combout\,
	datac => \inst1|result[11]~89_combout\,
	datad => \inst1|result[11]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~55_combout\);

-- Location: LC_X11_Y5_N5
\inst10|result[12]~56\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~56_combout\ = (\inst1|result[11]~23_combout\ & ((\inst10|result[12]~55_combout\ & (\inst1|work2~38_combout\)) # (!\inst10|result[12]~55_combout\ & ((\inst20|b_out\(15)))))) # (!\inst1|result[11]~23_combout\ & 
-- (((\inst10|result[12]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~38_combout\,
	datab => \inst1|result[11]~23_combout\,
	datac => \inst20|b_out\(15),
	datad => \inst10|result[12]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~56_combout\);

-- Location: LC_X15_Y5_N8
\inst10|result[12]~57\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~57_combout\ = (\inst1|result[11]~100_combout\ & (((\inst10|result[12]~56_combout\ & !\inst1|result[11]~87_combout\)))) # (!\inst1|result[11]~100_combout\ & ((\inst1|Add1~65_combout\) # ((\inst1|result[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[11]~100_combout\,
	datab => \inst1|Add1~65_combout\,
	datac => \inst10|result[12]~56_combout\,
	datad => \inst1|result[11]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~57_combout\);

-- Location: LC_X15_Y5_N3
\inst10|result[12]~58\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~58_combout\ = (\inst1|result[11]~87_combout\ & ((\inst10|result[12]~57_combout\ & (\inst1|work2~36_combout\)) # (!\inst10|result[12]~57_combout\ & ((\inst1|work2~35_combout\))))) # (!\inst1|result[11]~87_combout\ & 
-- (((\inst10|result[12]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|work2~36_combout\,
	datab => \inst1|result[11]~87_combout\,
	datac => \inst10|result[12]~57_combout\,
	datad => \inst1|work2~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~58_combout\);

-- Location: LC_X15_Y5_N2
\inst10|result[12]~59\ : cyclone_lcell
-- Equation(s):
-- \inst10|result[12]~59_combout\ = (\ir1|ir_out\(15) & (((\inst10|result[12]~58_combout\ & !\inst10|result[12]~31_combout\)))) # (!\ir1|ir_out\(15) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(12)) # ((\inst10|result[12]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0fca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datab => \inst10|result[12]~58_combout\,
	datac => \ir1|ir_out\(15),
	datad => \inst10|result[12]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst10|result[12]~59_combout\);

-- Location: LC_X20_Y8_N7
\inst6|Mux3~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux3~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux3~0\ & ((\inst7|out_rf\(124)))) # (!\inst6|Mux3~0\ & (\inst7|out_rf\(92))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux3~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(92),
	datab => \inst7|out_rf\(124),
	datac => \ir1|ir_out\(11),
	datad => \inst6|Mux3~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux3~1_combout\);

-- Location: LC_X19_Y6_N5
\inst20|a_out[12]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(12) = DFFEAS(((\ir1|ir_out\(13) & (\inst6|Mux3~1_combout\)) # (!\ir1|ir_out\(13) & ((\inst6|Mux3~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux3~1_combout\,
	datab => \inst6|Mux3~3\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(12));

-- Location: LC_X15_Y6_N0
\inst18|data[12]~3\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[12]~3_combout\ = (\inst18|wren~0_combout\ & (((\inst20|a_out\(12) & \ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|wren~0_combout\,
	datac => \inst20|a_out\(12),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[12]~3_combout\);

-- Location: LC_X19_Y4_N2
\mul7reg1|mul7reg_out[12]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[12]~3\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[12])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[12]~3\,
	regout => \mul7reg1|mul7reg_out\(12));

-- Location: LC_X19_Y9_N3
\inst7|out_rf[104]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux23~0\ = (\ir1|ir_out\(9) & (((K1_out_rf[104]) # (\ir1|ir_out\(8))))) # (!\ir1|ir_out\(9) & (\inst7|out_rf\(72) & ((!\ir1|ir_out\(8)))))
-- \inst7|out_rf\(104) = DFFEAS(\inst6|Mux23~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~1_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(9),
	datab => \inst7|out_rf\(72),
	datac => \inst10|result[8]~84\,
	datad => \ir1|ir_out\(8),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux23~0\,
	regout => \inst7|out_rf\(104));

-- Location: LC_X20_Y9_N9
\inst7|out_rf[72]\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux7~0\ = (\ir1|ir_out\(12) & ((\inst7|out_rf\(104)) # ((\ir1|ir_out\(11))))) # (!\ir1|ir_out\(12) & (((K1_out_rf[72] & !\ir1|ir_out\(11)))))
-- \inst7|out_rf\(72) = DFFEAS(\inst6|Mux7~0\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \inst7|Decoder0~2_combout\, \inst10|result[8]~84\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(12),
	datab => \inst7|out_rf\(104),
	datac => \inst10|result[8]~84\,
	datad => \ir1|ir_out\(11),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \inst7|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux7~0\,
	regout => \inst7|out_rf\(72));

-- Location: LC_X20_Y9_N8
\inst6|Mux7~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux7~1_combout\ = (\ir1|ir_out\(11) & ((\inst6|Mux7~0\ & (\inst7|out_rf\(120))) # (!\inst6|Mux7~0\ & ((\inst7|out_rf\(88)))))) # (!\ir1|ir_out\(11) & (((\inst6|Mux7~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(11),
	datab => \inst7|out_rf\(120),
	datac => \inst6|Mux7~0\,
	datad => \inst7|out_rf\(88),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux7~1_combout\);

-- Location: LC_X19_Y8_N7
\inst20|a_out[8]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(8) = DFFEAS(((\ir1|ir_out\(13) & (\inst6|Mux7~1_combout\)) # (!\ir1|ir_out\(13) & ((\inst6|Mux7~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ir1|ir_out\(13),
	datac => \inst6|Mux7~1_combout\,
	datad => \inst6|Mux7~3\,
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(8));

-- Location: LC_X19_Y8_N0
\inst18|data[8]~7\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[8]~7_combout\ = (\inst20|a_out\(8) & (\inst18|wren~0_combout\ & (\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(8),
	datab => \inst18|wren~0_combout\,
	datac => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[8]~7_combout\);

-- Location: LC_X21_Y4_N6
\mul7reg1|mul7reg_out[8]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[8]~7\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[8])))) # (!\phase_counter1|out_phase\(1) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \phase_counter1|out_phase\(1),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[8]~7\,
	regout => \mul7reg1|mul7reg_out\(8));

-- Location: LC_X21_Y9_N6
\inst6|Mux4~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux4~1_combout\ = (\inst6|Mux4~0\ & (((\inst7|out_rf\(123)) # (!\ir1|ir_out\(11))))) # (!\inst6|Mux4~0\ & (\inst7|out_rf\(91) & (\ir1|ir_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(91),
	datab => \inst6|Mux4~0\,
	datac => \ir1|ir_out\(11),
	datad => \inst7|out_rf\(123),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux4~1_combout\);

-- Location: LC_X15_Y6_N9
\inst20|a_out[11]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(11) = DFFEAS(((\ir1|ir_out\(13) & ((\inst6|Mux4~1_combout\))) # (!\ir1|ir_out\(13) & (\inst6|Mux4~3\))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inst6|Mux4~3\,
	datac => \inst6|Mux4~1_combout\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(11));

-- Location: LC_X15_Y6_N6
\inst18|data[11]~4\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[11]~4_combout\ = (\inst20|a_out\(11) & (((\ir1|ir_out\(14) & \inst18|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(11),
	datac => \ir1|ir_out\(14),
	datad => \inst18|wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[11]~4_combout\);

-- Location: LC_X19_Y5_N8
\mul7reg1|mul7reg_out[11]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[11]~4\ = ((\phase_counter1|out_phase\(1) & (W1_mul7reg_out[11])) # (!\phase_counter1|out_phase\(1) & ((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[11]~4\,
	regout => \mul7reg1|mul7reg_out\(11));

-- Location: LC_X19_Y10_N1
\inst1|result[0]~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~8_combout\ = (!\ir1|ir_out\(13) & (!\ir1|ir_out\(12) & (\ir1|ir_out\(11) & !\ir1|ir_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(13),
	datab => \ir1|ir_out\(12),
	datac => \ir1|ir_out\(11),
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~8_combout\);

-- Location: LC_X15_Y10_N5
\inst1|result[0]~4\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~4_combout\ = (!\ir1|ir_out\(5) & ((\ir1|ir_out\(4) & (\inst1|Add1~5_combout\)) # (!\ir1|ir_out\(4) & ((\inst1|Add0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(4),
	datab => \ir1|ir_out\(5),
	datac => \inst1|Add1~5_combout\,
	datad => \inst1|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~4_combout\);

-- Location: LC_X15_Y10_N3
\inst1|result[0]~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~3_combout\ = (\inst1|result[2]~2_combout\ & ((\inst20|b_out\(0) & ((\inst20|a_out\(0)) # (\ir1|ir_out\(4)))) # (!\inst20|b_out\(0) & (\inst20|a_out\(0) & \ir1|ir_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|b_out\(0),
	datab => \inst20|a_out\(0),
	datac => \inst1|result[2]~2_combout\,
	datad => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~3_combout\);

-- Location: LC_X15_Y10_N0
\inst1|result[0]~1\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~1_combout\ = (\ir1|ir_out\(7) & (\ir1|ir_out\(6) & (\inst1|Mux14~0_combout\ & \inst20|a_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \ir1|ir_out\(6),
	datac => \inst1|Mux14~0_combout\,
	datad => \inst20|a_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~1_combout\);

-- Location: LC_X15_Y10_N1
\inst1|result[0]~5\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~5_combout\ = (\inst1|result[0]~1_combout\) # ((!\ir1|ir_out\(7) & ((\inst1|result[0]~4_combout\) # (\inst1|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(7),
	datab => \inst1|result[0]~4_combout\,
	datac => \inst1|result[0]~3_combout\,
	datad => \inst1|result[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~5_combout\);

-- Location: LC_X19_Y10_N2
\inst1|Equal4~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|Equal4~3_combout\ = (((!\ir1|ir_out\(11) & !\ir1|ir_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ir1|ir_out\(11),
	datad => \ir1|ir_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Equal4~3_combout\);

-- Location: LC_X19_Y10_N3
\inst1|result[0]~6\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~6_combout\ = ((\ir1|ir_out\(12) & ((\inst1|Add3~35_combout\))) # (!\ir1|ir_out\(12) & (\ir1|ir_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ir1|ir_out\(12),
	datac => \ir1|ir_out\(0),
	datad => \inst1|Add3~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~6_combout\);

-- Location: LC_X19_Y10_N5
\inst1|result[0]~7\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~7_combout\ = (\ir1|ir_out\(14) & (\inst1|result[0]~5_combout\)) # (!\ir1|ir_out\(14) & (((\inst1|Equal4~3_combout\ & \inst1|result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \inst1|result[0]~5_combout\,
	datac => \inst1|Equal4~3_combout\,
	datad => \inst1|result[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~7_combout\);

-- Location: LC_X19_Y10_N6
\inst1|result[0]~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|result[0]~9_combout\ = (\ir1|ir_out\(15) & ((\inst1|result[0]~7_combout\) # ((\inst1|result[0]~8_combout\ & \inst1|Add2~15_combout\)))) # (!\ir1|ir_out\(15) & (((\inst1|Add2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result[0]~8_combout\,
	datab => \ir1|ir_out\(15),
	datac => \inst1|Add2~15_combout\,
	datad => \inst1|result[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|result[0]~9_combout\);

-- Location: LC_X20_Y7_N7
\inst6|Mux15~1\ : cyclone_lcell
-- Equation(s):
-- \inst6|Mux15~1_combout\ = (\inst6|Mux15~0\ & (((\inst7|out_rf\(112)) # (!\ir1|ir_out\(11))))) # (!\inst6|Mux15~0\ & (\inst7|out_rf\(80) & ((\ir1|ir_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|out_rf\(80),
	datab => \inst7|out_rf\(112),
	datac => \inst6|Mux15~0\,
	datad => \ir1|ir_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst6|Mux15~1_combout\);

-- Location: LC_X19_Y6_N4
\inst20|a_out[0]\ : cyclone_lcell
-- Equation(s):
-- \inst20|a_out\(0) = DFFEAS(((\ir1|ir_out\(13) & (\inst6|Mux15~1_combout\)) # (!\ir1|ir_out\(13) & ((\inst6|Mux15~3\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(2), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inst6|Mux15~1_combout\,
	datab => \inst6|Mux15~3\,
	datad => \ir1|ir_out\(13),
	aclr => \ALT_INV_reset~combout\,
	ena => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst20|a_out\(0));

-- Location: LC_X16_Y7_N7
\inst18|data[0]~15\ : cyclone_lcell
-- Equation(s):
-- \inst18|data[0]~15_combout\ = (\inst20|a_out\(0) & (((\inst18|wren~0_combout\ & \ir1|ir_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|a_out\(0),
	datac => \inst18|wren~0_combout\,
	datad => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst18|data[0]~15_combout\);

-- Location: LC_X19_Y15_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \ram1|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	aclr => GND,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LC_X16_Y15_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout\,
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LC_X16_Y15_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LC_X20_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LC_X20_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "01dd",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LC_X11_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LC_X16_Y17_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36\);

-- Location: LC_X16_Y17_N6
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38\);

-- Location: LC_X16_Y17_N7
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40\);

-- Location: LC_X16_Y17_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9COUT1_42\);

-- Location: LC_X16_Y17_N9
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	cout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\);

-- Location: LC_X16_Y16_N0
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13COUT1_44\);

-- Location: LC_X16_Y16_N1
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~13COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15COUT1_46\);

-- Location: LC_X16_Y16_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	dataa => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~15COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17COUT1_48\);

-- Location: LC_X16_Y16_N3
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~17COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cout0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19\,
	cout1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19COUT1_50\);

-- Location: LC_X16_Y16_N4
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datac => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~11\,
	cin0 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19\,
	cin1 => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~19COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	cout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~21\);

-- Location: LC_X16_Y16_N5
\ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cin => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: LC_X16_Y14_N8
\ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datad => \ram1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	aclr => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\,
	ena => \ram1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LC_X16_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datab => \ram1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LC_X19_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LC_X16_Y15_N2
\ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ram1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LC_X15_Y4_N7
\mul7reg1|mul7reg_out[5]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[5]~10\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[5])))) # (!\phase_counter1|out_phase\(1) & (((\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datad => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[5]~10\,
	regout => \mul7reg1|mul7reg_out\(5));

-- Location: LC_X15_Y5_N9
\hlt_dff|enable\ : cyclone_lcell
-- Equation(s):
-- \hlt_dff|enable~regout\ = DFFEAS((\ir1|ir_out\(5) & (\hlt_dff|always0~2\ & (\ir1|ir_out\(6) & \ir1|ir_out\(4)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(5),
	datab => \hlt_dff|always0~2\,
	datac => \ir1|ir_out\(6),
	datad => \ir1|ir_out\(4),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \hlt_dff|enable~regout\);

-- Location: LC_X12_Y4_N4
\phase_counter1|tmp_past_phase[2]~1\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|tmp_past_phase[2]~1_combout\ = ((!\hlt_dff|enable~regout\ & ((\reset~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \hlt_dff|enable~regout\,
	datad => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \phase_counter1|tmp_past_phase[2]~1_combout\);

-- Location: LC_X12_Y4_N8
\phase_counter1|tmp_past_phase[1]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|tmp_past_phase\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \phase_counter1|tmp_past_phase[2]~1_combout\, \phase_counter1|out_phase\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \phase_counter1|out_phase\(1),
	aclr => GND,
	sload => VCC,
	ena => \phase_counter1|tmp_past_phase[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|tmp_past_phase\(1));

-- Location: LC_X12_Y4_N9
\phase_counter1|out_phase~2\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase~2_combout\ = (\phase_counter1|out_phase\(2) & (((\phase_counter1|out_phase\(1))))) # (!\phase_counter1|out_phase\(2) & (\phase_counter1|out_phase\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \phase_counter1|out_phase\(0),
	datab => \phase_counter1|out_phase\(2),
	datac => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \phase_counter1|out_phase~2_combout\);

-- Location: LC_X12_Y4_N0
\phase_counter1|out_phase[1]\ : cyclone_lcell
-- Equation(s):
-- \phase_counter1|out_phase\(1) = DFFEAS(((\hlt_dff|enable~regout\ & (\phase_counter1|tmp_past_phase\(1))) # (!\hlt_dff|enable~regout\ & ((\phase_counter1|out_phase~2_combout\)))), GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \phase_counter1|tmp_past_phase\(1),
	datac => \phase_counter1|out_phase~2_combout\,
	datad => \hlt_dff|enable~regout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \phase_counter1|out_phase\(1));

-- Location: LC_X20_Y4_N6
\mul7reg1|mul7reg_out[15]\ : cyclone_lcell
-- Equation(s):
-- \inst12|mul7out[15]~0\ = (\phase_counter1|out_phase\(1) & (((W1_mul7reg_out[15])))) # (!\phase_counter1|out_phase\(1) & (\ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \phase_counter1|out_phase\(1),
	datab => \ram1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst12|mul7out[15]~0\,
	regout => \mul7reg1|mul7reg_out\(15));

-- Location: LC_X20_Y4_N2
\ir1|ir_out[15]\ : cyclone_lcell
-- Equation(s):
-- \hlt_dff|always0~2\ = (\ir1|ir_out\(7) & (((U1_ir_out[15] & \ir1|ir_out\(14)))))
-- \ir1|ir_out\(15) = DFFEAS(\hlt_dff|always0~2\, GLOBAL(\clk~combout\), GLOBAL(\reset~combout\), , \phase_counter1|out_phase\(1), \inst12|mul7out[15]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ir1|ir_out\(7),
	datac => \inst12|mul7out[15]~0\,
	datad => \ir1|ir_out\(14),
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \hlt_dff|always0~2\,
	regout => \ir1|ir_out\(15));

-- Location: LC_X19_Y10_N8
\jcalc|jflag~3\ : cyclone_lcell
-- Equation(s):
-- \jcalc|jflag~3_combout\ = (!\ir1|ir_out\(14) & (\jcalc|jflag~2_combout\ & (\ir1|ir_out\(13) & \ir1|ir_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(14),
	datab => \jcalc|jflag~2_combout\,
	datac => \ir1|ir_out\(13),
	datad => \ir1|ir_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \jcalc|jflag~3_combout\);

-- Location: LC_X13_Y8_N8
\inst1|Add1~80\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add1~80_combout\ = ((((!\inst1|Add1~67\ & \inst1|Add1~2\) # (\inst1|Add1~67\ & \inst1|Add1~2COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Add1~67\,
	cin0 => \inst1|Add1~2\,
	cin1 => \inst1|Add1~2COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add1~80_combout\);

-- Location: LC_X10_Y8_N8
\inst1|Add3~80\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add3~80_combout\ = ((((!\inst1|Add3~77\ & \inst1|Add3~2\) # (\inst1|Add3~77\ & \inst1|Add3~2COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Add3~77\,
	cin0 => \inst1|Add3~2\,
	cin1 => \inst1|Add3~2COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add3~80_combout\);

-- Location: LC_X11_Y8_N8
\inst1|Add2~80\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add2~80_combout\ = (((!(!\inst1|Add2~77\ & \inst1|Add2~2\) # (\inst1|Add2~77\ & \inst1|Add2~2COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Add2~77\,
	cin0 => \inst1|Add2~2\,
	cin1 => \inst1|Add2~2COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add2~80_combout\);

-- Location: LC_X14_Y7_N5
\inst1|c1~10\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~10_combout\ = (\inst1|c1~12_combout\ & ((\inst1|Equal9~0\ & (\inst1|Add3~80_combout\)) # (!\inst1|Equal9~0\ & ((\inst1|Add2~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add3~80_combout\,
	datab => \inst1|Equal9~0\,
	datac => \inst1|Add2~80_combout\,
	datad => \inst1|c1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~10_combout\);

-- Location: LC_X14_Y8_N8
\inst1|Add0~80\ : cyclone_lcell
-- Equation(s):
-- \inst1|Add0~80_combout\ = (((!(!\inst1|Add0~67\ & \inst1|Add0~2\) # (\inst1|Add0~67\ & \inst1|Add0~2COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Add0~67\,
	cin0 => \inst1|Add0~2\,
	cin1 => \inst1|Add0~2COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|Add0~80_combout\);

-- Location: LC_X14_Y7_N1
\inst1|c1~8\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~8_combout\ = (\ir1|ir_out\(4) & (\inst1|Add1~80_combout\)) # (!\ir1|ir_out\(4) & (((\inst1|Add0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~80_combout\,
	datab => \inst1|Add0~80_combout\,
	datac => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~8_combout\);

-- Location: LC_X14_Y7_N0
\inst1|c1~9\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~9_combout\ = (!\ir1|ir_out\(5) & (\inst18|Equal0~0_combout\ & (!\ir1|ir_out\(6) & \inst1|c1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ir1|ir_out\(5),
	datab => \inst18|Equal0~0_combout\,
	datac => \ir1|ir_out\(6),
	datad => \inst1|c1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~9_combout\);

-- Location: LC_X14_Y7_N4
\inst1|c1~11\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~11_combout\ = (\inst1|c1~9_combout\) # ((\inst|always0~0_combout\ & (\inst1|Add1~80_combout\)) # (!\inst|always0~0_combout\ & ((\inst1|c1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~80_combout\,
	datab => \inst1|c1~10_combout\,
	datac => \inst|always0~0_combout\,
	datad => \inst1|c1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~11_combout\);

-- Location: LC_X11_Y11_N0
\inst1|c1\ : cyclone_lcell
-- Equation(s):
-- \inst1|c1~combout\ = ((GLOBAL(\inst1|s1~6_combout\) & (\inst1|c1~11_combout\)) # (!GLOBAL(\inst1|s1~6_combout\) & ((\inst1|c1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|c1~11_combout\,
	datac => \inst1|s1~6_combout\,
	datad => \inst1|c1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|c1~combout\);

-- Location: LC_X11_Y11_N9
\inst1|code[1]~2\ : cyclone_lcell
-- Equation(s):
-- \inst1|code[1]~2_combout\ = (\ir1|ir_out\(5) & (\inst1|result2~0_combout\)) # (!\ir1|ir_out\(5) & (((!\ir1|ir_out\(4) & \inst1|work2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a3a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result2~0_combout\,
	datab => \ir1|ir_out\(4),
	datac => \ir1|ir_out\(5),
	datad => \inst1|work2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|code[1]~2_combout\);

-- Location: LC_X11_Y11_N1
\inst1|code[1]~3\ : cyclone_lcell
-- Equation(s):
-- \inst1|code[1]~3_combout\ = (\inst1|always2~0_combout\ & (((\inst1|code[1]~2_combout\ & !\inst1|Equal10~0_combout\)))) # (!\inst1|always2~0_combout\ & (\inst1|c1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "44e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|always2~0_combout\,
	datab => \inst1|c1~combout\,
	datac => \inst1|code[1]~2_combout\,
	datad => \inst1|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inst1|code[1]~3_combout\);

-- Location: PIN_148,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LC_X29_Y16_N0
\auto_hub|~GND\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
;

-- Location: LC_X22_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LC_X13_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cyclone_lcell
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name1~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name1);

-- Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name2~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name2);

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name3~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name3);

-- Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name4~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name4);

-- Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name5~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name5);

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name6~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name6);

-- Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name7~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name7);

-- Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name8~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name8);

-- Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name9~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name9);

-- Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name10~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name10);

-- Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name11~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name11);

-- Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name12~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name12);

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name13~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name13);

-- Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name14~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name14);

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name15~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name15);

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name16~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ir1|ir_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name16);

-- Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name17~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \jcalc|jflag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name17);

-- Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name19~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \phase_counter1|out_phase\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name19);

-- Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name20~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \phase_counter1|out_phase\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name20);

-- Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name21~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \phase_counter1|out_phase\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name21);

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name22~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|code[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name22);

-- Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name23~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|code[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name23);

-- Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name24~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|code[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name24);

-- Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pin_name25~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|code[0]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pin_name25);

-- Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


