#ifndef __L3GD20_H__
#define __L3GD20_H__

void SPI_slaveSelect_ctrl(uint8_t state);
uint8_t Spi_sendrecv (uint8_t data);
void L3GD20_write_reg(uint8_t addr, uint8_t value);
uint8_t L3GD20_read_reg(uint8_t addr);
void L3GD20_read_reg_multi(uint8_t addr, void* data, int size);

// register addresses

#define L3GD20_WHO_AM_I      0x0F

#define L3GD20_CTRL_REG1     0x20
#define L3GD20_CTRL_REG2     0x21
#define L3GD20_CTRL_REG3     0x22
#define L3GD20_CTRL_REG4     0x23
#define L3GD20_CTRL_REG5     0x24
#define L3GD20_REFERENCE     0x25
#define L3GD20_OUT_TEMP      0x26
#define L3GD20_STATUS_REG    0x27

#define L3GD20_OUT_X_L       0x28
#define L3GD20_OUT_X_H       0x29
#define L3GD20_OUT_Y_L       0x2A
#define L3GD20_OUT_Y_H       0x2B
#define L3GD20_OUT_Z_L       0x2C
#define L3GD20_OUT_Z_H       0x2D

#define L3GD20_FIFO_CTRL_REG 0x2E
#define L3GD20_FIFO_SRC_REG  0x2F

#define L3GD20_INT1_CFG      0x30
#define L3GD20_INT1_SRC      0x31
#define L3GD20_INT1_THS_XH   0x32
#define L3GD20_INT1_THS_XL   0x33
#define L3GD20_INT1_THS_YH   0x34
#define L3GD20_INT1_THS_YL   0x35
#define L3GD20_INT1_THS_ZH   0x36
#define L3GD20_INT1_THS_ZL   0x37
#define L3GD20_INT1_DURATION 0x38

#define X_G_Enable           0x02
#define Y_G_Enable           0x01
#define Z_G_Enable           0x04
#define PD_Normal            0x08
#define Data_G_rate_190Hz    0x50
#define Data_G_rate_95Hz     0x30

#define TIMEOUT_TIME         0x1000
enum {deselect=0, select = 1};
#endif //__L3GD20_H__
