{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2905, "design__instance__area": 68310.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05753834545612335, "power__switching__total": 0.021519042551517487, "power__leakage__total": 1.071861106538563e-06, "power__total": 0.0790584608912468, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5492993992916111, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5449556515849155, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5971820984525822, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3488691656529403, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.597182, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.767108, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7866246765503904, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7788100385036458, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.11394818744428761, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.3298271749075377, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -55.50521621649527, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.3298271749075377, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.355848, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.329827, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 48, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44347041183391195, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44080065845109007, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27352909600420733, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.197855959438667, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.273529, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.424104, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 64, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.44079921516111725, "clock__skew__worst_setup": 0.43764490492549346, "timing__hold__ws": 0.08102163613793811, "timing__setup__ws": -3.4405155254147264, "timing__hold__tns": 0, "timing__setup__tns": -63.28329683845111, "timing__hold__wns": 0, "timing__setup__wns": -3.4405155254147264, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.271779, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 179, "timing__setup_r2r__ws": -3.440516, "timing__setup_r2r_vio__count": 146, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4137, "design__instance__area__stdcell": 73719.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.466987, "design__instance__utilization__stdcell": 0.466987, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4811.88, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22944.2, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 25571.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 185, "design__instance__area__class:timing_repair_buffer": 4937, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74212.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 113, "design__instance__area__class:clock_buffer": 6107.05, "design__instance__count__class:clock_inverter": 57, "design__instance__area__class:clock_inverter": 878.08, "design__instance__count__setup_buffer": 57, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 680, "design__instance__area__class:antenna_cell": 2985.47, "antenna_diodes_count": 0, "route__net": 2174, "route__net__special": 2, "route__drc_errors__iter:0": 268, "route__wirelength__iter:0": 84263, "route__drc_errors__iter:1": 41, "route__wirelength__iter:1": 83354, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 83322, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 83280, "route__drc_errors": 0, "route__wirelength": 83280, "route__vias": 14407, "route__vias__singlecut": 14407, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 673.16, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5453926353797668, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5401612643397797, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5944912508316958, "timing__setup__ws__corner:min_tt_025C_5v00": 2.414128520975278, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.594491, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.818901, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7799908717460333, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7703300437794258, "timing__hold__ws__corner:min_ss_125C_4v50": 0.14165358176276555, "timing__setup__ws__corner:min_ss_125C_4v50": -3.2384087439391536, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -49.13118939639282, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.2384087439391536, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.34776, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 57, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.238409, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 46, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44079921516111725, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43764490492549346, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2717786073117736, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.20054891648336, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.271779, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.457654, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5539729942682514, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5506578682229626, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6004357181405673, "timing__setup__ws__corner:max_tt_025C_5v00": 2.270790286747301, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.600436, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.704898, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7945748728322756, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.788835685766463, "timing__hold__ws__corner:max_ss_125C_4v50": 0.08102163613793811, "timing__setup__ws__corner:max_ss_125C_4v50": -3.4405155254147264, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -63.28329683845111, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.4405155254147264, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.365835, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.440516, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4466316609636359, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4445295646293593, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27565095430888115, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.19457991324495, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.275651, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.383373, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 79, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99872, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00128413, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00122085, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000403398, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00122085, "design_powergrid__voltage__worst": 0.00122085, "design_powergrid__voltage__worst__net:VDD": 4.99872, "design_powergrid__drop__worst": 0.00128413, "design_powergrid__drop__worst__net:VDD": 0.00128413, "design_powergrid__voltage__worst__net:VSS": 0.00122085, "design_powergrid__drop__worst__net:VSS": 0.00122085, "ir__voltage__worst": 5, "ir__drop__avg": 0.000408, "ir__drop__worst": 0.00128, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}