{"files":[{"patch":"@@ -1258,2 +1258,0 @@\n-  INSN(vrsub_vx,  0b1010111, 0b100, 0b000011);\n-\n@@ -1417,2 +1415,3 @@\n-  INSN(vsub_vx, 0b1010111, 0b100, 0b000010);\n-  INSN(vadd_vx, 0b1010111, 0b100, 0b000000);\n+  INSN(vsub_vx,  0b1010111, 0b100, 0b000010);\n+  INSN(vadd_vx,  0b1010111, 0b100, 0b000000);\n+  INSN(vrsub_vx, 0b1010111, 0b100, 0b000011);\n@@ -1476,1 +1475,1 @@\n-  void NAME(VectorRegister Vd, int32_t imm, VectorRegister Vs2, VectorMask vm = unmasked) {        \\\n+  void NAME(VectorRegister Vd, VectorRegister Vs2, int32_t imm, VectorMask vm = unmasked) {        \\\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":4,"deletions":5,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -756,1 +756,1 @@\n-  vrsub_vx(vd, x0, vs);\n+  vrsub_vx(vd, vs, x0);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -139,1 +139,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -153,1 +153,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -167,1 +167,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n@@ -181,1 +181,1 @@\n-    __ vrsub_vi(as_VectorRegister($tmp$$reg), 0, as_VectorRegister($src$$reg));\n+    __ vrsub_vi(as_VectorRegister($tmp$$reg), as_VectorRegister($src$$reg), 0);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}