
CanReceiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008160  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  080082f0  080082f0  000182f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008734  08008734  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008734  08008734  00018734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800873c  0800873c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800873c  0800873c  0001873c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008740  08008740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008744  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001330  200001e4  08008928  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001514  08008928  00021514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b32  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba3  00000000  00000000  00032d46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  000358f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  000365b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022596  00000000  00000000  00037170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7b3  00000000  00000000  00059706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5293  00000000  00000000  00067eb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012d14c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000427c  00000000  00000000  0012d1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080082d8 	.word	0x080082d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080082d8 	.word	0x080082d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <sendData>:
struct Queue queueRx = { 0, 0, { 0 } };
#define PACKAGE_SIZE 8

/* USER CODE END PV */

void sendData(CAN_HandleTypeDef *handler, uint32_t TxID, uint16_t numOfBytes, uint8_t *dataArray, CAN_TxHeaderTypeDef *transmitHeader) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b088      	sub	sp, #32
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	4613      	mov	r3, r2
 8000eae:	80fb      	strh	r3, [r7, #6]
	uint8_t dataToMB[PACKAGE_SIZE] = { 0 };
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61bb      	str	r3, [r7, #24]
	uint32_t randoMailBox;
	transmitHeader->ExtId = TxID;
 8000eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	605a      	str	r2, [r3, #4]

	if (numOfBytes % PACKAGE_SIZE == 0) {
 8000ebe:	88fb      	ldrh	r3, [r7, #6]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d12c      	bne.n	8000f24 <sendData+0x84>
		for (int i = 0; i < numOfBytes / PACKAGE_SIZE; i++) {
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
 8000ece:	e021      	b.n	8000f14 <sendData+0x74>
			while (HAL_CAN_GetTxMailboxesFreeLevel(handler) == 0) {
 8000ed0:	bf00      	nop
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f001 fc64 	bl	80027a0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0f9      	beq.n	8000ed2 <sendData+0x32>
			}
			if (messageSplitter(dataArray, dataToMB, i)) {
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	6838      	ldr	r0, [r7, #0]
 8000eea:	f000 f81f 	bl	8000f2c <messageSplitter>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00c      	beq.n	8000f0e <sendData+0x6e>
				if (HAL_CAN_AddTxMessage(handler, transmitHeader, dataToMB, &randoMailBox) != HAL_OK) {
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	f107 0214 	add.w	r2, r7, #20
 8000efc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f001 fb73 	bl	80025ea <HAL_CAN_AddTxMessage>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <sendData+0x6e>
					Error_Handler();
 8000f0a:	f000 fe5f 	bl	8001bcc <Error_Handler>
		for (int i = 0; i < numOfBytes / PACKAGE_SIZE; i++) {
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3301      	adds	r3, #1
 8000f12:	61fb      	str	r3, [r7, #28]
 8000f14:	88fb      	ldrh	r3, [r7, #6]
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	dbd6      	blt.n	8000ed0 <sendData+0x30>
 8000f22:	e000      	b.n	8000f26 <sendData+0x86>
				}
			}
		}
	} else {
		return;
 8000f24:	bf00      	nop
	}

}
 8000f26:	3720      	adds	r7, #32
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <messageSplitter>:

int messageSplitter(uint8_t *sourceArray, uint8_t *destinationArray,
		uint8_t position) {
 8000f2c:	b480      	push	{r7}
 8000f2e:	b087      	sub	sp, #28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	4613      	mov	r3, r2
 8000f38:	71fb      	strb	r3, [r7, #7]

	for (int i = 0; i < PACKAGE_SIZE; i++) {
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	e00e      	b.n	8000f5e <messageSplitter+0x32>
		*(destinationArray + i) = *(sourceArray + (position * 8) + i);
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	00db      	lsls	r3, r3, #3
 8000f44:	461a      	mov	r2, r3
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	4413      	add	r3, r2
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	441a      	add	r2, r3
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	440b      	add	r3, r1
 8000f54:	7812      	ldrb	r2, [r2, #0]
 8000f56:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PACKAGE_SIZE; i++) {
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	2b07      	cmp	r3, #7
 8000f62:	dded      	ble.n	8000f40 <messageSplitter+0x14>

	}
	return 1;
 8000f64:	2301      	movs	r3, #1
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	371c      	adds	r7, #28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <can_init>:

bool CAN_Mailbox0Empty = true;
bool CAN_Mailbox1Empty = true;
bool CAN_Mailbox2Empty = true;

void can_init(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *CANRX, CAN_TxHeaderTypeDef *CANTX, UART_HandleTypeDef *UART){
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
 8000f80:	603b      	str	r3, [r7, #0]
	TxHeader = CANTX;
 8000f82:	4a09      	ldr	r2, [pc, #36]	; (8000fa8 <can_init+0x34>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6013      	str	r3, [r2, #0]
	RxHeader = CANRX;
 8000f88:	4a08      	ldr	r2, [pc, #32]	; (8000fac <can_init+0x38>)
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	6013      	str	r3, [r2, #0]
	can1 = hcan;
 8000f8e:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <can_init+0x3c>)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6013      	str	r3, [r2, #0]
	uart2 = UART;
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <can_init+0x40>)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	6013      	str	r3, [r2, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20001360 	.word	0x20001360
 8000fac:	20001364 	.word	0x20001364
 8000fb0:	20001358 	.word	0x20001358
 8000fb4:	2000135c 	.word	0x2000135c

08000fb8 <HAL_CAN_TxMailbox0CompleteCallback>:


void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	6078      	str	r0, [r7, #4]
	if (CAN_TX_QUEUE.pointRD == CAN_TX_QUEUE.pointWR){
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 8000fc2:	881a      	ldrh	r2, [r3, #0]
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 8000fc6:	885b      	ldrh	r3, [r3, #2]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d103      	bne.n	8000fd4 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
		CAN_Mailbox0Empty = true;
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
	}else {
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
	}
}
 8000fd2:	e00e      	b.n	8000ff2 <HAL_CAN_TxMailbox0CompleteCallback+0x3a>
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
 8000fd4:	490b      	ldr	r1, [pc, #44]	; (8001004 <HAL_CAN_TxMailbox0CompleteCallback+0x4c>)
 8000fd6:	4809      	ldr	r0, [pc, #36]	; (8000ffc <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 8000fd8:	f000 f961 	bl	800129e <LeaveStructQueue>
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <HAL_CAN_TxMailbox0CompleteCallback+0x50>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HAL_CAN_TxMailbox0CompleteCallback+0x4c>)
 8000fe2:	6819      	ldr	r1, [r3, #0]
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_CAN_TxMailbox0CompleteCallback+0x54>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <HAL_CAN_TxMailbox0CompleteCallback+0x58>)
 8000fec:	2208      	movs	r2, #8
 8000fee:	f7ff ff57 	bl	8000ea0 <sendData>
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000200 	.word	0x20000200
 8001000:	20000000 	.word	0x20000000
 8001004:	20001108 	.word	0x20001108
 8001008:	20001358 	.word	0x20001358
 800100c:	20001360 	.word	0x20001360
 8001010:	2000110c 	.word	0x2000110c

08001014 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af02      	add	r7, sp, #8
 800101a:	6078      	str	r0, [r7, #4]
	if (CAN_TX_QUEUE.pointRD == CAN_TX_QUEUE.pointWR){
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <HAL_CAN_TxMailbox1CompleteCallback+0x44>)
 800101e:	881a      	ldrh	r2, [r3, #0]
 8001020:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <HAL_CAN_TxMailbox1CompleteCallback+0x44>)
 8001022:	885b      	ldrh	r3, [r3, #2]
 8001024:	429a      	cmp	r2, r3
 8001026:	d103      	bne.n	8001030 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
		CAN_Mailbox1Empty = true;
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <HAL_CAN_TxMailbox1CompleteCallback+0x48>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
	}else {
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
	}
}
 800102e:	e00e      	b.n	800104e <HAL_CAN_TxMailbox1CompleteCallback+0x3a>
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
 8001030:	490b      	ldr	r1, [pc, #44]	; (8001060 <HAL_CAN_TxMailbox1CompleteCallback+0x4c>)
 8001032:	4809      	ldr	r0, [pc, #36]	; (8001058 <HAL_CAN_TxMailbox1CompleteCallback+0x44>)
 8001034:	f000 f933 	bl	800129e <LeaveStructQueue>
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_CAN_TxMailbox1CompleteCallback+0x50>)
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_CAN_TxMailbox1CompleteCallback+0x4c>)
 800103e:	6819      	ldr	r1, [r3, #0]
 8001040:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_CAN_TxMailbox1CompleteCallback+0x54>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_CAN_TxMailbox1CompleteCallback+0x58>)
 8001048:	2208      	movs	r2, #8
 800104a:	f7ff ff29 	bl	8000ea0 <sendData>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000200 	.word	0x20000200
 800105c:	20000001 	.word	0x20000001
 8001060:	20001108 	.word	0x20001108
 8001064:	20001358 	.word	0x20001358
 8001068:	20001360 	.word	0x20001360
 800106c:	2000110c 	.word	0x2000110c

08001070 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
	if (CAN_TX_QUEUE.pointRD == CAN_TX_QUEUE.pointWR){
 8001078:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <HAL_CAN_TxMailbox2CompleteCallback+0x44>)
 800107a:	881a      	ldrh	r2, [r3, #0]
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <HAL_CAN_TxMailbox2CompleteCallback+0x44>)
 800107e:	885b      	ldrh	r3, [r3, #2]
 8001080:	429a      	cmp	r2, r3
 8001082:	d103      	bne.n	800108c <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
		CAN_Mailbox2Empty = true;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <HAL_CAN_TxMailbox2CompleteCallback+0x48>)
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
	}else {
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
	}
}
 800108a:	e00e      	b.n	80010aa <HAL_CAN_TxMailbox2CompleteCallback+0x3a>
		LeaveStructQueue(&CAN_TX_QUEUE, &CAN_TX_QUEUE_DATA);
 800108c:	490b      	ldr	r1, [pc, #44]	; (80010bc <HAL_CAN_TxMailbox2CompleteCallback+0x4c>)
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <HAL_CAN_TxMailbox2CompleteCallback+0x44>)
 8001090:	f000 f905 	bl	800129e <LeaveStructQueue>
		sendData(can1, CAN_TX_QUEUE_DATA.ID, PACKAGE_SIZE, CAN_TX_QUEUE_DATA.data, TxHeader);
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_CAN_TxMailbox2CompleteCallback+0x50>)
 8001096:	6818      	ldr	r0, [r3, #0]
 8001098:	4b08      	ldr	r3, [pc, #32]	; (80010bc <HAL_CAN_TxMailbox2CompleteCallback+0x4c>)
 800109a:	6819      	ldr	r1, [r3, #0]
 800109c:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <HAL_CAN_TxMailbox2CompleteCallback+0x54>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <HAL_CAN_TxMailbox2CompleteCallback+0x58>)
 80010a4:	2208      	movs	r2, #8
 80010a6:	f7ff fefb 	bl	8000ea0 <sendData>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000200 	.word	0x20000200
 80010b8:	20000002 	.word	0x20000002
 80010bc:	20001108 	.word	0x20001108
 80010c0:	20001358 	.word	0x20001358
 80010c4:	20001360 	.word	0x20001360
 80010c8:	2000110c 	.word	0x2000110c

080010cc <CAN_handle_receive>:


void CAN_handle_receive() {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
    uint8_t buffer[PACKAGE_SIZE] = {0};
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]

    while (HAL_CAN_GetRxFifoFillLevel(can1, CAN_RX_FIFO0) > 0) {
 80010da:	e023      	b.n	8001124 <CAN_handle_receive+0x58>
            HAL_CAN_GetRxMessage(can1, CAN_RX_FIFO0, RxHeader, buffer); // Modtag beskeden og lg den i buffer
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <CAN_handle_receive+0x74>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <CAN_handle_receive+0x78>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2100      	movs	r1, #0
 80010e8:	f001 fb8f 	bl	800280a <HAL_CAN_GetRxMessage>
            CAN_RX_QUEUE_DATA.ID = RxHeader->ExtId;
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <CAN_handle_receive+0x78>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	4a15      	ldr	r2, [pc, #84]	; (8001148 <CAN_handle_receive+0x7c>)
 80010f4:	6013      	str	r3, [r2, #0]
            for (int i = 0 ; i < PACKAGE_SIZE ; i++){
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	e00c      	b.n	8001116 <CAN_handle_receive+0x4a>
            	CAN_RX_QUEUE_DATA.data[i] = buffer[i];
 80010fc:	1d3a      	adds	r2, r7, #4
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4413      	add	r3, r2
 8001102:	7819      	ldrb	r1, [r3, #0]
 8001104:	4a10      	ldr	r2, [pc, #64]	; (8001148 <CAN_handle_receive+0x7c>)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4413      	add	r3, r2
 800110a:	3304      	adds	r3, #4
 800110c:	460a      	mov	r2, r1
 800110e:	701a      	strb	r2, [r3, #0]
            for (int i = 0 ; i < PACKAGE_SIZE ; i++){
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3301      	adds	r3, #1
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b07      	cmp	r3, #7
 800111a:	ddef      	ble.n	80010fc <CAN_handle_receive+0x30>
            }
            EnterStructQueue(&CAN_RX_QUEUE, &CAN_RX_QUEUE_DATA);
 800111c:	490a      	ldr	r1, [pc, #40]	; (8001148 <CAN_handle_receive+0x7c>)
 800111e:	480b      	ldr	r0, [pc, #44]	; (800114c <CAN_handle_receive+0x80>)
 8001120:	f000 f88f 	bl	8001242 <EnterStructQueue>
    while (HAL_CAN_GetRxFifoFillLevel(can1, CAN_RX_FIFO0) > 0) {
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <CAN_handle_receive+0x74>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f001 fc7f 	bl	8002a2e <HAL_CAN_GetRxFifoFillLevel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1d2      	bne.n	80010dc <CAN_handle_receive+0x10>
        }
}
 8001136:	bf00      	nop
 8001138:	bf00      	nop
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20001358 	.word	0x20001358
 8001144:	20001364 	.word	0x20001364
 8001148:	20001114 	.word	0x20001114
 800114c:	20000984 	.word	0x20000984

08001150 <CAN_from_rxQueue>:

int CAN_from_rxQueue(struct CAN_QUEUE_DATA * data) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	return LeaveStructQueue(&CAN_RX_QUEUE, data);
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	4804      	ldr	r0, [pc, #16]	; (800116c <CAN_from_rxQueue+0x1c>)
 800115c:	f000 f89f 	bl	800129e <LeaveStructQueue>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000984 	.word	0x20000984

08001170 <passToCanTX>:

int CAN_to_rxQueue(struct CAN_QUEUE_DATA * data) {
	return EnterStructQueue(&CAN_RX_QUEUE, data);
}

int passToCanTX(struct CAN_QUEUE_DATA *data){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af02      	add	r7, sp, #8
 8001176:	6078      	str	r0, [r7, #4]
	if (CAN_Mailbox0Empty || CAN_Mailbox1Empty || CAN_Mailbox2Empty){
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <passToCanTX+0x50>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d107      	bne.n	8001190 <passToCanTX+0x20>
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <passToCanTX+0x54>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d103      	bne.n	8001190 <passToCanTX+0x20>
 8001188:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <passToCanTX+0x58>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d00e      	beq.n	80011ae <passToCanTX+0x3e>
		sendData(can1, data->ID, PACKAGE_SIZE, data->data, TxHeader);
 8001190:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <passToCanTX+0x5c>)
 8001192:	6818      	ldr	r0, [r3, #0]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6819      	ldr	r1, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	1d1a      	adds	r2, r3, #4
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <passToCanTX+0x60>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	4613      	mov	r3, r2
 80011a4:	2208      	movs	r2, #8
 80011a6:	f7ff fe7b 	bl	8000ea0 <sendData>
		return 1; // Succesfull transmission is assumed
 80011aa:	2301      	movs	r3, #1
 80011ac:	e004      	b.n	80011b8 <passToCanTX+0x48>
	}else {
		return EnterStructQueue(&CAN_TX_QUEUE, data);
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	4808      	ldr	r0, [pc, #32]	; (80011d4 <passToCanTX+0x64>)
 80011b2:	f000 f846 	bl	8001242 <EnterStructQueue>
 80011b6:	4603      	mov	r3, r0
	}
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000000 	.word	0x20000000
 80011c4:	20000001 	.word	0x20000001
 80011c8:	20000002 	.word	0x20000002
 80011cc:	20001358 	.word	0x20001358
 80011d0:	20001360 	.word	0x20001360
 80011d4:	20000200 	.word	0x20000200

080011d8 <StructQueueFull>:
 *  Created on: Mar 16, 2021
 *      Author: Mikkel
 */
#include "circle_queue_struct.h"

int StructQueueFull(struct StructQueue *q){
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	return (((q->pointWR +1) % SIZE_OF_STRUCTQUEUE) == q->pointRD);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	885b      	ldrh	r3, [r3, #2]
 80011e4:	1c59      	adds	r1, r3, #1
 80011e6:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <StructQueueFull+0x40>)
 80011e8:	fb83 2301 	smull	r2, r3, r3, r1
 80011ec:	119a      	asrs	r2, r3, #6
 80011ee:	17cb      	asrs	r3, r1, #31
 80011f0:	1ad2      	subs	r2, r2, r3
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	1aca      	subs	r2, r1, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	66666667 	.word	0x66666667

0800121c <StructQueueEmpty>:

int StructQueueEmpty(struct StructQueue *q){
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	return (q->pointWR == q->pointRD);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	885a      	ldrh	r2, [r3, #2]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	429a      	cmp	r2, r3
 800122e:	bf0c      	ite	eq
 8001230:	2301      	moveq	r3, #1
 8001232:	2300      	movne	r3, #0
 8001234:	b2db      	uxtb	r3, r3
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <EnterStructQueue>:

int EnterStructQueue(struct StructQueue *q, struct CAN_QUEUE_DATA *data) {
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	6039      	str	r1, [r7, #0]

	if (StructQueueFull(q)) {
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff ffc3 	bl	80011d8 <StructQueueFull>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <EnterStructQueue+0x1a>
		return 0;
 8001258:	2300      	movs	r3, #0
 800125a:	e01c      	b.n	8001296 <EnterStructQueue+0x54>
	}
	else {
		q->queue[q->pointWR] = *data;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	885b      	ldrh	r3, [r3, #2]
 8001260:	4619      	mov	r1, r3
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	440b      	add	r3, r1
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	3304      	adds	r3, #4
 8001272:	ca07      	ldmia	r2, {r0, r1, r2}
 8001274:	e883 0007 	stmia.w	r3, {r0, r1, r2}


		if ((q->pointWR + 1) == SIZE_OF_STRUCTQUEUE){
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	885b      	ldrh	r3, [r3, #2]
 800127c:	2b9f      	cmp	r3, #159	; 0x9f
 800127e:	d103      	bne.n	8001288 <EnterStructQueue+0x46>
			q->pointWR = 0;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	805a      	strh	r2, [r3, #2]
 8001286:	e005      	b.n	8001294 <EnterStructQueue+0x52>
		}
		else{
			q->pointWR += 1;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	885b      	ldrh	r3, [r3, #2]
 800128c:	3301      	adds	r3, #1
 800128e:	b29a      	uxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	805a      	strh	r2, [r3, #2]
		}

	}
	return 1;
 8001294:	2301      	movs	r3, #1
}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <LeaveStructQueue>:

int LeaveStructQueue(struct StructQueue *q, struct CAN_QUEUE_DATA *data) {
 800129e:	b590      	push	{r4, r7, lr}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
 80012a6:	6039      	str	r1, [r7, #0]
	if (StructQueueEmpty(q)){
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ffb7 	bl	800121c <StructQueueEmpty>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <LeaveStructQueue+0x1a>
		return 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	e01e      	b.n	80012f6 <LeaveStructQueue+0x58>
	}
	else {
		*data = q->queue[q->pointRD];
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	6838      	ldr	r0, [r7, #0]
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	460b      	mov	r3, r1
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	440b      	add	r3, r1
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	4604      	mov	r4, r0
 80012ce:	3304      	adds	r3, #4
 80012d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80012d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		if((q->pointRD + 1) ==SIZE_OF_STRUCTQUEUE){
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	2b9f      	cmp	r3, #159	; 0x9f
 80012de:	d103      	bne.n	80012e8 <LeaveStructQueue+0x4a>
			q->pointRD = 0;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	801a      	strh	r2, [r3, #0]
 80012e6:	e005      	b.n	80012f4 <LeaveStructQueue+0x56>
		}
		else{
			q->pointRD +=1;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	3301      	adds	r3, #1
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	801a      	strh	r2, [r3, #0]
		}
	}
	return 1;
 80012f4:	2301      	movs	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd90      	pop	{r4, r7, pc}

080012fe <to_frame>:
 *      Author: Mikkel
 */

#include "comm_relay.h"

int to_frame(char * frame, size_t frame_size, struct CAN_QUEUE_DATA * package) {
 80012fe:	b580      	push	{r7, lr}
 8001300:	b088      	sub	sp, #32
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
	if (frame_size < COMM_MAX_FRAME_SIZE + 1) return -1;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	2b14      	cmp	r3, #20
 800130e:	d802      	bhi.n	8001316 <to_frame+0x18>
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e044      	b.n	80013a0 <to_frame+0xa2>

	int i = 1, j = 0;
 8001316:	2301      	movs	r3, #1
 8001318:	61fb      	str	r3, [r7, #28]
 800131a:	2300      	movs	r3, #0
 800131c:	61bb      	str	r3, [r7, #24]

	frame[0] = COMM_DEL_START;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2224      	movs	r2, #36	; 0x24
 8001322:	701a      	strb	r2, [r3, #0]

	for (; i < frame_size && j < PACKAGE_SIZE + 1; i++, j++) {
 8001324:	e02f      	b.n	8001386 <to_frame+0x88>
		char c;
		if (j == 0) c = package->ID;
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d103      	bne.n	8001334 <to_frame+0x36>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	75fb      	strb	r3, [r7, #23]
 8001332:	e005      	b.n	8001340 <to_frame+0x42>
		else c = package->data[j-1];
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	3b01      	subs	r3, #1
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	791b      	ldrb	r3, [r3, #4]
 800133e:	75fb      	strb	r3, [r7, #23]

		if (is_special_character(c)) {
 8001340:	7dfb      	ldrb	r3, [r7, #23]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f830 	bl	80013a8 <is_special_character>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d010      	beq.n	8001370 <to_frame+0x72>
			frame[i] = COMM_ESCAPE;
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	4413      	add	r3, r2
 8001354:	2223      	movs	r2, #35	; 0x23
 8001356:	701a      	strb	r2, [r3, #0]
			frame[i+1] = c + 2;
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	3301      	adds	r3, #1
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	7dfa      	ldrb	r2, [r7, #23]
 8001362:	3202      	adds	r2, #2
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	701a      	strb	r2, [r3, #0]
			i++;
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	3301      	adds	r3, #1
 800136c:	61fb      	str	r3, [r7, #28]
 800136e:	e004      	b.n	800137a <to_frame+0x7c>
		} else {
			frame[i] = c;
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	4413      	add	r3, r2
 8001376:	7dfa      	ldrb	r2, [r7, #23]
 8001378:	701a      	strb	r2, [r3, #0]
	for (; i < frame_size && j < PACKAGE_SIZE + 1; i++, j++) {
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3301      	adds	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	3301      	adds	r3, #1
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	429a      	cmp	r2, r3
 800138c:	d902      	bls.n	8001394 <to_frame+0x96>
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	2b08      	cmp	r3, #8
 8001392:	ddc8      	ble.n	8001326 <to_frame+0x28>
		}
	}

	frame[i] = COMM_DEL_STOP;
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	4413      	add	r3, r2
 800139a:	2240      	movs	r2, #64	; 0x40
 800139c:	701a      	strb	r2, [r3, #0]

	return 1;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3720      	adds	r7, #32
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <is_special_character>:

int is_special_character(char c) {
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	if ((c == COMM_DEL_START) || (c == COMM_DEL_STOP) || (c == COMM_ESCAPE) || (c == 0)) return 1;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b24      	cmp	r3, #36	; 0x24
 80013b6:	d008      	beq.n	80013ca <is_special_character+0x22>
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b40      	cmp	r3, #64	; 0x40
 80013bc:	d005      	beq.n	80013ca <is_special_character+0x22>
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b23      	cmp	r3, #35	; 0x23
 80013c2:	d002      	beq.n	80013ca <is_special_character+0x22>
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <is_special_character+0x26>
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <is_special_character+0x28>
	return 0;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <from_frame>:

int from_frame(const char * frame, size_t len, struct CAN_QUEUE_DATA * package) {
 80013dc:	b480      	push	{r7}
 80013de:	b089      	sub	sp, #36	; 0x24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
	int i = 0, j = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61fb      	str	r3, [r7, #28]
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]

	if (frame[0] == COMM_DEL_START) i++;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b24      	cmp	r3, #36	; 0x24
 80013f6:	d145      	bne.n	8001484 <from_frame+0xa8>
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	3301      	adds	r3, #1
 80013fc:	61fb      	str	r3, [r7, #28]

	for (; i < len - 1; i++, j++) {
 80013fe:	e041      	b.n	8001484 <from_frame+0xa8>
		char c = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	75fb      	strb	r3, [r7, #23]

		if (j >= PACKAGE_SIZE + 1) return -1;
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	2b08      	cmp	r3, #8
 8001408:	dd02      	ble.n	8001410 <from_frame+0x34>
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	e052      	b.n	80014b6 <from_frame+0xda>

		if (frame[i] == COMM_DEL_START) return -1; // If we meet start delimiter inside frame data, something's wrong.
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	4413      	add	r3, r2
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b24      	cmp	r3, #36	; 0x24
 800141a:	d102      	bne.n	8001422 <from_frame+0x46>
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	e049      	b.n	80014b6 <from_frame+0xda>
		if (frame[i] == COMM_DEL_STOP) return 1; // If we meet stop delimiter inside frame data, it is just a shorter message.
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4413      	add	r3, r2
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b40      	cmp	r3, #64	; 0x40
 800142c:	d101      	bne.n	8001432 <from_frame+0x56>
 800142e:	2301      	movs	r3, #1
 8001430:	e041      	b.n	80014b6 <from_frame+0xda>

		if (frame[i] == COMM_ESCAPE) {
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b23      	cmp	r3, #35	; 0x23
 800143c:	d10a      	bne.n	8001454 <from_frame+0x78>
			c = frame[i+1] - 2; // Return the character after the escape character minus 2
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3301      	adds	r3, #1
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	4413      	add	r3, r2
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	3b02      	subs	r3, #2
 800144a:	75fb      	strb	r3, [r7, #23]
			i++;
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	3301      	adds	r3, #1
 8001450:	61fb      	str	r3, [r7, #28]
 8001452:	e004      	b.n	800145e <from_frame+0x82>
		}
		else c = frame[i]; // The was no escape character, so return it
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	4413      	add	r3, r2
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	75fb      	strb	r3, [r7, #23]



		if (j == 0) package->ID = c; // If we are iterating the ID
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d103      	bne.n	800146c <from_frame+0x90>
 8001464:	7dfa      	ldrb	r2, [r7, #23]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e005      	b.n	8001478 <from_frame+0x9c>
		else package->data[j-1] = c; 	// If we are iterating the data
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	3b01      	subs	r3, #1
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	7dfa      	ldrb	r2, [r7, #23]
 8001476:	711a      	strb	r2, [r3, #4]
	for (; i < len - 1; i++, j++) {
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	3301      	adds	r3, #1
 800147c:	61fb      	str	r3, [r7, #28]
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	3301      	adds	r3, #1
 8001482:	61bb      	str	r3, [r7, #24]
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	1e5a      	subs	r2, r3, #1
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8b8      	bhi.n	8001400 <from_frame+0x24>
	}

	if (i < len) {
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	429a      	cmp	r2, r3
 8001494:	d90e      	bls.n	80014b4 <from_frame+0xd8>
		if (!(frame[i] == COMM_DEL_STOP || frame[i] == 0)) return -1;
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	4413      	add	r3, r2
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b40      	cmp	r3, #64	; 0x40
 80014a0:	d008      	beq.n	80014b4 <from_frame+0xd8>
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d002      	beq.n	80014b4 <from_frame+0xd8>
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	e000      	b.n	80014b6 <from_frame+0xda>
	}
	return 1;
 80014b4:	2301      	movs	r3, #1
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3724      	adds	r7, #36	; 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ca:	f000 fe10 	bl	80020ee <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ce:	f000 f839 	bl	8001544 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d2:	f000 f9b1 	bl	8001838 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d6:	f000 f989 	bl	80017ec <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014da:	f000 f957 	bl	800178c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 80014de:	f000 f8b3 	bl	8001648 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  can_init(&hcan1, &CanRxHeader, &CanTxHeader, &huart2);
 80014e2:	4b13      	ldr	r3, [pc, #76]	; (8001530 <main+0x6c>)
 80014e4:	4a13      	ldr	r2, [pc, #76]	; (8001534 <main+0x70>)
 80014e6:	4914      	ldr	r1, [pc, #80]	; (8001538 <main+0x74>)
 80014e8:	4814      	ldr	r0, [pc, #80]	; (800153c <main+0x78>)
 80014ea:	f7ff fd43 	bl	8000f74 <can_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uart_init();
 80014ee:	f000 fa07 	bl	8001900 <uart_init>



  // Code necessary for test of Req 10
  struct CAN_QUEUE_DATA Req10TestPackage = {12, {1, 0, 0, 0, 0, 0, 0, 0}};
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <main+0x7c>)
 80014f4:	463b      	mov	r3, r7
 80014f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  for (int i = 0; i < 100; i++) {
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	e00d      	b.n	800151e <main+0x5a>
	 Req10TestPackage.data[2] = i;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	71bb      	strb	r3, [r7, #6]
	 while (!passToCanTX(&Req10TestPackage)) {}
 8001508:	bf00      	nop
 800150a:	463b      	mov	r3, r7
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fe2f 	bl	8001170 <passToCanTX>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f8      	beq.n	800150a <main+0x46>
  for (int i = 0; i < 100; i++) {
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3301      	adds	r3, #1
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2b63      	cmp	r3, #99	; 0x63
 8001522:	ddee      	ble.n	8001502 <main+0x3e>



  while (1)
  {
	  uart_transmitFromCanRxQueue(); 	// CAN IN -> UART OUT
 8001524:	f000 fb00 	bl	8001b28 <uart_transmitFromCanRxQueue>
	  uart_in_read();					// UART IN -> CAN OUT
 8001528:	f000 fa24 	bl	8001974 <uart_in_read>
  {
 800152c:	e7fa      	b.n	8001524 <main+0x60>
 800152e:	bf00      	nop
 8001530:	20001454 	.word	0x20001454
 8001534:	200013d8 	.word	0x200013d8
 8001538:	200013f0 	.word	0x200013f0
 800153c:	200014d8 	.word	0x200014d8
 8001540:	080082f0 	.word	0x080082f0

08001544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b0ac      	sub	sp, #176	; 0xb0
 8001548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800154a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800154e:	2244      	movs	r2, #68	; 0x44
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f004 f9f4 	bl	8005940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001558:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2254      	movs	r2, #84	; 0x54
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f004 f9e6 	bl	8005940 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001574:	f002 f99a 	bl	80038ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001578:	4b32      	ldr	r3, [pc, #200]	; (8001644 <SystemClock_Config+0x100>)
 800157a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800157e:	4a31      	ldr	r2, [pc, #196]	; (8001644 <SystemClock_Config+0x100>)
 8001580:	f023 0318 	bic.w	r3, r3, #24
 8001584:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001588:	2314      	movs	r3, #20
 800158a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800158c:	2301      	movs	r3, #1
 800158e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001590:	2301      	movs	r3, #1
 8001592:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800159c:	2360      	movs	r3, #96	; 0x60
 800159e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a2:	2302      	movs	r3, #2
 80015a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80015a8:	2301      	movs	r3, #1
 80015aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015ae:	2301      	movs	r3, #1
 80015b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 36;
 80015b4:	2324      	movs	r3, #36	; 0x24
 80015b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015ba:	2307      	movs	r3, #7
 80015bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015c0:	2302      	movs	r3, #2
 80015c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015c6:	2302      	movs	r3, #2
 80015c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015d0:	4618      	mov	r0, r3
 80015d2:	f002 f9df 	bl	8003994 <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80015dc:	f000 faf6 	bl	8001bcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e0:	230f      	movs	r3, #15
 80015e2:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e4:	2303      	movs	r3, #3
 80015e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f0:	2300      	movs	r3, #0
 80015f2:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015f4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015f8:	2104      	movs	r1, #4
 80015fa:	4618      	mov	r0, r3
 80015fc:	f002 fdea 	bl	80041d4 <HAL_RCC_ClockConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001606:	f000 fae1 	bl	8001bcc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800160a:	2302      	movs	r3, #2
 800160c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	4618      	mov	r0, r3
 8001616:	f002 ffe3 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8001620:	f000 fad4 	bl	8001bcc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001624:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001628:	f002 f95e 	bl	80038e8 <HAL_PWREx_ControlVoltageScaling>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001632:	f000 facb 	bl	8001bcc <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001636:	f003 f9c7 	bl	80049c8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800163a:	bf00      	nop
 800163c:	37b0      	adds	r7, #176	; 0xb0
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000

08001648 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
	  uint32_t ext_id = 0x00000000;							// Den strste vrdi der kan vre p MSB er 1
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
	  uint32_t mask = 0xFFFFFF00;
 8001652:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8001656:	60bb      	str	r3, [r7, #8]
	  CanFilter.FilterMode = CAN_FILTERMODE_IDMASK;			// Vi vlger at bruge mask mode
 8001658:	4b46      	ldr	r3, [pc, #280]	; (8001774 <MX_CAN1_Init+0x12c>)
 800165a:	2200      	movs	r2, #0
 800165c:	619a      	str	r2, [r3, #24]
	  CanFilter.FilterIdHigh = (ext_id & 0x1FFFFFFF) >> 13; // (ext_id << 3) >> 16;						// Da vi har 32 bit ID, er dette de 16 MSB af ID
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	0b5b      	lsrs	r3, r3, #13
 8001662:	b29b      	uxth	r3, r3
 8001664:	4a43      	ldr	r2, [pc, #268]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001666:	6013      	str	r3, [r2, #0]
	  CanFilter.FilterIdLow =  (ext_id << 3) | CAN_ID_EXT;	// Da vi har 32 bit ID, er dette de 16 LSB af ID
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	4a40      	ldr	r2, [pc, #256]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001672:	6053      	str	r3, [r2, #4]
	  CanFilter.FilterMaskIdHigh = (mask & 0x1FFFFFFF) >> 13;// << 5;					// Maskens 16 MSB
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	0b5b      	lsrs	r3, r3, #13
 8001678:	b29b      	uxth	r3, r3
 800167a:	4a3e      	ldr	r2, [pc, #248]	; (8001774 <MX_CAN1_Init+0x12c>)
 800167c:	6093      	str	r3, [r2, #8]
	  CanFilter.FilterMaskIdLow = (mask << 3);// << 5 | 0x10;					// Maskens 16 LSB
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	4a3c      	ldr	r2, [pc, #240]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001684:	60d3      	str	r3, [r2, #12]
	  CanFilter.FilterScale = CAN_FILTERSCALE_32BIT;		// ID er et 32 bit-tal
 8001686:	4b3b      	ldr	r3, [pc, #236]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001688:	2201      	movs	r2, #1
 800168a:	61da      	str	r2, [r3, #28]
	  CanFilter.FilterActivation = ENABLE;					// Vi aktiverer filteret
 800168c:	4b39      	ldr	r3, [pc, #228]	; (8001774 <MX_CAN1_Init+0x12c>)
 800168e:	2201      	movs	r2, #1
 8001690:	621a      	str	r2, [r3, #32]
	  CanFilter.FilterBank = 0;								// Vi vlger filter 0 ud af 14 mulige filtre
 8001692:	4b38      	ldr	r3, [pc, #224]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
	  CanFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;	// Vi vlger FIFO0 til forskel for FIFO1
 8001698:	4b36      	ldr	r3, [pc, #216]	; (8001774 <MX_CAN1_Init+0x12c>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]


	  CanRxHeader.DLC = PACKAGE_SIZE;
 800169e:	4b36      	ldr	r3, [pc, #216]	; (8001778 <MX_CAN1_Init+0x130>)
 80016a0:	2208      	movs	r2, #8
 80016a2:	611a      	str	r2, [r3, #16]
	  CanRxHeader.ExtId = 0x0;
 80016a4:	4b34      	ldr	r3, [pc, #208]	; (8001778 <MX_CAN1_Init+0x130>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	605a      	str	r2, [r3, #4]
	  CanRxHeader.IDE = CAN_ID_EXT;
 80016aa:	4b33      	ldr	r3, [pc, #204]	; (8001778 <MX_CAN1_Init+0x130>)
 80016ac:	2204      	movs	r2, #4
 80016ae:	609a      	str	r2, [r3, #8]
	  CanRxHeader.RTR = CAN_RTR_DATA;
 80016b0:	4b31      	ldr	r3, [pc, #196]	; (8001778 <MX_CAN1_Init+0x130>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
	  CanRxHeader.FilterMatchIndex = 0x00;
 80016b6:	4b30      	ldr	r3, [pc, #192]	; (8001778 <MX_CAN1_Init+0x130>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]

	  CanTxHeader.DLC = PACKAGE_SIZE;                        // Der kommer 8 byte som data i beskeden
 80016bc:	4b2f      	ldr	r3, [pc, #188]	; (800177c <MX_CAN1_Init+0x134>)
 80016be:	2208      	movs	r2, #8
 80016c0:	611a      	str	r2, [r3, #16]
	  CanTxHeader.ExtId = 0x00000000;                        // 32 bit ID (29 er identifier)
 80016c2:	4b2e      	ldr	r3, [pc, #184]	; (800177c <MX_CAN1_Init+0x134>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
	  CanTxHeader.IDE = CAN_ID_EXT;                            // Vi har et extended ID = 32 bit til forskel fra standard p 16 bit (11 er identifier)
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <MX_CAN1_Init+0x134>)
 80016ca:	2204      	movs	r2, #4
 80016cc:	609a      	str	r2, [r3, #8]
	  CanTxHeader.RTR = CAN_RTR_DATA;                        // Vi sender data
 80016ce:	4b2b      	ldr	r3, [pc, #172]	; (800177c <MX_CAN1_Init+0x134>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	60da      	str	r2, [r3, #12]
	  CanTxHeader.TransmitGlobalTime = DISABLE;                // Der skal IKKE sendes et timestamp med hver besked
 80016d4:	4b29      	ldr	r3, [pc, #164]	; (800177c <MX_CAN1_Init+0x134>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	751a      	strb	r2, [r3, #20]

  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */
	  __HAL_RCC_CAN1_CLK_ENABLE();
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <MX_CAN1_Init+0x138>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	4a28      	ldr	r2, [pc, #160]	; (8001780 <MX_CAN1_Init+0x138>)
 80016e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016e4:	6593      	str	r3, [r2, #88]	; 0x58
 80016e6:	4b26      	ldr	r3, [pc, #152]	; (8001780 <MX_CAN1_Init+0x138>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80016f2:	4b24      	ldr	r3, [pc, #144]	; (8001784 <MX_CAN1_Init+0x13c>)
 80016f4:	4a24      	ldr	r2, [pc, #144]	; (8001788 <MX_CAN1_Init+0x140>)
 80016f6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 125;
 80016f8:	4b22      	ldr	r3, [pc, #136]	; (8001784 <MX_CAN1_Init+0x13c>)
 80016fa:	227d      	movs	r2, #125	; 0x7d
 80016fc:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80016fe:	4b21      	ldr	r3, [pc, #132]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001704:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 800170a:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <MX_CAN1_Init+0x13c>)
 800170c:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001710:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001712:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001714:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001718:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_CAN1_Init+0x13c>)
 800171c:	2200      	movs	r2, #0
 800171e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001722:	2200      	movs	r2, #0
 8001724:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001728:	2200      	movs	r2, #0
 800172a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_CAN1_Init+0x13c>)
 800172e:	2201      	movs	r2, #1
 8001730:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001734:	2200      	movs	r2, #0
 8001736:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_CAN1_Init+0x13c>)
 800173a:	2201      	movs	r2, #1
 800173c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800173e:	4811      	ldr	r0, [pc, #68]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001740:	f000 fd4a 	bl	80021d8 <HAL_CAN_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_CAN1_Init+0x106>
  {
    Error_Handler();
 800174a:	f000 fa3f 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

    while (HAL_CAN_ConfigFilter(&hcan1, &CanFilter) != HAL_OK) {}
 800174e:	bf00      	nop
 8001750:	4908      	ldr	r1, [pc, #32]	; (8001774 <MX_CAN1_Init+0x12c>)
 8001752:	480c      	ldr	r0, [pc, #48]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001754:	f000 fe3b 	bl	80023ce <HAL_CAN_ConfigFilter>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f8      	bne.n	8001750 <MX_CAN1_Init+0x108>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800175e:	2102      	movs	r1, #2
 8001760:	4808      	ldr	r0, [pc, #32]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001762:	f001 f98c 	bl	8002a7e <HAL_CAN_ActivateNotification>
    HAL_CAN_Start(&hcan1);
 8001766:	4807      	ldr	r0, [pc, #28]	; (8001784 <MX_CAN1_Init+0x13c>)
 8001768:	f000 fefb 	bl	8002562 <HAL_CAN_Start>
  /* USER CODE END CAN1_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200013b0 	.word	0x200013b0
 8001778:	200013f0 	.word	0x200013f0
 800177c:	200013d8 	.word	0x200013d8
 8001780:	40021000 	.word	0x40021000
 8001784:	200014d8 	.word	0x200014d8
 8001788:	40006400 	.word	0x40006400

0800178c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001790:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 8001792:	4a15      	ldr	r2, [pc, #84]	; (80017e8 <MX_USART2_UART_Init+0x5c>)
 8001794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001796:	4b13      	ldr	r3, [pc, #76]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c8:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ce:	4805      	ldr	r0, [pc, #20]	; (80017e4 <MX_USART2_UART_Init+0x58>)
 80017d0:	f003 f9fc 	bl	8004bcc <HAL_UART_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017da:	f000 f9f7 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20001454 	.word	0x20001454
 80017e8:	40004400 	.word	0x40004400

080017ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_DMA_Init+0x48>)
 80017f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017f6:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <MX_DMA_Init+0x48>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6493      	str	r3, [r2, #72]	; 0x48
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <MX_DMA_Init+0x48>)
 8001800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2100      	movs	r1, #0
 800180e:	2010      	movs	r0, #16
 8001810:	f001 fc51 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001814:	2010      	movs	r0, #16
 8001816:	f001 fc6a 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	2011      	movs	r0, #17
 8001820:	f001 fc49 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001824:	2011      	movs	r0, #17
 8001826:	f001 fc62 	bl	80030ee <HAL_NVIC_EnableIRQ>

}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000

08001838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	4a29      	ldr	r2, [pc, #164]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800185a:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <MX_GPIO_Init+0xc0>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	4b24      	ldr	r3, [pc, #144]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	4a23      	ldr	r2, [pc, #140]	; (80018f8 <MX_GPIO_Init+0xc0>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001872:	4b21      	ldr	r3, [pc, #132]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	4a1d      	ldr	r2, [pc, #116]	; (80018f8 <MX_GPIO_Init+0xc0>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188a:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <MX_GPIO_Init+0xc0>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD3_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8001896:	2200      	movs	r2, #0
 8001898:	2189      	movs	r1, #137	; 0x89
 800189a:	4818      	ldr	r0, [pc, #96]	; (80018fc <MX_GPIO_Init+0xc4>)
 800189c:	f001 ffee 	bl	800387c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018a0:	2340      	movs	r3, #64	; 0x40
 80018a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018a8:	2302      	movs	r3, #2
 80018aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	4619      	mov	r1, r3
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f001 fe77 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 LD3_Pin PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD3_Pin|GPIO_PIN_7;
 80018ba:	2389      	movs	r3, #137	; 0x89
 80018bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018be:	2301      	movs	r3, #1
 80018c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	4619      	mov	r1, r3
 80018d0:	480a      	ldr	r0, [pc, #40]	; (80018fc <MX_GPIO_Init+0xc4>)
 80018d2:	f001 fe69 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018d6:	2340      	movs	r3, #64	; 0x40
 80018d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018de:	2302      	movs	r3, #2
 80018e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 030c 	add.w	r3, r7, #12
 80018e6:	4619      	mov	r1, r3
 80018e8:	4804      	ldr	r0, [pc, #16]	; (80018fc <MX_GPIO_Init+0xc4>)
 80018ea:	f001 fe5d 	bl	80035a8 <HAL_GPIO_Init>

}
 80018ee:	bf00      	nop
 80018f0:	3720      	adds	r7, #32
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40021000 	.word	0x40021000
 80018fc:	48000400 	.word	0x48000400

08001900 <uart_init>:

/* USER CODE BEGIN 4 */

void uart_init() {
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, uart_in, UART_IN_BUF_SIZE);
 8001904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001908:	4902      	ldr	r1, [pc, #8]	; (8001914 <uart_init+0x14>)
 800190a:	4803      	ldr	r0, [pc, #12]	; (8001918 <uart_init+0x18>)
 800190c:	f003 fa2a 	bl	8004d64 <HAL_UART_Receive_DMA>
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20001148 	.word	0x20001148
 8001918:	20001454 	.word	0x20001454

0800191c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	HAL_UART_AbortTransmit(&huart2);
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <HAL_UART_TxCpltCallback+0x1c>)
 8001926:	f003 fa61 	bl	8004dec <HAL_UART_AbortTransmit>
	uart_transmitFromCanRxQueue();
 800192a:	f000 f8fd 	bl	8001b28 <uart_transmitFromCanRxQueue>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20001454 	.word	0x20001454

0800193c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
	if (++uart_dma_laps_ahead >= 2) {
 8001944:	4b09      	ldr	r3, [pc, #36]	; (800196c <HAL_UART_RxCpltCallback+0x30>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	3301      	adds	r3, #1
 800194a:	4a08      	ldr	r2, [pc, #32]	; (800196c <HAL_UART_RxCpltCallback+0x30>)
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <HAL_UART_RxCpltCallback+0x30>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b01      	cmp	r3, #1
 8001954:	dd04      	ble.n	8001960 <HAL_UART_RxCpltCallback+0x24>
		ERR_COUNT++;
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_UART_RxCpltCallback+0x34>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	4a04      	ldr	r2, [pc, #16]	; (8001970 <HAL_UART_RxCpltCallback+0x34>)
 800195e:	6013      	str	r3, [r2, #0]
	}
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	20001144 	.word	0x20001144
 8001970:	20001120 	.word	0x20001120

08001974 <uart_in_read>:


void uart_in_read() {
 8001974:	b580      	push	{r7, lr}
 8001976:	b08c      	sub	sp, #48	; 0x30
 8001978:	af00      	add	r7, sp, #0
	int dma_ptr = (UART_IN_BUF_SIZE - huart2.hdmarx->Instance->CNDTR) + UART_IN_BUF_SIZE * uart_dma_laps_ahead;
 800197a:	4b63      	ldr	r3, [pc, #396]	; (8001b08 <uart_in_read+0x194>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	025b      	lsls	r3, r3, #9
 8001980:	461a      	mov	r2, r3
 8001982:	4b62      	ldr	r3, [pc, #392]	; (8001b0c <uart_in_read+0x198>)
 8001984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001990:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (dma_ptr - uart_in_read_ptr >= UART_IN_BUF_SIZE) {
 8001992:	4b5f      	ldr	r3, [pc, #380]	; (8001b10 <uart_in_read+0x19c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800199e:	f2c0 80a7 	blt.w	8001af0 <uart_in_read+0x17c>
		ERR_COUNT++; // Buffer overflow
 80019a2:	4b5c      	ldr	r3, [pc, #368]	; (8001b14 <uart_in_read+0x1a0>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	3301      	adds	r3, #1
 80019a8:	4a5a      	ldr	r2, [pc, #360]	; (8001b14 <uart_in_read+0x1a0>)
 80019aa:	6013      	str	r3, [r2, #0]
	}

	for (; dma_ptr - uart_in_read_ptr > 0; uart_in_read_ptr++) {
 80019ac:	e0a0      	b.n	8001af0 <uart_in_read+0x17c>

		if (uart_in_read_ptr >= UART_IN_BUF_SIZE) {
 80019ae:	4b58      	ldr	r3, [pc, #352]	; (8001b10 <uart_in_read+0x19c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019b6:	db19      	blt.n	80019ec <uart_in_read+0x78>
			uart_in_read_ptr = 0;
 80019b8:	4b55      	ldr	r3, [pc, #340]	; (8001b10 <uart_in_read+0x19c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
			uart_in_lastStart -= UART_IN_BUF_SIZE;
 80019be:	4b56      	ldr	r3, [pc, #344]	; (8001b18 <uart_in_read+0x1a4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80019c6:	4a54      	ldr	r2, [pc, #336]	; (8001b18 <uart_in_read+0x1a4>)
 80019c8:	6013      	str	r3, [r2, #0]
			uart_dma_laps_ahead--;
 80019ca:	4b4f      	ldr	r3, [pc, #316]	; (8001b08 <uart_in_read+0x194>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	4a4d      	ldr	r2, [pc, #308]	; (8001b08 <uart_in_read+0x194>)
 80019d2:	6013      	str	r3, [r2, #0]
			dma_ptr = (UART_IN_BUF_SIZE - huart2.hdmarx->Instance->CNDTR) + UART_IN_BUF_SIZE * uart_dma_laps_ahead;
 80019d4:	4b4c      	ldr	r3, [pc, #304]	; (8001b08 <uart_in_read+0x194>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	025b      	lsls	r3, r3, #9
 80019da:	461a      	mov	r2, r3
 80019dc:	4b4b      	ldr	r3, [pc, #300]	; (8001b0c <uart_in_read+0x198>)
 80019de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80019ea:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if (uart_in[uart_in_read_ptr] == COMM_DEL_START) {
 80019ec:	4b48      	ldr	r3, [pc, #288]	; (8001b10 <uart_in_read+0x19c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a4a      	ldr	r2, [pc, #296]	; (8001b1c <uart_in_read+0x1a8>)
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	2b24      	cmp	r3, #36	; 0x24
 80019f6:	d107      	bne.n	8001a08 <uart_in_read+0x94>
			uart_in_lastStart = uart_in_read_ptr;
 80019f8:	4b45      	ldr	r3, [pc, #276]	; (8001b10 <uart_in_read+0x19c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a46      	ldr	r2, [pc, #280]	; (8001b18 <uart_in_read+0x1a4>)
 80019fe:	6013      	str	r3, [r2, #0]
			uart_in_escapes = 0;
 8001a00:	4b47      	ldr	r3, [pc, #284]	; (8001b20 <uart_in_read+0x1ac>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	e06e      	b.n	8001ae6 <uart_in_read+0x172>
		}
		else if (uart_in[uart_in_read_ptr] == COMM_ESCAPE) uart_in_escapes++;
 8001a08:	4b41      	ldr	r3, [pc, #260]	; (8001b10 <uart_in_read+0x19c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a43      	ldr	r2, [pc, #268]	; (8001b1c <uart_in_read+0x1a8>)
 8001a0e:	5cd3      	ldrb	r3, [r2, r3]
 8001a10:	2b23      	cmp	r3, #35	; 0x23
 8001a12:	d105      	bne.n	8001a20 <uart_in_read+0xac>
 8001a14:	4b42      	ldr	r3, [pc, #264]	; (8001b20 <uart_in_read+0x1ac>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	4a41      	ldr	r2, [pc, #260]	; (8001b20 <uart_in_read+0x1ac>)
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e062      	b.n	8001ae6 <uart_in_read+0x172>
		else if (uart_in[uart_in_read_ptr] == COMM_DEL_STOP) {
 8001a20:	4b3b      	ldr	r3, [pc, #236]	; (8001b10 <uart_in_read+0x19c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a3d      	ldr	r2, [pc, #244]	; (8001b1c <uart_in_read+0x1a8>)
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	2b40      	cmp	r3, #64	; 0x40
 8001a2a:	d15c      	bne.n	8001ae6 <uart_in_read+0x172>

			int frameLength = uart_in_read_ptr - uart_in_lastStart + 1;
 8001a2c:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <uart_in_read+0x19c>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4b39      	ldr	r3, [pc, #228]	; (8001b18 <uart_in_read+0x1a4>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	3301      	adds	r3, #1
 8001a38:	62bb      	str	r3, [r7, #40]	; 0x28

			if (frameLength <= COMM_MAX_FRAME_SIZE &&			// Characters can fit in a frame
 8001a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a3c:	2b14      	cmp	r3, #20
 8001a3e:	dc52      	bgt.n	8001ae6 <uart_in_read+0x172>
					frameLength <= PACKAGE_SIZE + 3 + uart_in_escapes	// Data can't be as an example be 16 times 'A'
 8001a40:	4b37      	ldr	r3, [pc, #220]	; (8001b20 <uart_in_read+0x1ac>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	330b      	adds	r3, #11
			if (frameLength <= COMM_MAX_FRAME_SIZE &&			// Characters can fit in a frame
 8001a46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	dc4c      	bgt.n	8001ae6 <uart_in_read+0x172>
					/*&& escapes <= 9*/) {							// A frame can't be filled with '#'
				//uart_in_lastStart = -1; <--------
				struct CAN_QUEUE_DATA package = {0, {0}};
 8001a4c:	4a35      	ldr	r2, [pc, #212]	; (8001b24 <uart_in_read+0x1b0>)
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				char frame[COMM_MAX_FRAME_SIZE + 1] = {0};
 8001a58:	2300      	movs	r3, #0
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	f107 0308 	add.w	r3, r7, #8
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	741a      	strb	r2, [r3, #16]

				if (uart_in_lastStart < 0) {
 8001a6c:	4b2a      	ldr	r3, [pc, #168]	; (8001b18 <uart_in_read+0x1a4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	da1a      	bge.n	8001aaa <uart_in_read+0x136>
					memcpy(frame, uart_in + UART_IN_BUF_SIZE + uart_in_lastStart, -uart_in_lastStart);
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <uart_in_read+0x1a4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a7c:	4a27      	ldr	r2, [pc, #156]	; (8001b1c <uart_in_read+0x1a8>)
 8001a7e:	1899      	adds	r1, r3, r2
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <uart_in_read+0x1a4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	425b      	negs	r3, r3
 8001a86:	461a      	mov	r2, r3
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 ff4a 	bl	8005924 <memcpy>
					memcpy(frame - uart_in_lastStart, uart_in, uart_in_read_ptr + 1);
 8001a90:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <uart_in_read+0x1a4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	425b      	negs	r3, r3
 8001a96:	1d3a      	adds	r2, r7, #4
 8001a98:	18d0      	adds	r0, r2, r3
 8001a9a:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <uart_in_read+0x19c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	491e      	ldr	r1, [pc, #120]	; (8001b1c <uart_in_read+0x1a8>)
 8001aa4:	f003 ff3e 	bl	8005924 <memcpy>
 8001aa8:	e009      	b.n	8001abe <uart_in_read+0x14a>
				}
				else memcpy(frame, uart_in + uart_in_lastStart, frameLength);
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <uart_in_read+0x1a4>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <uart_in_read+0x1a8>)
 8001ab2:	18d1      	adds	r1, r2, r3
 8001ab4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f003 ff33 	bl	8005924 <memcpy>

 				if (from_frame(frame, frameLength, &package) == 1) {
 8001abe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ac0:	f107 021c 	add.w	r2, r7, #28
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fc88 	bl	80013dc <from_frame>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d104      	bne.n	8001adc <uart_in_read+0x168>
					passToCanTX(&package);
 8001ad2:	f107 031c 	add.w	r3, r7, #28
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fb4a 	bl	8001170 <passToCanTX>
				}
				uart_in_lastStart = uart_in_read_ptr - COMM_MAX_FRAME_SIZE;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <uart_in_read+0x19c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	3b14      	subs	r3, #20
 8001ae2:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <uart_in_read+0x1a4>)
 8001ae4:	6013      	str	r3, [r2, #0]
	for (; dma_ptr - uart_in_read_ptr > 0; uart_in_read_ptr++) {
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <uart_in_read+0x19c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	3301      	adds	r3, #1
 8001aec:	4a08      	ldr	r2, [pc, #32]	; (8001b10 <uart_in_read+0x19c>)
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <uart_in_read+0x19c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f73f af58 	bgt.w	80019ae <uart_in_read+0x3a>
			}
		}
	}
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	3730      	adds	r7, #48	; 0x30
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20001144 	.word	0x20001144
 8001b0c:	20001454 	.word	0x20001454
 8001b10:	20001140 	.word	0x20001140
 8001b14:	20001120 	.word	0x20001120
 8001b18:	20000004 	.word	0x20000004
 8001b1c:	20001148 	.word	0x20001148
 8001b20:	20001348 	.word	0x20001348
 8001b24:	080082fc 	.word	0x080082fc

08001b28 <uart_transmitFromCanRxQueue>:

void uart_transmitFromCanRxQueue() {
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
	if (huart2.gState == HAL_UART_STATE_READY) {
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <uart_transmitFromCanRxQueue+0x90>)
 8001b30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b32:	2b20      	cmp	r3, #32
 8001b34:	d13c      	bne.n	8001bb0 <uart_transmitFromCanRxQueue+0x88>
		struct CAN_QUEUE_DATA package = { 0, { 0 } };
 8001b36:	4a21      	ldr	r2, [pc, #132]	; (8001bbc <uart_transmitFromCanRxQueue+0x94>)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		if (nextTxFrame == NULL && CAN_from_rxQueue(&package)) {
 8001b40:	4b1f      	ldr	r3, [pc, #124]	; (8001bc0 <uart_transmitFromCanRxQueue+0x98>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d117      	bne.n	8001b78 <uart_transmitFromCanRxQueue+0x50>
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fb00 	bl	8001150 <CAN_from_rxQueue>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d010      	beq.n	8001b78 <uart_transmitFromCanRxQueue+0x50>

			memset(frameBuffer, 0, COMM_MAX_FRAME_SIZE);
 8001b56:	2214      	movs	r2, #20
 8001b58:	2100      	movs	r1, #0
 8001b5a:	481a      	ldr	r0, [pc, #104]	; (8001bc4 <uart_transmitFromCanRxQueue+0x9c>)
 8001b5c:	f003 fef0 	bl	8005940 <memset>

			if (to_frame(frameBuffer, sizeof(frameBuffer), &package) == 1) {
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	461a      	mov	r2, r3
 8001b64:	2115      	movs	r1, #21
 8001b66:	4817      	ldr	r0, [pc, #92]	; (8001bc4 <uart_transmitFromCanRxQueue+0x9c>)
 8001b68:	f7ff fbc9 	bl	80012fe <to_frame>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d102      	bne.n	8001b78 <uart_transmitFromCanRxQueue+0x50>
				// Package is put in frame and transmitted
				nextTxFrame = frameBuffer;
 8001b72:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <uart_transmitFromCanRxQueue+0x98>)
 8001b74:	4a13      	ldr	r2, [pc, #76]	; (8001bc4 <uart_transmitFromCanRxQueue+0x9c>)
 8001b76:	601a      	str	r2, [r3, #0]
			}
		}

		if (nextTxFrame != NULL && HAL_UART_Transmit_DMA(&huart2,
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <uart_transmitFromCanRxQueue+0x98>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d012      	beq.n	8001ba6 <uart_transmitFromCanRxQueue+0x7e>
 8001b80:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <uart_transmitFromCanRxQueue+0x98>)
 8001b82:	681c      	ldr	r4, [r3, #0]
				(uint8_t*) nextTxFrame, strlen(frameBuffer)) == HAL_OK) {
 8001b84:	480f      	ldr	r0, [pc, #60]	; (8001bc4 <uart_transmitFromCanRxQueue+0x9c>)
 8001b86:	f7fe fb23 	bl	80001d0 <strlen>
 8001b8a:	4603      	mov	r3, r0
		if (nextTxFrame != NULL && HAL_UART_Transmit_DMA(&huart2,
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4621      	mov	r1, r4
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <uart_transmitFromCanRxQueue+0x90>)
 8001b94:	f003 f868 	bl	8004c68 <HAL_UART_Transmit_DMA>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d103      	bne.n	8001ba6 <uart_transmitFromCanRxQueue+0x7e>
			nextTxFrame = NULL;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <uart_transmitFromCanRxQueue+0x98>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
		} else {
			ERR_COUNT++;
		}
	}
}
 8001ba4:	e004      	b.n	8001bb0 <uart_transmitFromCanRxQueue+0x88>
			ERR_COUNT++;
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <uart_transmitFromCanRxQueue+0xa0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	3301      	adds	r3, #1
 8001bac:	4a06      	ldr	r2, [pc, #24]	; (8001bc8 <uart_transmitFromCanRxQueue+0xa0>)
 8001bae:	6013      	str	r3, [r2, #0]
}
 8001bb0:	bf00      	nop
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}
 8001bb8:	20001454 	.word	0x20001454
 8001bbc:	080082fc 	.word	0x080082fc
 8001bc0:	2000113c 	.word	0x2000113c
 8001bc4:	20001124 	.word	0x20001124
 8001bc8:	20001120 	.word	0x20001120

08001bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd0:	b672      	cpsid	i
}
 8001bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <Error_Handler+0x8>
	...

08001bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <HAL_MspInit+0x44>)
 8001be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001be2:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <HAL_MspInit+0x44>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6613      	str	r3, [r2, #96]	; 0x60
 8001bea:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <HAL_MspInit+0x44>)
 8001bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	607b      	str	r3, [r7, #4]
 8001bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <HAL_MspInit+0x44>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfa:	4a08      	ldr	r2, [pc, #32]	; (8001c1c <HAL_MspInit+0x44>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	6593      	str	r3, [r2, #88]	; 0x58
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <HAL_MspInit+0x44>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	603b      	str	r3, [r7, #0]
 8001c0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000

08001c20 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <HAL_CAN_MspInit+0x90>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d131      	bne.n	8001ca6 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c42:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c46:	4a1b      	ldr	r2, [pc, #108]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c4e:	4b19      	ldr	r3, [pc, #100]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5a:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5e:	4a15      	ldr	r2, [pc, #84]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c66:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <HAL_CAN_MspInit+0x94>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c84:	2309      	movs	r3, #9
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c92:	f001 fc89 	bl	80035a8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2100      	movs	r1, #0
 8001c9a:	2014      	movs	r0, #20
 8001c9c:	f001 fa0b 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ca0:	2014      	movs	r0, #20
 8001ca2:	f001 fa24 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001ca6:	bf00      	nop
 8001ca8:	3728      	adds	r7, #40	; 0x28
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40006400 	.word	0x40006400
 8001cb4:	40021000 	.word	0x40021000

08001cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a4a      	ldr	r2, [pc, #296]	; (8001e00 <HAL_UART_MspInit+0x148>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	f040 808d 	bne.w	8001df6 <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cdc:	4b49      	ldr	r3, [pc, #292]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce0:	4a48      	ldr	r2, [pc, #288]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001ce2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ce8:	4b46      	ldr	r3, [pc, #280]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	4b43      	ldr	r3, [pc, #268]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf8:	4a42      	ldr	r2, [pc, #264]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d00:	4b40      	ldr	r3, [pc, #256]	; (8001e04 <HAL_UART_MspInit+0x14c>)
 8001d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1c:	2307      	movs	r3, #7
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2a:	f001 fc3d 	bl	80035a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d34:	2302      	movs	r3, #2
 8001d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001d40:	2303      	movs	r3, #3
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4e:	f001 fc2b 	bl	80035a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001d52:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d54:	4a2d      	ldr	r2, [pc, #180]	; (8001e0c <HAL_UART_MspInit+0x154>)
 8001d56:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001d58:	4b2b      	ldr	r3, [pc, #172]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d5e:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d64:	4b28      	ldr	r3, [pc, #160]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d6a:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d6c:	2280      	movs	r2, #128	; 0x80
 8001d6e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d70:	4b25      	ldr	r3, [pc, #148]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d76:	4b24      	ldr	r3, [pc, #144]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001d7c:	4b22      	ldr	r3, [pc, #136]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d7e:	2220      	movs	r2, #32
 8001d80:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d82:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001d88:	481f      	ldr	r0, [pc, #124]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d8a:	f001 f9cb 	bl	8003124 <HAL_DMA_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8001d94:	f7ff ff1a 	bl	8001bcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a1b      	ldr	r2, [pc, #108]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001d9c:	671a      	str	r2, [r3, #112]	; 0x70
 8001d9e:	4a1a      	ldr	r2, [pc, #104]	; (8001e08 <HAL_UART_MspInit+0x150>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001da4:	4b1a      	ldr	r3, [pc, #104]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001da6:	4a1b      	ldr	r2, [pc, #108]	; (8001e14 <HAL_UART_MspInit+0x15c>)
 8001da8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001daa:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dac:	2202      	movs	r2, #2
 8001dae:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001db0:	4b17      	ldr	r3, [pc, #92]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001db2:	2210      	movs	r2, #16
 8001db4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001db6:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dbc:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dbe:	2280      	movs	r2, #128	; 0x80
 8001dc0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dc2:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001dda:	480d      	ldr	r0, [pc, #52]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001ddc:	f001 f9a2 	bl	8003124 <HAL_DMA_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8001de6:	f7ff fef1 	bl	8001bcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a08      	ldr	r2, [pc, #32]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001dee:	66da      	str	r2, [r3, #108]	; 0x6c
 8001df0:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <HAL_UART_MspInit+0x158>)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001df6:	bf00      	nop
 8001df8:	3728      	adds	r7, #40	; 0x28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40004400 	.word	0x40004400
 8001e04:	40021000 	.word	0x40021000
 8001e08:	20001368 	.word	0x20001368
 8001e0c:	4002006c 	.word	0x4002006c
 8001e10:	2000140c 	.word	0x2000140c
 8001e14:	40020080 	.word	0x40020080

08001e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <NMI_Handler+0x4>

08001e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e22:	e7fe      	b.n	8001e22 <HardFault_Handler+0x4>

08001e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <MemManage_Handler+0x4>

08001e2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <BusFault_Handler+0x4>

08001e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <UsageFault_Handler+0x4>

08001e36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e64:	f000 f998 	bl	8002198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <DMA1_Channel6_IRQHandler+0x10>)
 8001e72:	f001 faad 	bl	80033d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20001368 	.word	0x20001368

08001e80 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001e84:	4802      	ldr	r0, [pc, #8]	; (8001e90 <DMA1_Channel7_IRQHandler+0x10>)
 8001e86:	f001 faa3 	bl	80033d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  //if (hdma_usart2_tx.DmaBaseAddress->ISR & (DMA_FLAG_TC1 << (hdma_usart2_tx.ChannelIndex & 0x1CU)) != 0U) uart_dma_XferCpltCallback();
  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	2000140c 	.word	0x2000140c

08001e94 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e98:	4803      	ldr	r0, [pc, #12]	; (8001ea8 <CAN1_RX0_IRQHandler+0x14>)
 8001e9a:	f000 fe16 	bl	8002aca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  CAN_handle_receive();
 8001e9e:	f7ff f915 	bl	80010cc <CAN_handle_receive>

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	200014d8 	.word	0x200014d8

08001eac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
	return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_kill>:

int _kill(int pid, int sig)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ec6:	f003 fd03 	bl	80058d0 <__errno>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2216      	movs	r2, #22
 8001ece:	601a      	str	r2, [r3, #0]
	return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_exit>:

void _exit (int status)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ffe7 	bl	8001ebc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eee:	e7fe      	b.n	8001eee <_exit+0x12>

08001ef0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e00a      	b.n	8001f18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f02:	f3af 8000 	nop.w
 8001f06:	4601      	mov	r1, r0
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	60ba      	str	r2, [r7, #8]
 8001f0e:	b2ca      	uxtb	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	3301      	adds	r3, #1
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	dbf0      	blt.n	8001f02 <_read+0x12>
	}

return len;
 8001f20:	687b      	ldr	r3, [r7, #4]
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	e009      	b.n	8001f50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	60ba      	str	r2, [r7, #8]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbf1      	blt.n	8001f3c <_write+0x12>
	}
	return len;
 8001f58:	687b      	ldr	r3, [r7, #4]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3718      	adds	r7, #24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <_close>:

int _close(int file)
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
	return -1;
 8001f6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
 8001f82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f8a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <_isatty>:

int _isatty(int file)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
	return 1;
 8001fa2:	2301      	movs	r3, #1
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
	return 0;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <_sbrk+0x5c>)
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <_sbrk+0x60>)
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fe0:	4b13      	ldr	r3, [pc, #76]	; (8002030 <_sbrk+0x64>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d102      	bne.n	8001fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <_sbrk+0x64>)
 8001fea:	4a12      	ldr	r2, [pc, #72]	; (8002034 <_sbrk+0x68>)
 8001fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <_sbrk+0x64>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d207      	bcs.n	800200c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ffc:	f003 fc68 	bl	80058d0 <__errno>
 8002000:	4603      	mov	r3, r0
 8002002:	220c      	movs	r2, #12
 8002004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
 800200a:	e009      	b.n	8002020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800200c:	4b08      	ldr	r3, [pc, #32]	; (8002030 <_sbrk+0x64>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002012:	4b07      	ldr	r3, [pc, #28]	; (8002030 <_sbrk+0x64>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	4a05      	ldr	r2, [pc, #20]	; (8002030 <_sbrk+0x64>)
 800201c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800201e:	68fb      	ldr	r3, [r7, #12]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20010000 	.word	0x20010000
 800202c:	00000400 	.word	0x00000400
 8002030:	2000134c 	.word	0x2000134c
 8002034:	20001518 	.word	0x20001518

08002038 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800203c:	4b15      	ldr	r3, [pc, #84]	; (8002094 <SystemInit+0x5c>)
 800203e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002042:	4a14      	ldr	r2, [pc, #80]	; (8002094 <SystemInit+0x5c>)
 8002044:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <SystemInit+0x60>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <SystemInit+0x60>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <SystemInit+0x60>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800205e:	4b0e      	ldr	r3, [pc, #56]	; (8002098 <SystemInit+0x60>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <SystemInit+0x60>)
 8002064:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002068:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800206c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <SystemInit+0x60>)
 8002070:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002074:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002076:	4b08      	ldr	r3, [pc, #32]	; (8002098 <SystemInit+0x60>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a07      	ldr	r2, [pc, #28]	; (8002098 <SystemInit+0x60>)
 800207c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002080:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002082:	4b05      	ldr	r3, [pc, #20]	; (8002098 <SystemInit+0x60>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000ed00 	.word	0xe000ed00
 8002098:	40021000 	.word	0x40021000

0800209c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800209c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020a0:	f7ff ffca 	bl	8002038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80020a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80020a6:	e003      	b.n	80020b0 <LoopCopyDataInit>

080020a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80020aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80020ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80020ae:	3104      	adds	r1, #4

080020b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80020b0:	480a      	ldr	r0, [pc, #40]	; (80020dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80020b2:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80020b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80020b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80020b8:	d3f6      	bcc.n	80020a8 <CopyDataInit>
	ldr	r2, =_sbss
 80020ba:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80020bc:	e002      	b.n	80020c4 <LoopFillZerobss>

080020be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80020be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80020c0:	f842 3b04 	str.w	r3, [r2], #4

080020c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <LoopForever+0x16>)
	cmp	r2, r3
 80020c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80020c8:	d3f9      	bcc.n	80020be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ca:	f003 fc07 	bl	80058dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020ce:	f7ff f9f9 	bl	80014c4 <main>

080020d2 <LoopForever>:

LoopForever:
    b LoopForever
 80020d2:	e7fe      	b.n	80020d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020d4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80020d8:	08008744 	.word	0x08008744
	ldr	r0, =_sdata
 80020dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80020e0:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 80020e4:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 80020e8:	20001514 	.word	0x20001514

080020ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC1_IRQHandler>

080020ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f8:	2003      	movs	r0, #3
 80020fa:	f000 ffd1 	bl	80030a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020fe:	2000      	movs	r0, #0
 8002100:	f000 f80e 	bl	8002120 <HAL_InitTick>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	71fb      	strb	r3, [r7, #7]
 800210e:	e001      	b.n	8002114 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002110:	f7ff fd62 	bl	8001bd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002114:	79fb      	ldrb	r3, [r7, #7]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800212c:	4b17      	ldr	r3, [pc, #92]	; (800218c <HAL_InitTick+0x6c>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d023      	beq.n	800217c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <HAL_InitTick+0x70>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <HAL_InitTick+0x6c>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4619      	mov	r1, r3
 800213e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002142:	fbb3 f3f1 	udiv	r3, r3, r1
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f000 ffdd 	bl	800310a <HAL_SYSTICK_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10f      	bne.n	8002176 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b0f      	cmp	r3, #15
 800215a:	d809      	bhi.n	8002170 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215c:	2200      	movs	r2, #0
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f000 ffa7 	bl	80030b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002168:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <HAL_InitTick+0x74>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	e007      	b.n	8002180 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
 8002174:	e004      	b.n	8002180 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	e001      	b.n	8002180 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002180:	7bfb      	ldrb	r3, [r7, #15]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000010 	.word	0x20000010
 8002190:	20000008 	.word	0x20000008
 8002194:	2000000c 	.word	0x2000000c

08002198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_IncTick+0x20>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b06      	ldr	r3, [pc, #24]	; (80021bc <HAL_IncTick+0x24>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4413      	add	r3, r2
 80021a8:	4a04      	ldr	r2, [pc, #16]	; (80021bc <HAL_IncTick+0x24>)
 80021aa:	6013      	str	r3, [r2, #0]
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000010 	.word	0x20000010
 80021bc:	20001500 	.word	0x20001500

080021c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return uwTick;
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <HAL_GetTick+0x14>)
 80021c6:	681b      	ldr	r3, [r3, #0]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20001500 	.word	0x20001500

080021d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e0ed      	b.n	80023c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d102      	bne.n	80021fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fd12 	bl	8001c20 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0202 	bic.w	r2, r2, #2
 800220a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800220c:	f7ff ffd8 	bl	80021c0 <HAL_GetTick>
 8002210:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002212:	e012      	b.n	800223a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002214:	f7ff ffd4 	bl	80021c0 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b0a      	cmp	r3, #10
 8002220:	d90b      	bls.n	800223a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2205      	movs	r2, #5
 8002232:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e0c5      	b.n	80023c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e5      	bne.n	8002214 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002258:	f7ff ffb2 	bl	80021c0 <HAL_GetTick>
 800225c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800225e:	e012      	b.n	8002286 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002260:	f7ff ffae 	bl	80021c0 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b0a      	cmp	r3, #10
 800226c:	d90b      	bls.n	8002286 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2205      	movs	r2, #5
 800227e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e09f      	b.n	80023c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0e5      	beq.n	8002260 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	7e1b      	ldrb	r3, [r3, #24]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d108      	bne.n	80022ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	e007      	b.n	80022be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7e5b      	ldrb	r3, [r3, #25]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d108      	bne.n	80022d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	e007      	b.n	80022e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	7e9b      	ldrb	r3, [r3, #26]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d108      	bne.n	8002302 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0220 	orr.w	r2, r2, #32
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	e007      	b.n	8002312 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0220 	bic.w	r2, r2, #32
 8002310:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7edb      	ldrb	r3, [r3, #27]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d108      	bne.n	800232c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0210 	bic.w	r2, r2, #16
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e007      	b.n	800233c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0210 	orr.w	r2, r2, #16
 800233a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7f1b      	ldrb	r3, [r3, #28]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d108      	bne.n	8002356 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0208 	orr.w	r2, r2, #8
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e007      	b.n	8002366 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0208 	bic.w	r2, r2, #8
 8002364:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7f5b      	ldrb	r3, [r3, #29]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d108      	bne.n	8002380 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0204 	orr.w	r2, r2, #4
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	e007      	b.n	8002390 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0204 	bic.w	r2, r2, #4
 800238e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	ea42 0103 	orr.w	r1, r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	1e5a      	subs	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b087      	sub	sp, #28
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80023e6:	7cfb      	ldrb	r3, [r7, #19]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d003      	beq.n	80023f4 <HAL_CAN_ConfigFilter+0x26>
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	f040 80aa 	bne.w	8002548 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	f003 031f 	and.w	r3, r3, #31
 800240c:	2201      	movs	r2, #1
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	43db      	mvns	r3, r3
 800241e:	401a      	ands	r2, r3
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d123      	bne.n	8002476 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	43db      	mvns	r3, r3
 8002438:	401a      	ands	r2, r3
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002450:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3248      	adds	r2, #72	; 0x48
 8002456:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800246a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800246c:	6979      	ldr	r1, [r7, #20]
 800246e:	3348      	adds	r3, #72	; 0x48
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	440b      	add	r3, r1
 8002474:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d122      	bne.n	80024c4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	431a      	orrs	r2, r3
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800249e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3248      	adds	r2, #72	; 0x48
 80024a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024ba:	6979      	ldr	r1, [r7, #20]
 80024bc:	3348      	adds	r3, #72	; 0x48
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	440b      	add	r3, r1
 80024c2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d109      	bne.n	80024e0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	401a      	ands	r2, r3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80024de:	e007      	b.n	80024f0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	431a      	orrs	r2, r3
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d109      	bne.n	800250c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	43db      	mvns	r3, r3
 8002502:	401a      	ands	r2, r3
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800250a:	e007      	b.n	800251c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	431a      	orrs	r2, r3
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d107      	bne.n	8002534 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	431a      	orrs	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800253a:	f023 0201 	bic.w	r2, r3, #1
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	e006      	b.n	8002556 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b01      	cmp	r3, #1
 8002574:	d12e      	bne.n	80025d4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2202      	movs	r2, #2
 800257a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 0201 	bic.w	r2, r2, #1
 800258c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800258e:	f7ff fe17 	bl	80021c0 <HAL_GetTick>
 8002592:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002594:	e012      	b.n	80025bc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002596:	f7ff fe13 	bl	80021c0 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b0a      	cmp	r3, #10
 80025a2:	d90b      	bls.n	80025bc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2205      	movs	r2, #5
 80025b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e012      	b.n	80025e2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1e5      	bne.n	8002596 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e006      	b.n	80025e2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
  }
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b089      	sub	sp, #36	; 0x24
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	60f8      	str	r0, [r7, #12]
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	607a      	str	r2, [r7, #4]
 80025f6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002608:	7ffb      	ldrb	r3, [r7, #31]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d003      	beq.n	8002616 <HAL_CAN_AddTxMessage+0x2c>
 800260e:	7ffb      	ldrb	r3, [r7, #31]
 8002610:	2b02      	cmp	r3, #2
 8002612:	f040 80b8 	bne.w	8002786 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10a      	bne.n	8002636 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002626:	2b00      	cmp	r3, #0
 8002628:	d105      	bne.n	8002636 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 80a0 	beq.w	8002776 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	0e1b      	lsrs	r3, r3, #24
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d907      	bls.n	8002656 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e09e      	b.n	8002794 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002656:	2201      	movs	r2, #1
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	409a      	lsls	r2, r3
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10d      	bne.n	8002684 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002672:	68f9      	ldr	r1, [r7, #12]
 8002674:	6809      	ldr	r1, [r1, #0]
 8002676:	431a      	orrs	r2, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	3318      	adds	r3, #24
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	440b      	add	r3, r1
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	e00f      	b.n	80026a4 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800268e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002698:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	3318      	adds	r3, #24
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	440b      	add	r3, r1
 80026a2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6819      	ldr	r1, [r3, #0]
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	3318      	adds	r3, #24
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	440b      	add	r3, r1
 80026b4:	3304      	adds	r3, #4
 80026b6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	7d1b      	ldrb	r3, [r3, #20]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d111      	bne.n	80026e4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	3318      	adds	r3, #24
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	6811      	ldr	r1, [r2, #0]
 80026d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	3318      	adds	r3, #24
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	440b      	add	r3, r1
 80026e0:	3304      	adds	r3, #4
 80026e2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3307      	adds	r3, #7
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	061a      	lsls	r2, r3, #24
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3306      	adds	r3, #6
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	041b      	lsls	r3, r3, #16
 80026f4:	431a      	orrs	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	3305      	adds	r3, #5
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	021b      	lsls	r3, r3, #8
 80026fe:	4313      	orrs	r3, r2
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	3204      	adds	r2, #4
 8002704:	7812      	ldrb	r2, [r2, #0]
 8002706:	4610      	mov	r0, r2
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	6811      	ldr	r1, [r2, #0]
 800270c:	ea43 0200 	orr.w	r2, r3, r0
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	440b      	add	r3, r1
 8002716:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800271a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3303      	adds	r3, #3
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	061a      	lsls	r2, r3, #24
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3302      	adds	r3, #2
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	041b      	lsls	r3, r3, #16
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3301      	adds	r3, #1
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	021b      	lsls	r3, r3, #8
 8002736:	4313      	orrs	r3, r2
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	7812      	ldrb	r2, [r2, #0]
 800273c:	4610      	mov	r0, r2
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	6811      	ldr	r1, [r2, #0]
 8002742:	ea43 0200 	orr.w	r2, r3, r0
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	440b      	add	r3, r1
 800274c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002750:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	3318      	adds	r3, #24
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	4413      	add	r3, r2
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	6811      	ldr	r1, [r2, #0]
 8002764:	f043 0201 	orr.w	r2, r3, #1
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	3318      	adds	r3, #24
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	440b      	add	r3, r1
 8002770:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e00e      	b.n	8002794 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e006      	b.n	8002794 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
  }
}
 8002794:	4618      	mov	r0, r3
 8002796:	3724      	adds	r7, #36	; 0x24
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80027b4:	7afb      	ldrb	r3, [r7, #11]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d002      	beq.n	80027c0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80027ba:	7afb      	ldrb	r3, [r7, #11]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d11d      	bne.n	80027fc <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	3301      	adds	r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3301      	adds	r3, #1
 80027fa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80027fc:	68fb      	ldr	r3, [r7, #12]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800280a:	b480      	push	{r7}
 800280c:	b087      	sub	sp, #28
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800281e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002820:	7dfb      	ldrb	r3, [r7, #23]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d003      	beq.n	800282e <HAL_CAN_GetRxMessage+0x24>
 8002826:	7dfb      	ldrb	r3, [r7, #23]
 8002828:	2b02      	cmp	r3, #2
 800282a:	f040 80f3 	bne.w	8002a14 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10e      	bne.n	8002852 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d116      	bne.n	8002870 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002846:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e0e7      	b.n	8002a22 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	2b00      	cmp	r3, #0
 800285e:	d107      	bne.n	8002870 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0d8      	b.n	8002a22 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	331b      	adds	r3, #27
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	4413      	add	r3, r2
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0204 	and.w	r2, r3, #4
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10c      	bne.n	80028a8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	331b      	adds	r3, #27
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	4413      	add	r3, r2
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	0d5b      	lsrs	r3, r3, #21
 800289e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	e00b      	b.n	80028c0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	331b      	adds	r3, #27
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	08db      	lsrs	r3, r3, #3
 80028b8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	331b      	adds	r3, #27
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	4413      	add	r3, r2
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0202 	and.w	r2, r3, #2
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	331b      	adds	r3, #27
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	4413      	add	r3, r2
 80028e2:	3304      	adds	r3, #4
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 020f 	and.w	r2, r3, #15
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	331b      	adds	r3, #27
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	4413      	add	r3, r2
 80028fa:	3304      	adds	r3, #4
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	0a1b      	lsrs	r3, r3, #8
 8002900:	b2da      	uxtb	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	331b      	adds	r3, #27
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	4413      	add	r3, r2
 8002912:	3304      	adds	r3, #4
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	0c1b      	lsrs	r3, r3, #16
 8002918:	b29a      	uxth	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	4413      	add	r3, r2
 8002928:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	b2da      	uxtb	r2, r3
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	4413      	add	r3, r2
 800293e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	0a1a      	lsrs	r2, r3, #8
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	3301      	adds	r3, #1
 800294a:	b2d2      	uxtb	r2, r2
 800294c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	4413      	add	r3, r2
 8002958:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	0c1a      	lsrs	r2, r3, #16
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	3302      	adds	r3, #2
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	4413      	add	r3, r2
 8002972:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	0e1a      	lsrs	r2, r3, #24
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	3303      	adds	r3, #3
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	4413      	add	r3, r2
 800298c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	3304      	adds	r3, #4
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0a1a      	lsrs	r2, r3, #8
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	3305      	adds	r3, #5
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	4413      	add	r3, r2
 80029be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	0c1a      	lsrs	r2, r3, #16
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	3306      	adds	r3, #6
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	4413      	add	r3, r2
 80029d8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	0e1a      	lsrs	r2, r3, #24
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	3307      	adds	r3, #7
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d108      	bne.n	8002a00 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f042 0220 	orr.w	r2, r2, #32
 80029fc:	60da      	str	r2, [r3, #12]
 80029fe:	e007      	b.n	8002a10 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0220 	orr.w	r2, r2, #32
 8002a0e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	e006      	b.n	8002a22 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
  }
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	371c      	adds	r7, #28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b085      	sub	sp, #20
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a42:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a44:	7afb      	ldrb	r3, [r7, #11]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d002      	beq.n	8002a50 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002a4a:	7afb      	ldrb	r3, [r7, #11]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d10f      	bne.n	8002a70 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d106      	bne.n	8002a64 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	e005      	b.n	8002a70 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002a70:	68fb      	ldr	r3, [r7, #12]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b085      	sub	sp, #20
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a8e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d002      	beq.n	8002a9c <HAL_CAN_ActivateNotification+0x1e>
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d109      	bne.n	8002ab0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6959      	ldr	r1, [r3, #20]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e006      	b.n	8002abe <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
  }
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b08a      	sub	sp, #40	; 0x28
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d07c      	beq.n	8002c0a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d023      	beq.n	8002b62 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7fe fa43 	bl	8000fb8 <HAL_CAN_TxMailbox0CompleteCallback>
 8002b32:	e016      	b.n	8002b62 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d004      	beq.n	8002b48 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
 8002b46:	e00c      	b.n	8002b62 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d004      	beq.n	8002b5c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b58:	627b      	str	r3, [r7, #36]	; 0x24
 8002b5a:	e002      	b.n	8002b62 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f96b 	bl	8002e38 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d024      	beq.n	8002bb6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b74:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7fe fa47 	bl	8001014 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b86:	e016      	b.n	8002bb6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d004      	beq.n	8002b9c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
 8002b9a:	e00c      	b.n	8002bb6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d004      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
 8002bae:	e002      	b.n	8002bb6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f94b 	bl	8002e4c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d024      	beq.n	8002c0a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bc8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7fe fa4b 	bl	8001070 <HAL_CAN_TxMailbox2CompleteCallback>
 8002bda:	e016      	b.n	8002c0a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d004      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
 8002bee:	e00c      	b.n	8002c0a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d004      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
 8002c02:	e002      	b.n	8002c0a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f92b 	bl	8002e60 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	f003 0308 	and.w	r3, r3, #8
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00c      	beq.n	8002c2e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d007      	beq.n	8002c2e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2210      	movs	r2, #16
 8002c2c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00b      	beq.n	8002c50 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d006      	beq.n	8002c50 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2208      	movs	r2, #8
 8002c48:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f91c 	bl	8002e88 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d009      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 f903 	bl	8002e74 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00c      	beq.n	8002c92 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d007      	beq.n	8002c92 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2210      	movs	r2, #16
 8002c90:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	f003 0320 	and.w	r3, r3, #32
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00b      	beq.n	8002cb4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d006      	beq.n	8002cb4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2208      	movs	r2, #8
 8002cac:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f8fe 	bl	8002eb0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002cb4:	6a3b      	ldr	r3, [r7, #32]
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d009      	beq.n	8002cd2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f8e5 	bl	8002e9c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00b      	beq.n	8002cf4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d006      	beq.n	8002cf4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2210      	movs	r2, #16
 8002cec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f8e8 	bl	8002ec4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00b      	beq.n	8002d16 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f003 0308 	and.w	r3, r3, #8
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d006      	beq.n	8002d16 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2208      	movs	r2, #8
 8002d0e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f8e1 	bl	8002ed8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d07b      	beq.n	8002e18 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	f003 0304 	and.w	r3, r3, #4
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d072      	beq.n	8002e10 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d2a:	6a3b      	ldr	r3, [r7, #32]
 8002d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d40:	f043 0301 	orr.w	r3, r3, #1
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	f043 0302 	orr.w	r3, r3, #2
 8002d60:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d008      	beq.n	8002d7e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	f043 0304 	orr.w	r3, r3, #4
 8002d7c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d043      	beq.n	8002e10 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d03e      	beq.n	8002e10 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d98:	2b60      	cmp	r3, #96	; 0x60
 8002d9a:	d02b      	beq.n	8002df4 <HAL_CAN_IRQHandler+0x32a>
 8002d9c:	2b60      	cmp	r3, #96	; 0x60
 8002d9e:	d82e      	bhi.n	8002dfe <HAL_CAN_IRQHandler+0x334>
 8002da0:	2b50      	cmp	r3, #80	; 0x50
 8002da2:	d022      	beq.n	8002dea <HAL_CAN_IRQHandler+0x320>
 8002da4:	2b50      	cmp	r3, #80	; 0x50
 8002da6:	d82a      	bhi.n	8002dfe <HAL_CAN_IRQHandler+0x334>
 8002da8:	2b40      	cmp	r3, #64	; 0x40
 8002daa:	d019      	beq.n	8002de0 <HAL_CAN_IRQHandler+0x316>
 8002dac:	2b40      	cmp	r3, #64	; 0x40
 8002dae:	d826      	bhi.n	8002dfe <HAL_CAN_IRQHandler+0x334>
 8002db0:	2b30      	cmp	r3, #48	; 0x30
 8002db2:	d010      	beq.n	8002dd6 <HAL_CAN_IRQHandler+0x30c>
 8002db4:	2b30      	cmp	r3, #48	; 0x30
 8002db6:	d822      	bhi.n	8002dfe <HAL_CAN_IRQHandler+0x334>
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d002      	beq.n	8002dc2 <HAL_CAN_IRQHandler+0x2f8>
 8002dbc:	2b20      	cmp	r3, #32
 8002dbe:	d005      	beq.n	8002dcc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002dc0:	e01d      	b.n	8002dfe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	f043 0308 	orr.w	r3, r3, #8
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dca:	e019      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	f043 0310 	orr.w	r3, r3, #16
 8002dd2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dd4:	e014      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	f043 0320 	orr.w	r3, r3, #32
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dde:	e00f      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002de8:	e00a      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002df2:	e005      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002dfc:	e000      	b.n	8002e00 <HAL_CAN_IRQHandler+0x336>
            break;
 8002dfe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e0e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2204      	movs	r2, #4
 8002e16:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d008      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	431a      	orrs	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f85e 	bl	8002eec <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002e30:	bf00      	nop
 8002e32:	3728      	adds	r7, #40	; 0x28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f10:	4b0c      	ldr	r3, [pc, #48]	; (8002f44 <__NVIC_SetPriorityGrouping+0x44>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f32:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <__NVIC_SetPriorityGrouping+0x44>)
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	60d3      	str	r3, [r2, #12]
}
 8002f38:	bf00      	nop
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	e000ed00 	.word	0xe000ed00

08002f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f4c:	4b04      	ldr	r3, [pc, #16]	; (8002f60 <__NVIC_GetPriorityGrouping+0x18>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	0a1b      	lsrs	r3, r3, #8
 8002f52:	f003 0307 	and.w	r3, r3, #7
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	db0b      	blt.n	8002f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	f003 021f 	and.w	r2, r3, #31
 8002f7c:	4907      	ldr	r1, [pc, #28]	; (8002f9c <__NVIC_EnableIRQ+0x38>)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	095b      	lsrs	r3, r3, #5
 8002f84:	2001      	movs	r0, #1
 8002f86:	fa00 f202 	lsl.w	r2, r0, r2
 8002f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	e000e100 	.word	0xe000e100

08002fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	6039      	str	r1, [r7, #0]
 8002faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	db0a      	blt.n	8002fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	490c      	ldr	r1, [pc, #48]	; (8002fec <__NVIC_SetPriority+0x4c>)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	0112      	lsls	r2, r2, #4
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fc8:	e00a      	b.n	8002fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	4908      	ldr	r1, [pc, #32]	; (8002ff0 <__NVIC_SetPriority+0x50>)
 8002fd0:	79fb      	ldrb	r3, [r7, #7]
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	3b04      	subs	r3, #4
 8002fd8:	0112      	lsls	r2, r2, #4
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	440b      	add	r3, r1
 8002fde:	761a      	strb	r2, [r3, #24]
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	e000e100 	.word	0xe000e100
 8002ff0:	e000ed00 	.word	0xe000ed00

08002ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b089      	sub	sp, #36	; 0x24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 0307 	and.w	r3, r3, #7
 8003006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f1c3 0307 	rsb	r3, r3, #7
 800300e:	2b04      	cmp	r3, #4
 8003010:	bf28      	it	cs
 8003012:	2304      	movcs	r3, #4
 8003014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	3304      	adds	r3, #4
 800301a:	2b06      	cmp	r3, #6
 800301c:	d902      	bls.n	8003024 <NVIC_EncodePriority+0x30>
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	3b03      	subs	r3, #3
 8003022:	e000      	b.n	8003026 <NVIC_EncodePriority+0x32>
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003028:	f04f 32ff 	mov.w	r2, #4294967295
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43da      	mvns	r2, r3
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	401a      	ands	r2, r3
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800303c:	f04f 31ff 	mov.w	r1, #4294967295
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fa01 f303 	lsl.w	r3, r1, r3
 8003046:	43d9      	mvns	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800304c:	4313      	orrs	r3, r2
         );
}
 800304e:	4618      	mov	r0, r3
 8003050:	3724      	adds	r7, #36	; 0x24
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800306c:	d301      	bcc.n	8003072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800306e:	2301      	movs	r3, #1
 8003070:	e00f      	b.n	8003092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003072:	4a0a      	ldr	r2, [pc, #40]	; (800309c <SysTick_Config+0x40>)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800307a:	210f      	movs	r1, #15
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f7ff ff8e 	bl	8002fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <SysTick_Config+0x40>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800308a:	4b04      	ldr	r3, [pc, #16]	; (800309c <SysTick_Config+0x40>)
 800308c:	2207      	movs	r2, #7
 800308e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	e000e010 	.word	0xe000e010

080030a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff ff29 	bl	8002f00 <__NVIC_SetPriorityGrouping>
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b086      	sub	sp, #24
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	4603      	mov	r3, r0
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030c8:	f7ff ff3e 	bl	8002f48 <__NVIC_GetPriorityGrouping>
 80030cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	68b9      	ldr	r1, [r7, #8]
 80030d2:	6978      	ldr	r0, [r7, #20]
 80030d4:	f7ff ff8e 	bl	8002ff4 <NVIC_EncodePriority>
 80030d8:	4602      	mov	r2, r0
 80030da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff5d 	bl	8002fa0 <__NVIC_SetPriority>
}
 80030e6:	bf00      	nop
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	4603      	mov	r3, r0
 80030f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff31 	bl	8002f64 <__NVIC_EnableIRQ>
}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ffa2 	bl	800305c <SysTick_Config>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e098      	b.n	8003268 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	4b4d      	ldr	r3, [pc, #308]	; (8003274 <HAL_DMA_Init+0x150>)
 800313e:	429a      	cmp	r2, r3
 8003140:	d80f      	bhi.n	8003162 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	4b4b      	ldr	r3, [pc, #300]	; (8003278 <HAL_DMA_Init+0x154>)
 800314a:	4413      	add	r3, r2
 800314c:	4a4b      	ldr	r2, [pc, #300]	; (800327c <HAL_DMA_Init+0x158>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	009a      	lsls	r2, r3, #2
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a48      	ldr	r2, [pc, #288]	; (8003280 <HAL_DMA_Init+0x15c>)
 800315e:	641a      	str	r2, [r3, #64]	; 0x40
 8003160:	e00e      	b.n	8003180 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	4b46      	ldr	r3, [pc, #280]	; (8003284 <HAL_DMA_Init+0x160>)
 800316a:	4413      	add	r3, r2
 800316c:	4a43      	ldr	r2, [pc, #268]	; (800327c <HAL_DMA_Init+0x158>)
 800316e:	fba2 2303 	umull	r2, r3, r2, r3
 8003172:	091b      	lsrs	r3, r3, #4
 8003174:	009a      	lsls	r2, r3, #2
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a42      	ldr	r2, [pc, #264]	; (8003288 <HAL_DMA_Init+0x164>)
 800317e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800319a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80031a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031da:	d039      	beq.n	8003250 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	4a27      	ldr	r2, [pc, #156]	; (8003280 <HAL_DMA_Init+0x15c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d11a      	bne.n	800321c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031e6:	4b29      	ldr	r3, [pc, #164]	; (800328c <HAL_DMA_Init+0x168>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	f003 031c 	and.w	r3, r3, #28
 80031f2:	210f      	movs	r1, #15
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	43db      	mvns	r3, r3
 80031fa:	4924      	ldr	r1, [pc, #144]	; (800328c <HAL_DMA_Init+0x168>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003200:	4b22      	ldr	r3, [pc, #136]	; (800328c <HAL_DMA_Init+0x168>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6859      	ldr	r1, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320c:	f003 031c 	and.w	r3, r3, #28
 8003210:	fa01 f303 	lsl.w	r3, r1, r3
 8003214:	491d      	ldr	r1, [pc, #116]	; (800328c <HAL_DMA_Init+0x168>)
 8003216:	4313      	orrs	r3, r2
 8003218:	600b      	str	r3, [r1, #0]
 800321a:	e019      	b.n	8003250 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800321c:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <HAL_DMA_Init+0x16c>)
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003224:	f003 031c 	and.w	r3, r3, #28
 8003228:	210f      	movs	r1, #15
 800322a:	fa01 f303 	lsl.w	r3, r1, r3
 800322e:	43db      	mvns	r3, r3
 8003230:	4917      	ldr	r1, [pc, #92]	; (8003290 <HAL_DMA_Init+0x16c>)
 8003232:	4013      	ands	r3, r2
 8003234:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003236:	4b16      	ldr	r3, [pc, #88]	; (8003290 <HAL_DMA_Init+0x16c>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6859      	ldr	r1, [r3, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003242:	f003 031c 	and.w	r3, r3, #28
 8003246:	fa01 f303 	lsl.w	r3, r1, r3
 800324a:	4911      	ldr	r1, [pc, #68]	; (8003290 <HAL_DMA_Init+0x16c>)
 800324c:	4313      	orrs	r3, r2
 800324e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	40020407 	.word	0x40020407
 8003278:	bffdfff8 	.word	0xbffdfff8
 800327c:	cccccccd 	.word	0xcccccccd
 8003280:	40020000 	.word	0x40020000
 8003284:	bffdfbf8 	.word	0xbffdfbf8
 8003288:	40020400 	.word	0x40020400
 800328c:	400200a8 	.word	0x400200a8
 8003290:	400204a8 	.word	0x400204a8

08003294 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_DMA_Start_IT+0x20>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e04b      	b.n	800334c <HAL_DMA_Start_IT+0xb8>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d13a      	bne.n	800333e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0201 	bic.w	r2, r2, #1
 80032e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	68b9      	ldr	r1, [r7, #8]
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 f92a 	bl	8003546 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d008      	beq.n	800330c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 020e 	orr.w	r2, r2, #14
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	e00f      	b.n	800332c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0204 	bic.w	r2, r2, #4
 800331a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 020a 	orr.w	r2, r2, #10
 800332a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	e005      	b.n	800334a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003346:	2302      	movs	r3, #2
 8003348:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800334a:	7dfb      	ldrb	r3, [r7, #23]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d008      	beq.n	800337e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2204      	movs	r2, #4
 8003370:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e022      	b.n	80033c4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 020e 	bic.w	r2, r2, #14
 800338c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	f003 021c 	and.w	r2, r3, #28
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	2101      	movs	r1, #1
 80033ac:	fa01 f202 	lsl.w	r2, r1, r2
 80033b0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ec:	f003 031c 	and.w	r3, r3, #28
 80033f0:	2204      	movs	r2, #4
 80033f2:	409a      	lsls	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d026      	beq.n	800344a <HAL_DMA_IRQHandler+0x7a>
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	d021      	beq.n	800344a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	2b00      	cmp	r3, #0
 8003412:	d107      	bne.n	8003424 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0204 	bic.w	r2, r2, #4
 8003422:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003428:	f003 021c 	and.w	r2, r3, #28
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	2104      	movs	r1, #4
 8003432:	fa01 f202 	lsl.w	r2, r1, r2
 8003436:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343c:	2b00      	cmp	r3, #0
 800343e:	d071      	beq.n	8003524 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003448:	e06c      	b.n	8003524 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	f003 031c 	and.w	r3, r3, #28
 8003452:	2202      	movs	r2, #2
 8003454:	409a      	lsls	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4013      	ands	r3, r2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d02e      	beq.n	80034bc <HAL_DMA_IRQHandler+0xec>
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d029      	beq.n	80034bc <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10b      	bne.n	800348e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 020a 	bic.w	r2, r2, #10
 8003484:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	f003 021c 	and.w	r2, r3, #28
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	2102      	movs	r1, #2
 800349c:	fa01 f202 	lsl.w	r2, r1, r2
 80034a0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d038      	beq.n	8003524 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80034ba:	e033      	b.n	8003524 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c0:	f003 031c 	and.w	r3, r3, #28
 80034c4:	2208      	movs	r2, #8
 80034c6:	409a      	lsls	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d02a      	beq.n	8003526 <HAL_DMA_IRQHandler+0x156>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d025      	beq.n	8003526 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 020e 	bic.w	r2, r2, #14
 80034e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ee:	f003 021c 	and.w	r2, r3, #28
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	2101      	movs	r1, #1
 80034f8:	fa01 f202 	lsl.w	r2, r1, r2
 80034fc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003518:	2b00      	cmp	r3, #0
 800351a:	d004      	beq.n	8003526 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003524:	bf00      	nop
 8003526:	bf00      	nop
}
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003546:	b480      	push	{r7}
 8003548:	b085      	sub	sp, #20
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
 8003552:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003558:	f003 021c 	and.w	r2, r3, #28
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003560:	2101      	movs	r1, #1
 8003562:	fa01 f202 	lsl.w	r2, r1, r2
 8003566:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	2b10      	cmp	r3, #16
 8003576:	d108      	bne.n	800358a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68ba      	ldr	r2, [r7, #8]
 8003586:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003588:	e007      	b.n	800359a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	60da      	str	r2, [r3, #12]
}
 800359a:	bf00      	nop
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035b2:	2300      	movs	r3, #0
 80035b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b6:	e148      	b.n	800384a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	2101      	movs	r1, #1
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	fa01 f303 	lsl.w	r3, r1, r3
 80035c4:	4013      	ands	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 813a 	beq.w	8003844 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d00b      	beq.n	80035f0 <HAL_GPIO_Init+0x48>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d007      	beq.n	80035f0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035e4:	2b11      	cmp	r3, #17
 80035e6:	d003      	beq.n	80035f0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b12      	cmp	r3, #18
 80035ee:	d130      	bne.n	8003652 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	2203      	movs	r2, #3
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4013      	ands	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68da      	ldr	r2, [r3, #12]
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003626:	2201      	movs	r2, #1
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4013      	ands	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	f003 0201 	and.w	r2, r3, #1
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4313      	orrs	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	2203      	movs	r2, #3
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43db      	mvns	r3, r3
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4013      	ands	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	4313      	orrs	r3, r2
 800367a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b02      	cmp	r3, #2
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0xea>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b12      	cmp	r3, #18
 8003690:	d123      	bne.n	80036da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	08da      	lsrs	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3208      	adds	r2, #8
 800369a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800369e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	220f      	movs	r2, #15
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	43db      	mvns	r3, r3
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4013      	ands	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	691a      	ldr	r2, [r3, #16]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	08da      	lsrs	r2, r3, #3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3208      	adds	r2, #8
 80036d4:	6939      	ldr	r1, [r7, #16]
 80036d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	2203      	movs	r2, #3
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43db      	mvns	r3, r3
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	4013      	ands	r3, r2
 80036f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f003 0203 	and.w	r2, r3, #3
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8094 	beq.w	8003844 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800371c:	4b52      	ldr	r3, [pc, #328]	; (8003868 <HAL_GPIO_Init+0x2c0>)
 800371e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003720:	4a51      	ldr	r2, [pc, #324]	; (8003868 <HAL_GPIO_Init+0x2c0>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	6613      	str	r3, [r2, #96]	; 0x60
 8003728:	4b4f      	ldr	r3, [pc, #316]	; (8003868 <HAL_GPIO_Init+0x2c0>)
 800372a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003734:	4a4d      	ldr	r2, [pc, #308]	; (800386c <HAL_GPIO_Init+0x2c4>)
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	089b      	lsrs	r3, r3, #2
 800373a:	3302      	adds	r3, #2
 800373c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	220f      	movs	r2, #15
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	4013      	ands	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800375e:	d00d      	beq.n	800377c <HAL_GPIO_Init+0x1d4>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a43      	ldr	r2, [pc, #268]	; (8003870 <HAL_GPIO_Init+0x2c8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d007      	beq.n	8003778 <HAL_GPIO_Init+0x1d0>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a42      	ldr	r2, [pc, #264]	; (8003874 <HAL_GPIO_Init+0x2cc>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d101      	bne.n	8003774 <HAL_GPIO_Init+0x1cc>
 8003770:	2302      	movs	r3, #2
 8003772:	e004      	b.n	800377e <HAL_GPIO_Init+0x1d6>
 8003774:	2307      	movs	r3, #7
 8003776:	e002      	b.n	800377e <HAL_GPIO_Init+0x1d6>
 8003778:	2301      	movs	r3, #1
 800377a:	e000      	b.n	800377e <HAL_GPIO_Init+0x1d6>
 800377c:	2300      	movs	r3, #0
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	f002 0203 	and.w	r2, r2, #3
 8003784:	0092      	lsls	r2, r2, #2
 8003786:	4093      	lsls	r3, r2
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	4313      	orrs	r3, r2
 800378c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800378e:	4937      	ldr	r1, [pc, #220]	; (800386c <HAL_GPIO_Init+0x2c4>)
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	089b      	lsrs	r3, r3, #2
 8003794:	3302      	adds	r3, #2
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800379c:	4b36      	ldr	r3, [pc, #216]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	43db      	mvns	r3, r3
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	4013      	ands	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	4313      	orrs	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037c0:	4a2d      	ldr	r2, [pc, #180]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80037c6:	4b2c      	ldr	r3, [pc, #176]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4013      	ands	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037ea:	4a23      	ldr	r2, [pc, #140]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037f0:	4b21      	ldr	r3, [pc, #132]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003814:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800381a:	4b17      	ldr	r3, [pc, #92]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	43db      	mvns	r3, r3
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800383e:	4a0e      	ldr	r2, [pc, #56]	; (8003878 <HAL_GPIO_Init+0x2d0>)
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	3301      	adds	r3, #1
 8003848:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	f47f aeaf 	bne.w	80035b8 <HAL_GPIO_Init+0x10>
  }
}
 800385a:	bf00      	nop
 800385c:	bf00      	nop
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	40021000 	.word	0x40021000
 800386c:	40010000 	.word	0x40010000
 8003870:	48000400 	.word	0x48000400
 8003874:	48000800 	.word	0x48000800
 8003878:	40010400 	.word	0x40010400

0800387c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	807b      	strh	r3, [r7, #2]
 8003888:	4613      	mov	r3, r2
 800388a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800388c:	787b      	ldrb	r3, [r7, #1]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003892:	887a      	ldrh	r2, [r7, #2]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003898:	e002      	b.n	80038a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800389a:	887a      	ldrh	r2, [r7, #2]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038b0:	4b05      	ldr	r3, [pc, #20]	; (80038c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a04      	ldr	r2, [pc, #16]	; (80038c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ba:	6013      	str	r3, [r2, #0]
}
 80038bc:	bf00      	nop
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40007000 	.word	0x40007000

080038cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038d0:	4b04      	ldr	r3, [pc, #16]	; (80038e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40007000 	.word	0x40007000

080038e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038f6:	d130      	bne.n	800395a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038f8:	4b23      	ldr	r3, [pc, #140]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003900:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003904:	d038      	beq.n	8003978 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003906:	4b20      	ldr	r3, [pc, #128]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800390e:	4a1e      	ldr	r2, [pc, #120]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003910:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003914:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003916:	4b1d      	ldr	r3, [pc, #116]	; (800398c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2232      	movs	r2, #50	; 0x32
 800391c:	fb02 f303 	mul.w	r3, r2, r3
 8003920:	4a1b      	ldr	r2, [pc, #108]	; (8003990 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	0c9b      	lsrs	r3, r3, #18
 8003928:	3301      	adds	r3, #1
 800392a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800392c:	e002      	b.n	8003934 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	3b01      	subs	r3, #1
 8003932:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003934:	4b14      	ldr	r3, [pc, #80]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003940:	d102      	bne.n	8003948 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1f2      	bne.n	800392e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003954:	d110      	bne.n	8003978 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e00f      	b.n	800397a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003966:	d007      	beq.n	8003978 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003968:	4b07      	ldr	r3, [pc, #28]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003970:	4a05      	ldr	r2, [pc, #20]	; (8003988 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003972:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003976:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40007000 	.word	0x40007000
 800398c:	20000008 	.word	0x20000008
 8003990:	431bde83 	.word	0x431bde83

08003994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d102      	bne.n	80039a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	f000 bc11 	b.w	80041ca <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039a8:	4ba0      	ldr	r3, [pc, #640]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039b2:	4b9e      	ldr	r3, [pc, #632]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80e4 	beq.w	8003b92 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d007      	beq.n	80039e0 <HAL_RCC_OscConfig+0x4c>
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	2b0c      	cmp	r3, #12
 80039d4:	f040 808b 	bne.w	8003aee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	f040 8087 	bne.w	8003aee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039e0:	4b92      	ldr	r3, [pc, #584]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_RCC_OscConfig+0x64>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e3e8      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a1a      	ldr	r2, [r3, #32]
 80039fc:	4b8b      	ldr	r3, [pc, #556]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d004      	beq.n	8003a12 <HAL_RCC_OscConfig+0x7e>
 8003a08:	4b88      	ldr	r3, [pc, #544]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a10:	e005      	b.n	8003a1e <HAL_RCC_OscConfig+0x8a>
 8003a12:	4b86      	ldr	r3, [pc, #536]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d223      	bcs.n	8003a6a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fd7a 	bl	8004520 <RCC_SetFlashLatencyFromMSIRange>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e3c9      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a36:	4b7d      	ldr	r3, [pc, #500]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7c      	ldr	r2, [pc, #496]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a3c:	f043 0308 	orr.w	r3, r3, #8
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b7a      	ldr	r3, [pc, #488]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	4977      	ldr	r1, [pc, #476]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a54:	4b75      	ldr	r3, [pc, #468]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69db      	ldr	r3, [r3, #28]
 8003a60:	021b      	lsls	r3, r3, #8
 8003a62:	4972      	ldr	r1, [pc, #456]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	604b      	str	r3, [r1, #4]
 8003a68:	e025      	b.n	8003ab6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a6a:	4b70      	ldr	r3, [pc, #448]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a6f      	ldr	r2, [pc, #444]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a70:	f043 0308 	orr.w	r3, r3, #8
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	4b6d      	ldr	r3, [pc, #436]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	496a      	ldr	r1, [pc, #424]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a88:	4b68      	ldr	r3, [pc, #416]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	021b      	lsls	r3, r3, #8
 8003a96:	4965      	ldr	r1, [pc, #404]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fd3a 	bl	8004520 <RCC_SetFlashLatencyFromMSIRange>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e389      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ab6:	f000 fc6f 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 8003aba:	4602      	mov	r2, r0
 8003abc:	4b5b      	ldr	r3, [pc, #364]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	495a      	ldr	r1, [pc, #360]	; (8003c30 <HAL_RCC_OscConfig+0x29c>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
 8003aca:	f003 031f 	and.w	r3, r3, #31
 8003ace:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad2:	4a58      	ldr	r2, [pc, #352]	; (8003c34 <HAL_RCC_OscConfig+0x2a0>)
 8003ad4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ad6:	4b58      	ldr	r3, [pc, #352]	; (8003c38 <HAL_RCC_OscConfig+0x2a4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fe fb20 	bl	8002120 <HAL_InitTick>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d052      	beq.n	8003b90 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
 8003aec:	e36d      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d032      	beq.n	8003b5c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003af6:	4b4d      	ldr	r3, [pc, #308]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a4c      	ldr	r2, [pc, #304]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b02:	f7fe fb5d 	bl	80021c0 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b0a:	f7fe fb59 	bl	80021c0 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e356      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b1c:	4b43      	ldr	r3, [pc, #268]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b28:	4b40      	ldr	r3, [pc, #256]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a3f      	ldr	r2, [pc, #252]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b2e:	f043 0308 	orr.w	r3, r3, #8
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	493a      	ldr	r1, [pc, #232]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b46:	4b39      	ldr	r3, [pc, #228]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	021b      	lsls	r3, r3, #8
 8003b54:	4935      	ldr	r1, [pc, #212]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	604b      	str	r3, [r1, #4]
 8003b5a:	e01a      	b.n	8003b92 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b5c:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a32      	ldr	r2, [pc, #200]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b62:	f023 0301 	bic.w	r3, r3, #1
 8003b66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b68:	f7fe fb2a 	bl	80021c0 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b70:	f7fe fb26 	bl	80021c0 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e323      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b82:	4b2a      	ldr	r3, [pc, #168]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f0      	bne.n	8003b70 <HAL_RCC_OscConfig+0x1dc>
 8003b8e:	e000      	b.n	8003b92 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d073      	beq.n	8003c86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d005      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x21c>
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d10e      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d10b      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb0:	4b1e      	ldr	r3, [pc, #120]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d063      	beq.n	8003c84 <HAL_RCC_OscConfig+0x2f0>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d15f      	bne.n	8003c84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e300      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bd0:	d106      	bne.n	8003be0 <HAL_RCC_OscConfig+0x24c>
 8003bd2:	4b16      	ldr	r3, [pc, #88]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a15      	ldr	r2, [pc, #84]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e01d      	b.n	8003c1c <HAL_RCC_OscConfig+0x288>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCC_OscConfig+0x270>
 8003bea:	4b10      	ldr	r3, [pc, #64]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a0f      	ldr	r2, [pc, #60]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	4b0d      	ldr	r3, [pc, #52]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a0c      	ldr	r2, [pc, #48]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	e00b      	b.n	8003c1c <HAL_RCC_OscConfig+0x288>
 8003c04:	4b09      	ldr	r3, [pc, #36]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a08      	ldr	r2, [pc, #32]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a05      	ldr	r2, [pc, #20]	; (8003c2c <HAL_RCC_OscConfig+0x298>)
 8003c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d01b      	beq.n	8003c5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fe facc 	bl	80021c0 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c2a:	e010      	b.n	8003c4e <HAL_RCC_OscConfig+0x2ba>
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	08008308 	.word	0x08008308
 8003c34:	20000008 	.word	0x20000008
 8003c38:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c3c:	f7fe fac0 	bl	80021c0 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b64      	cmp	r3, #100	; 0x64
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e2bd      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c4e:	4baf      	ldr	r3, [pc, #700]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x2a8>
 8003c5a:	e014      	b.n	8003c86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5c:	f7fe fab0 	bl	80021c0 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c64:	f7fe faac 	bl	80021c0 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b64      	cmp	r3, #100	; 0x64
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e2a9      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c76:	4ba5      	ldr	r3, [pc, #660]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f0      	bne.n	8003c64 <HAL_RCC_OscConfig+0x2d0>
 8003c82:	e000      	b.n	8003c86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d060      	beq.n	8003d54 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x310>
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b0c      	cmp	r3, #12
 8003c9c:	d119      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d116      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ca4:	4b99      	ldr	r3, [pc, #612]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCC_OscConfig+0x328>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e286      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cbc:	4b93      	ldr	r3, [pc, #588]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	061b      	lsls	r3, r3, #24
 8003cca:	4990      	ldr	r1, [pc, #576]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cd0:	e040      	b.n	8003d54 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d023      	beq.n	8003d22 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cda:	4b8c      	ldr	r3, [pc, #560]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a8b      	ldr	r2, [pc, #556]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce6:	f7fe fa6b 	bl	80021c0 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cee:	f7fe fa67 	bl	80021c0 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e264      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d00:	4b82      	ldr	r3, [pc, #520]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0c:	4b7f      	ldr	r3, [pc, #508]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	061b      	lsls	r3, r3, #24
 8003d1a:	497c      	ldr	r1, [pc, #496]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	604b      	str	r3, [r1, #4]
 8003d20:	e018      	b.n	8003d54 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d22:	4b7a      	ldr	r3, [pc, #488]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a79      	ldr	r2, [pc, #484]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2e:	f7fe fa47 	bl	80021c0 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d36:	f7fe fa43 	bl	80021c0 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e240      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d48:	4b70      	ldr	r3, [pc, #448]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1f0      	bne.n	8003d36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0308 	and.w	r3, r3, #8
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d03c      	beq.n	8003dda <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d01c      	beq.n	8003da2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d68:	4b68      	ldr	r3, [pc, #416]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d6e:	4a67      	ldr	r2, [pc, #412]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d78:	f7fe fa22 	bl	80021c0 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d80:	f7fe fa1e 	bl	80021c0 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e21b      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d92:	4b5e      	ldr	r3, [pc, #376]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003d94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0ef      	beq.n	8003d80 <HAL_RCC_OscConfig+0x3ec>
 8003da0:	e01b      	b.n	8003dda <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003da2:	4b5a      	ldr	r3, [pc, #360]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003da4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003da8:	4a58      	ldr	r2, [pc, #352]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003daa:	f023 0301 	bic.w	r3, r3, #1
 8003dae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db2:	f7fe fa05 	bl	80021c0 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dba:	f7fe fa01 	bl	80021c0 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e1fe      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dcc:	4b4f      	ldr	r3, [pc, #316]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1ef      	bne.n	8003dba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 80a6 	beq.w	8003f34 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de8:	2300      	movs	r3, #0
 8003dea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003dec:	4b47      	ldr	r3, [pc, #284]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10d      	bne.n	8003e14 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df8:	4b44      	ldr	r3, [pc, #272]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfc:	4a43      	ldr	r2, [pc, #268]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003dfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e02:	6593      	str	r3, [r2, #88]	; 0x58
 8003e04:	4b41      	ldr	r3, [pc, #260]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e10:	2301      	movs	r3, #1
 8003e12:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e14:	4b3e      	ldr	r3, [pc, #248]	; (8003f10 <HAL_RCC_OscConfig+0x57c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d118      	bne.n	8003e52 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e20:	4b3b      	ldr	r3, [pc, #236]	; (8003f10 <HAL_RCC_OscConfig+0x57c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a3a      	ldr	r2, [pc, #232]	; (8003f10 <HAL_RCC_OscConfig+0x57c>)
 8003e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2c:	f7fe f9c8 	bl	80021c0 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e34:	f7fe f9c4 	bl	80021c0 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e1c1      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e46:	4b32      	ldr	r3, [pc, #200]	; (8003f10 <HAL_RCC_OscConfig+0x57c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d108      	bne.n	8003e6c <HAL_RCC_OscConfig+0x4d8>
 8003e5a:	4b2c      	ldr	r3, [pc, #176]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e60:	4a2a      	ldr	r2, [pc, #168]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e6a:	e024      	b.n	8003eb6 <HAL_RCC_OscConfig+0x522>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b05      	cmp	r3, #5
 8003e72:	d110      	bne.n	8003e96 <HAL_RCC_OscConfig+0x502>
 8003e74:	4b25      	ldr	r3, [pc, #148]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e7a:	4a24      	ldr	r2, [pc, #144]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e7c:	f043 0304 	orr.w	r3, r3, #4
 8003e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e84:	4b21      	ldr	r3, [pc, #132]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8a:	4a20      	ldr	r2, [pc, #128]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e94:	e00f      	b.n	8003eb6 <HAL_RCC_OscConfig+0x522>
 8003e96:	4b1d      	ldr	r3, [pc, #116]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9c:	4a1b      	ldr	r2, [pc, #108]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003e9e:	f023 0301 	bic.w	r3, r3, #1
 8003ea2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ea6:	4b19      	ldr	r3, [pc, #100]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eac:	4a17      	ldr	r2, [pc, #92]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003eae:	f023 0304 	bic.w	r3, r3, #4
 8003eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d016      	beq.n	8003eec <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ebe:	f7fe f97f 	bl	80021c0 <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ec4:	e00a      	b.n	8003edc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec6:	f7fe f97b 	bl	80021c0 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e176      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <HAL_RCC_OscConfig+0x578>)
 8003ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0ed      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x532>
 8003eea:	e01a      	b.n	8003f22 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eec:	f7fe f968 	bl	80021c0 <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ef2:	e00f      	b.n	8003f14 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef4:	f7fe f964 	bl	80021c0 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d906      	bls.n	8003f14 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e15f      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f14:	4baa      	ldr	r3, [pc, #680]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1e8      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f22:	7ffb      	ldrb	r3, [r7, #31]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d105      	bne.n	8003f34 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f28:	4ba5      	ldr	r3, [pc, #660]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2c:	4aa4      	ldr	r2, [pc, #656]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f32:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d03c      	beq.n	8003fba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01c      	beq.n	8003f82 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f48:	4b9d      	ldr	r3, [pc, #628]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f4e:	4a9c      	ldr	r2, [pc, #624]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f50:	f043 0301 	orr.w	r3, r3, #1
 8003f54:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f58:	f7fe f932 	bl	80021c0 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f60:	f7fe f92e 	bl	80021c0 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e12b      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f72:	4b93      	ldr	r3, [pc, #588]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0ef      	beq.n	8003f60 <HAL_RCC_OscConfig+0x5cc>
 8003f80:	e01b      	b.n	8003fba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f82:	4b8f      	ldr	r3, [pc, #572]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f88:	4a8d      	ldr	r2, [pc, #564]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003f8a:	f023 0301 	bic.w	r3, r3, #1
 8003f8e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f92:	f7fe f915 	bl	80021c0 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f9a:	f7fe f911 	bl	80021c0 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e10e      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003fac:	4b84      	ldr	r3, [pc, #528]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003fae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1ef      	bne.n	8003f9a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 8102 	beq.w	80041c8 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	f040 80c5 	bne.w	8004158 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003fce:	4b7c      	ldr	r3, [pc, #496]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f003 0203 	and.w	r2, r3, #3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d12c      	bne.n	800403c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	3b01      	subs	r3, #1
 8003fee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d123      	bne.n	800403c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004000:	429a      	cmp	r2, r3
 8004002:	d11b      	bne.n	800403c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004010:	429a      	cmp	r2, r3
 8004012:	d113      	bne.n	800403c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401e:	085b      	lsrs	r3, r3, #1
 8004020:	3b01      	subs	r3, #1
 8004022:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004024:	429a      	cmp	r2, r3
 8004026:	d109      	bne.n	800403c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	085b      	lsrs	r3, r3, #1
 8004034:	3b01      	subs	r3, #1
 8004036:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004038:	429a      	cmp	r2, r3
 800403a:	d067      	beq.n	800410c <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	2b0c      	cmp	r3, #12
 8004040:	d062      	beq.n	8004108 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004042:	4b5f      	ldr	r3, [pc, #380]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e0bb      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004052:	4b5b      	ldr	r3, [pc, #364]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a5a      	ldr	r2, [pc, #360]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004058:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800405c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800405e:	f7fe f8af 	bl	80021c0 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004066:	f7fe f8ab 	bl	80021c0 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e0a8      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004078:	4b51      	ldr	r3, [pc, #324]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1f0      	bne.n	8004066 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004084:	4b4e      	ldr	r3, [pc, #312]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004086:	68da      	ldr	r2, [r3, #12]
 8004088:	4b4e      	ldr	r3, [pc, #312]	; (80041c4 <HAL_RCC_OscConfig+0x830>)
 800408a:	4013      	ands	r3, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004094:	3a01      	subs	r2, #1
 8004096:	0112      	lsls	r2, r2, #4
 8004098:	4311      	orrs	r1, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800409e:	0212      	lsls	r2, r2, #8
 80040a0:	4311      	orrs	r1, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040a6:	0852      	lsrs	r2, r2, #1
 80040a8:	3a01      	subs	r2, #1
 80040aa:	0552      	lsls	r2, r2, #21
 80040ac:	4311      	orrs	r1, r2
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040b2:	0852      	lsrs	r2, r2, #1
 80040b4:	3a01      	subs	r2, #1
 80040b6:	0652      	lsls	r2, r2, #25
 80040b8:	4311      	orrs	r1, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040be:	06d2      	lsls	r2, r2, #27
 80040c0:	430a      	orrs	r2, r1
 80040c2:	493f      	ldr	r1, [pc, #252]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040c8:	4b3d      	ldr	r3, [pc, #244]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a3c      	ldr	r2, [pc, #240]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040d4:	4b3a      	ldr	r3, [pc, #232]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	4a39      	ldr	r2, [pc, #228]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040e0:	f7fe f86e 	bl	80021c0 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e8:	f7fe f86a 	bl	80021c0 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e067      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040fa:	4b31      	ldr	r3, [pc, #196]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004106:	e05f      	b.n	80041c8 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e05e      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410c:	4b2c      	ldr	r3, [pc, #176]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d157      	bne.n	80041c8 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004118:	4b29      	ldr	r3, [pc, #164]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a28      	ldr	r2, [pc, #160]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800411e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004122:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004124:	4b26      	ldr	r3, [pc, #152]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	4a25      	ldr	r2, [pc, #148]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800412a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800412e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004130:	f7fe f846 	bl	80021c0 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fe f842 	bl	80021c0 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e03f      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800414a:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0x7a4>
 8004156:	e037      	b.n	80041c8 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	2b0c      	cmp	r3, #12
 800415c:	d02d      	beq.n	80041ba <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800415e:	4b18      	ldr	r3, [pc, #96]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a17      	ldr	r2, [pc, #92]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004164:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004168:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800416a:	4b15      	ldr	r3, [pc, #84]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d105      	bne.n	8004182 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004176:	4b12      	ldr	r3, [pc, #72]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	4a11      	ldr	r2, [pc, #68]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 800417c:	f023 0303 	bic.w	r3, r3, #3
 8004180:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004182:	4b0f      	ldr	r3, [pc, #60]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	4a0e      	ldr	r2, [pc, #56]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 8004188:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800418c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004190:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004192:	f7fe f815 	bl	80021c0 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004198:	e008      	b.n	80041ac <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800419a:	f7fe f811 	bl	80021c0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e00e      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041ac:	4b04      	ldr	r3, [pc, #16]	; (80041c0 <HAL_RCC_OscConfig+0x82c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f0      	bne.n	800419a <HAL_RCC_OscConfig+0x806>
 80041b8:	e006      	b.n	80041c8 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e005      	b.n	80041ca <HAL_RCC_OscConfig+0x836>
 80041be:	bf00      	nop
 80041c0:	40021000 	.word	0x40021000
 80041c4:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3720      	adds	r7, #32
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop

080041d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e0c8      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041e8:	4b66      	ldr	r3, [pc, #408]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d910      	bls.n	8004218 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f6:	4b63      	ldr	r3, [pc, #396]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f023 0207 	bic.w	r2, r3, #7
 80041fe:	4961      	ldr	r1, [pc, #388]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	4313      	orrs	r3, r2
 8004204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004206:	4b5f      	ldr	r3, [pc, #380]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d001      	beq.n	8004218 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0b0      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d04c      	beq.n	80042be <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d107      	bne.n	800423c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422c:	4b56      	ldr	r3, [pc, #344]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d121      	bne.n	800427c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e09e      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	2b02      	cmp	r3, #2
 8004242:	d107      	bne.n	8004254 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004244:	4b50      	ldr	r3, [pc, #320]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d115      	bne.n	800427c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e092      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d107      	bne.n	800426c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800425c:	4b4a      	ldr	r3, [pc, #296]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d109      	bne.n	800427c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e086      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800426c:	4b46      	ldr	r3, [pc, #280]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e07e      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800427c:	4b42      	ldr	r3, [pc, #264]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f023 0203 	bic.w	r2, r3, #3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	493f      	ldr	r1, [pc, #252]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800428a:	4313      	orrs	r3, r2
 800428c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800428e:	f7fd ff97 	bl	80021c0 <HAL_GetTick>
 8004292:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004294:	e00a      	b.n	80042ac <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004296:	f7fd ff93 	bl	80021c0 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e066      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ac:	4b36      	ldr	r3, [pc, #216]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 020c 	and.w	r2, r3, #12
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d1eb      	bne.n	8004296 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d008      	beq.n	80042dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ca:	4b2f      	ldr	r3, [pc, #188]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	492c      	ldr	r1, [pc, #176]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042dc:	4b29      	ldr	r3, [pc, #164]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d210      	bcs.n	800430c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b26      	ldr	r3, [pc, #152]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4924      	ldr	r1, [pc, #144]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b22      	ldr	r3, [pc, #136]	; (8004384 <HAL_RCC_ClockConfig+0x1b0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e036      	b.n	800437a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004318:	4b1b      	ldr	r3, [pc, #108]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	4918      	ldr	r1, [pc, #96]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 8004326:	4313      	orrs	r3, r2
 8004328:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d009      	beq.n	800434a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004336:	4b14      	ldr	r3, [pc, #80]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4910      	ldr	r1, [pc, #64]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 8004346:	4313      	orrs	r3, r2
 8004348:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800434a:	f000 f825 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 800434e:	4602      	mov	r2, r0
 8004350:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <HAL_RCC_ClockConfig+0x1b4>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	490c      	ldr	r1, [pc, #48]	; (800438c <HAL_RCC_ClockConfig+0x1b8>)
 800435c:	5ccb      	ldrb	r3, [r1, r3]
 800435e:	f003 031f 	and.w	r3, r3, #31
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	4a0a      	ldr	r2, [pc, #40]	; (8004390 <HAL_RCC_ClockConfig+0x1bc>)
 8004368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800436a:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <HAL_RCC_ClockConfig+0x1c0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7fd fed6 	bl	8002120 <HAL_InitTick>
 8004374:	4603      	mov	r3, r0
 8004376:	72fb      	strb	r3, [r7, #11]

  return status;
 8004378:	7afb      	ldrb	r3, [r7, #11]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40022000 	.word	0x40022000
 8004388:	40021000 	.word	0x40021000
 800438c:	08008308 	.word	0x08008308
 8004390:	20000008 	.word	0x20000008
 8004394:	2000000c 	.word	0x2000000c

08004398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004398:	b480      	push	{r7}
 800439a:	b089      	sub	sp, #36	; 0x24
 800439c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	2300      	movs	r3, #0
 80043a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043a6:	4b3e      	ldr	r3, [pc, #248]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043b0:	4b3b      	ldr	r3, [pc, #236]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f003 0303 	and.w	r3, r3, #3
 80043b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_RCC_GetSysClockFreq+0x34>
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	2b0c      	cmp	r3, #12
 80043c4:	d121      	bne.n	800440a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d11e      	bne.n	800440a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043cc:	4b34      	ldr	r3, [pc, #208]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d107      	bne.n	80043e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043d8:	4b31      	ldr	r3, [pc, #196]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043de:	0a1b      	lsrs	r3, r3, #8
 80043e0:	f003 030f 	and.w	r3, r3, #15
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	e005      	b.n	80043f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043e8:	4b2d      	ldr	r3, [pc, #180]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	091b      	lsrs	r3, r3, #4
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043f4:	4a2b      	ldr	r2, [pc, #172]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10d      	bne.n	8004420 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004408:	e00a      	b.n	8004420 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	2b04      	cmp	r3, #4
 800440e:	d102      	bne.n	8004416 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004410:	4b25      	ldr	r3, [pc, #148]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004412:	61bb      	str	r3, [r7, #24]
 8004414:	e004      	b.n	8004420 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	2b08      	cmp	r3, #8
 800441a:	d101      	bne.n	8004420 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800441c:	4b23      	ldr	r3, [pc, #140]	; (80044ac <HAL_RCC_GetSysClockFreq+0x114>)
 800441e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b0c      	cmp	r3, #12
 8004424:	d134      	bne.n	8004490 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004426:	4b1e      	ldr	r3, [pc, #120]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d003      	beq.n	800443e <HAL_RCC_GetSysClockFreq+0xa6>
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2b03      	cmp	r3, #3
 800443a:	d003      	beq.n	8004444 <HAL_RCC_GetSysClockFreq+0xac>
 800443c:	e005      	b.n	800444a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800443e:	4b1a      	ldr	r3, [pc, #104]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004440:	617b      	str	r3, [r7, #20]
      break;
 8004442:	e005      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004444:	4b19      	ldr	r3, [pc, #100]	; (80044ac <HAL_RCC_GetSysClockFreq+0x114>)
 8004446:	617b      	str	r3, [r7, #20]
      break;
 8004448:	e002      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	617b      	str	r3, [r7, #20]
      break;
 800444e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004450:	4b13      	ldr	r3, [pc, #76]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	091b      	lsrs	r3, r3, #4
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	3301      	adds	r3, #1
 800445c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800445e:	4b10      	ldr	r3, [pc, #64]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	0a1b      	lsrs	r3, r3, #8
 8004464:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	fb02 f203 	mul.w	r2, r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	fbb2 f3f3 	udiv	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004476:	4b0a      	ldr	r3, [pc, #40]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	0e5b      	lsrs	r3, r3, #25
 800447c:	f003 0303 	and.w	r3, r3, #3
 8004480:	3301      	adds	r3, #1
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	fbb2 f3f3 	udiv	r3, r2, r3
 800448e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004490:	69bb      	ldr	r3, [r7, #24]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3724      	adds	r7, #36	; 0x24
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40021000 	.word	0x40021000
 80044a4:	08008320 	.word	0x08008320
 80044a8:	00f42400 	.word	0x00f42400
 80044ac:	007a1200 	.word	0x007a1200

080044b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b4:	4b03      	ldr	r3, [pc, #12]	; (80044c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044b6:	681b      	ldr	r3, [r3, #0]
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	20000008 	.word	0x20000008

080044c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044cc:	f7ff fff0 	bl	80044b0 <HAL_RCC_GetHCLKFreq>
 80044d0:	4602      	mov	r2, r0
 80044d2:	4b06      	ldr	r3, [pc, #24]	; (80044ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	4904      	ldr	r1, [pc, #16]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044de:	5ccb      	ldrb	r3, [r1, r3]
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40021000 	.word	0x40021000
 80044f0:	08008318 	.word	0x08008318

080044f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044f8:	f7ff ffda 	bl	80044b0 <HAL_RCC_GetHCLKFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0adb      	lsrs	r3, r3, #11
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4904      	ldr	r1, [pc, #16]	; (800451c <HAL_RCC_GetPCLK2Freq+0x28>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40021000 	.word	0x40021000
 800451c:	08008318 	.word	0x08008318

08004520 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800452c:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004538:	f7ff f9c8 	bl	80038cc <HAL_PWREx_GetVoltageRange>
 800453c:	6178      	str	r0, [r7, #20]
 800453e:	e014      	b.n	800456a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004540:	4b25      	ldr	r3, [pc, #148]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004544:	4a24      	ldr	r2, [pc, #144]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800454a:	6593      	str	r3, [r2, #88]	; 0x58
 800454c:	4b22      	ldr	r3, [pc, #136]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800454e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004558:	f7ff f9b8 	bl	80038cc <HAL_PWREx_GetVoltageRange>
 800455c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800455e:	4b1e      	ldr	r3, [pc, #120]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004562:	4a1d      	ldr	r2, [pc, #116]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004568:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004570:	d10b      	bne.n	800458a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b80      	cmp	r3, #128	; 0x80
 8004576:	d919      	bls.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2ba0      	cmp	r3, #160	; 0xa0
 800457c:	d902      	bls.n	8004584 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800457e:	2302      	movs	r3, #2
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	e013      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004584:	2301      	movs	r3, #1
 8004586:	613b      	str	r3, [r7, #16]
 8004588:	e010      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b80      	cmp	r3, #128	; 0x80
 800458e:	d902      	bls.n	8004596 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004590:	2303      	movs	r3, #3
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	e00a      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b80      	cmp	r3, #128	; 0x80
 800459a:	d102      	bne.n	80045a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800459c:	2302      	movs	r3, #2
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	e004      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b70      	cmp	r3, #112	; 0x70
 80045a6:	d101      	bne.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045a8:	2301      	movs	r3, #1
 80045aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045ac:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 0207 	bic.w	r2, r3, #7
 80045b4:	4909      	ldr	r1, [pc, #36]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045bc:	4b07      	ldr	r3, [pc, #28]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0307 	and.w	r3, r3, #7
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d001      	beq.n	80045ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40021000 	.word	0x40021000
 80045dc:	40022000 	.word	0x40022000

080045e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045e8:	2300      	movs	r3, #0
 80045ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045ec:	2300      	movs	r3, #0
 80045ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d031      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004600:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004604:	d01a      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004606:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800460a:	d814      	bhi.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d009      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004610:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004614:	d10f      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004616:	4bac      	ldr	r3, [pc, #688]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	4aab      	ldr	r2, [pc, #684]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800461c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004620:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004622:	e00c      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3304      	adds	r3, #4
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f000 f9dc 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004630:	4603      	mov	r3, r0
 8004632:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004634:	e003      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	74fb      	strb	r3, [r7, #19]
      break;
 800463a:	e000      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800463c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800463e:	7cfb      	ldrb	r3, [r7, #19]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004644:	4ba0      	ldr	r3, [pc, #640]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800464a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	499d      	ldr	r1, [pc, #628]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800465a:	e001      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465c:	7cfb      	ldrb	r3, [r7, #19]
 800465e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8099 	beq.w	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800466e:	2300      	movs	r3, #0
 8004670:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004672:	4b95      	ldr	r3, [pc, #596]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004682:	2300      	movs	r3, #0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00d      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004688:	4b8f      	ldr	r3, [pc, #572]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800468a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800468c:	4a8e      	ldr	r2, [pc, #568]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800468e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004692:	6593      	str	r3, [r2, #88]	; 0x58
 8004694:	4b8c      	ldr	r3, [pc, #560]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046a0:	2301      	movs	r3, #1
 80046a2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046a4:	4b89      	ldr	r3, [pc, #548]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a88      	ldr	r2, [pc, #544]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80046aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046b0:	f7fd fd86 	bl	80021c0 <HAL_GetTick>
 80046b4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046b6:	e009      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b8:	f7fd fd82 	bl	80021c0 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d902      	bls.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	74fb      	strb	r3, [r7, #19]
        break;
 80046ca:	e005      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046cc:	4b7f      	ldr	r3, [pc, #508]	; (80048cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0ef      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80046d8:	7cfb      	ldrb	r3, [r7, #19]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d155      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046de:	4b7a      	ldr	r3, [pc, #488]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80046e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d01e      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d019      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046fa:	4b73      	ldr	r3, [pc, #460]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80046fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004704:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004706:	4b70      	ldr	r3, [pc, #448]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800470c:	4a6e      	ldr	r2, [pc, #440]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800470e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004712:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004716:	4b6c      	ldr	r3, [pc, #432]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471c:	4a6a      	ldr	r2, [pc, #424]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800471e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004722:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004726:	4a68      	ldr	r2, [pc, #416]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d016      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004738:	f7fd fd42 	bl	80021c0 <HAL_GetTick>
 800473c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473e:	e00b      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004740:	f7fd fd3e 	bl	80021c0 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	f241 3288 	movw	r2, #5000	; 0x1388
 800474e:	4293      	cmp	r3, r2
 8004750:	d902      	bls.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	74fb      	strb	r3, [r7, #19]
            break;
 8004756:	e006      	b.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004758:	4b5b      	ldr	r3, [pc, #364]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800475a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0ec      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004766:	7cfb      	ldrb	r3, [r7, #19]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10b      	bne.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800476c:	4b56      	ldr	r3, [pc, #344]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800476e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004772:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800477a:	4953      	ldr	r1, [pc, #332]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004782:	e004      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004784:	7cfb      	ldrb	r3, [r7, #19]
 8004786:	74bb      	strb	r3, [r7, #18]
 8004788:	e001      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800478a:	7cfb      	ldrb	r3, [r7, #19]
 800478c:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800478e:	7c7b      	ldrb	r3, [r7, #17]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d105      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004794:	4b4c      	ldr	r3, [pc, #304]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004798:	4a4b      	ldr	r2, [pc, #300]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800479a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800479e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047ac:	4b46      	ldr	r3, [pc, #280]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80047ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b2:	f023 0203 	bic.w	r2, r3, #3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	4943      	ldr	r1, [pc, #268]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00a      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047ce:	4b3e      	ldr	r3, [pc, #248]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80047d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d4:	f023 020c 	bic.w	r2, r3, #12
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	493a      	ldr	r1, [pc, #232]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0320 	and.w	r3, r3, #32
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047f0:	4b35      	ldr	r3, [pc, #212]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fe:	4932      	ldr	r1, [pc, #200]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004800:	4313      	orrs	r3, r2
 8004802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00a      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004812:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004818:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004820:	4929      	ldr	r1, [pc, #164]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004822:	4313      	orrs	r3, r2
 8004824:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00a      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004834:	4b24      	ldr	r3, [pc, #144]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004842:	4921      	ldr	r1, [pc, #132]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004844:	4313      	orrs	r3, r2
 8004846:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00a      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004856:	4b1c      	ldr	r3, [pc, #112]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004864:	4918      	ldr	r1, [pc, #96]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004866:	4313      	orrs	r3, r2
 8004868:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00a      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004878:	4b13      	ldr	r3, [pc, #76]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800487a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800487e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	4910      	ldr	r1, [pc, #64]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004888:	4313      	orrs	r3, r2
 800488a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d02c      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800489a:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800489c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a8:	4907      	ldr	r1, [pc, #28]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048b8:	d10a      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048ba:	4b03      	ldr	r3, [pc, #12]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	4a02      	ldr	r2, [pc, #8]	; (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80048c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048c4:	60d3      	str	r3, [r2, #12]
 80048c6:	e015      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048d8:	d10c      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3304      	adds	r3, #4
 80048de:	2101      	movs	r1, #1
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 f881 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 80048e6:	4603      	mov	r3, r0
 80048e8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048ea:	7cfb      	ldrb	r3, [r7, #19]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d001      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 80048f0:	7cfb      	ldrb	r3, [r7, #19]
 80048f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d028      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004900:	4b30      	ldr	r3, [pc, #192]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004906:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	492d      	ldr	r1, [pc, #180]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004910:	4313      	orrs	r3, r2
 8004912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800491e:	d106      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004920:	4b28      	ldr	r3, [pc, #160]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a27      	ldr	r2, [pc, #156]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004926:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800492a:	60d3      	str	r3, [r2, #12]
 800492c:	e011      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004932:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004936:	d10c      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3304      	adds	r3, #4
 800493c:	2101      	movs	r1, #1
 800493e:	4618      	mov	r0, r3
 8004940:	f000 f852 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004944:	4603      	mov	r3, r0
 8004946:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004948:	7cfb      	ldrb	r3, [r7, #19]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800494e:	7cfb      	ldrb	r3, [r7, #19]
 8004950:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d01c      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800495e:	4b19      	ldr	r3, [pc, #100]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004964:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800496c:	4915      	ldr	r1, [pc, #84]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004978:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800497c:	d10c      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	3304      	adds	r3, #4
 8004982:	2102      	movs	r1, #2
 8004984:	4618      	mov	r0, r3
 8004986:	f000 f82f 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 800498a:	4603      	mov	r3, r0
 800498c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800498e:	7cfb      	ldrb	r3, [r7, #19]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004994:	7cfb      	ldrb	r3, [r7, #19]
 8004996:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00a      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049a4:	4b07      	ldr	r3, [pc, #28]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b2:	4904      	ldr	r1, [pc, #16]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80049ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3718      	adds	r7, #24
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40021000 	.word	0x40021000

080049c8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80049cc:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a04      	ldr	r2, [pc, #16]	; (80049e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80049d2:	f043 0304 	orr.w	r3, r3, #4
 80049d6:	6013      	str	r3, [r2, #0]
}
 80049d8:	bf00      	nop
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40021000 	.word	0x40021000

080049e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049f2:	2300      	movs	r3, #0
 80049f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049f6:	4b74      	ldr	r3, [pc, #464]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d018      	beq.n	8004a34 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a02:	4b71      	ldr	r3, [pc, #452]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f003 0203 	and.w	r2, r3, #3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d10d      	bne.n	8004a2e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
       ||
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a1a:	4b6b      	ldr	r3, [pc, #428]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 0307 	and.w	r3, r3, #7
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
       ||
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d047      	beq.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	73fb      	strb	r3, [r7, #15]
 8004a32:	e044      	b.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d018      	beq.n	8004a6e <RCCEx_PLLSAI1_Config+0x86>
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d825      	bhi.n	8004a8c <RCCEx_PLLSAI1_Config+0xa4>
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d002      	beq.n	8004a4a <RCCEx_PLLSAI1_Config+0x62>
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d009      	beq.n	8004a5c <RCCEx_PLLSAI1_Config+0x74>
 8004a48:	e020      	b.n	8004a8c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a4a:	4b5f      	ldr	r3, [pc, #380]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d11d      	bne.n	8004a92 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a5a:	e01a      	b.n	8004a92 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a5c:	4b5a      	ldr	r3, [pc, #360]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d116      	bne.n	8004a96 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a6c:	e013      	b.n	8004a96 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a6e:	4b56      	ldr	r3, [pc, #344]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10f      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a7a:	4b53      	ldr	r3, [pc, #332]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a8a:	e006      	b.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a90:	e004      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a92:	bf00      	nop
 8004a94:	e002      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a96:	bf00      	nop
 8004a98:	e000      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10d      	bne.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004aa2:	4b49      	ldr	r3, [pc, #292]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6819      	ldr	r1, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	430b      	orrs	r3, r1
 8004ab8:	4943      	ldr	r1, [pc, #268]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d17c      	bne.n	8004bbe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ac4:	4b40      	ldr	r3, [pc, #256]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a3f      	ldr	r2, [pc, #252]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ace:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ad0:	f7fd fb76 	bl	80021c0 <HAL_GetTick>
 8004ad4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ad6:	e009      	b.n	8004aec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ad8:	f7fd fb72 	bl	80021c0 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d902      	bls.n	8004aec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	73fb      	strb	r3, [r7, #15]
        break;
 8004aea:	e005      	b.n	8004af8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004aec:	4b36      	ldr	r3, [pc, #216]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1ef      	bne.n	8004ad8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d15f      	bne.n	8004bbe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d110      	bne.n	8004b26 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b04:	4b30      	ldr	r3, [pc, #192]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004b0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6892      	ldr	r2, [r2, #8]
 8004b14:	0211      	lsls	r1, r2, #8
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	68d2      	ldr	r2, [r2, #12]
 8004b1a:	06d2      	lsls	r2, r2, #27
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	492a      	ldr	r1, [pc, #168]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	610b      	str	r3, [r1, #16]
 8004b24:	e027      	b.n	8004b76 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d112      	bne.n	8004b52 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b2c:	4b26      	ldr	r3, [pc, #152]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6892      	ldr	r2, [r2, #8]
 8004b3c:	0211      	lsls	r1, r2, #8
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	6912      	ldr	r2, [r2, #16]
 8004b42:	0852      	lsrs	r2, r2, #1
 8004b44:	3a01      	subs	r2, #1
 8004b46:	0552      	lsls	r2, r2, #21
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	491f      	ldr	r1, [pc, #124]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	610b      	str	r3, [r1, #16]
 8004b50:	e011      	b.n	8004b76 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b52:	4b1d      	ldr	r3, [pc, #116]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6892      	ldr	r2, [r2, #8]
 8004b62:	0211      	lsls	r1, r2, #8
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6952      	ldr	r2, [r2, #20]
 8004b68:	0852      	lsrs	r2, r2, #1
 8004b6a:	3a01      	subs	r2, #1
 8004b6c:	0652      	lsls	r2, r2, #25
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	4915      	ldr	r1, [pc, #84]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b76:	4b14      	ldr	r3, [pc, #80]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a13      	ldr	r2, [pc, #76]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b82:	f7fd fb1d 	bl	80021c0 <HAL_GetTick>
 8004b86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b88:	e009      	b.n	8004b9e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b8a:	f7fd fb19 	bl	80021c0 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d902      	bls.n	8004b9e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	73fb      	strb	r3, [r7, #15]
          break;
 8004b9c:	e005      	b.n	8004baa <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d0ef      	beq.n	8004b8a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d106      	bne.n	8004bbe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004bb0:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	4903      	ldr	r1, [pc, #12]	; (8004bc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40021000 	.word	0x40021000

08004bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e040      	b.n	8004c60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d106      	bne.n	8004bf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fd f862 	bl	8001cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2224      	movs	r2, #36	; 0x24
 8004bf8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0201 	bic.w	r2, r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f95e 	bl	8004ecc <UART_SetConfig>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e022      	b.n	8004c60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fb5e 	bl	80052e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0201 	orr.w	r2, r2, #1
 8004c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fbe5 	bl	8005428 <UART_CheckIdleState>
 8004c5e:	4603      	mov	r3, r0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	4613      	mov	r3, r2
 8004c74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c7a:	2b20      	cmp	r3, #32
 8004c7c:	d166      	bne.n	8004d4c <HAL_UART_Transmit_DMA+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_UART_Transmit_DMA+0x22>
 8004c84:	88fb      	ldrh	r3, [r7, #6]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e05f      	b.n	8004d4e <HAL_UART_Transmit_DMA+0xe6>
    }

    __HAL_LOCK(huart);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_UART_Transmit_DMA+0x34>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e058      	b.n	8004d4e <HAL_UART_Transmit_DMA+0xe6>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	88fa      	ldrh	r2, [r7, #6]
 8004cae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	88fa      	ldrh	r2, [r7, #6]
 8004cb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2221      	movs	r2, #33	; 0x21
 8004cc6:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d02b      	beq.n	8004d28 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cd4:	4a20      	ldr	r2, [pc, #128]	; (8004d58 <HAL_UART_Transmit_DMA+0xf0>)
 8004cd6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cdc:	4a1f      	ldr	r2, [pc, #124]	; (8004d5c <HAL_UART_Transmit_DMA+0xf4>)
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ce4:	4a1e      	ldr	r2, [pc, #120]	; (8004d60 <HAL_UART_Transmit_DMA+0xf8>)
 8004ce6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cec:	2200      	movs	r2, #0
 8004cee:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3328      	adds	r3, #40	; 0x28
 8004d00:	461a      	mov	r2, r3
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	f7fe fac6 	bl	8003294 <HAL_DMA_Start_IT>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00c      	beq.n	8004d28 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2210      	movs	r2, #16
 8004d12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2220      	movs	r2, #32
 8004d22:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e012      	b.n	8004d4e <HAL_UART_Transmit_DMA+0xe6>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2240      	movs	r2, #64	; 0x40
 8004d2e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004d46:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e000      	b.n	8004d4e <HAL_UART_Transmit_DMA+0xe6>
  }
  else
  {
    return HAL_BUSY;
 8004d4c:	2302      	movs	r3, #2
  }
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	08005715 	.word	0x08005715
 8004d5c:	08005769 	.word	0x08005769
 8004d60:	08005855 	.word	0x08005855

08004d64 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d76:	2b20      	cmp	r3, #32
 8004d78:	d131      	bne.n	8004dde <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <HAL_UART_Receive_DMA+0x22>
 8004d80:	88fb      	ldrh	r3, [r7, #6]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e02a      	b.n	8004de0 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_UART_Receive_DMA+0x34>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e023      	b.n	8004de0 <HAL_UART_Receive_DMA+0x7c>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a0f      	ldr	r2, [pc, #60]	; (8004de8 <HAL_UART_Receive_DMA+0x84>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00e      	beq.n	8004dce <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d007      	beq.n	8004dce <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004dcc:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	68b9      	ldr	r1, [r7, #8]
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 fbed 	bl	80055b4 <UART_Start_Receive_DMA>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	e000      	b.n	8004de0 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8004dde:	2302      	movs	r3, #2
  }
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40008000 	.word	0x40008000

08004dec <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004e02:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0e:	2b80      	cmp	r3, #128	; 0x80
 8004e10:	d125      	bne.n	8004e5e <HAL_UART_AbortTransmit+0x72>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e20:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d019      	beq.n	8004e5e <HAL_UART_AbortTransmit+0x72>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e2e:	2200      	movs	r2, #0
 8004e30:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fe fa8c 	bl	8003354 <HAL_DMA_Abort>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00d      	beq.n	8004e5e <HAL_UART_AbortTransmit+0x72>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fe fb71 	bl	800352e <HAL_DMA_GetError>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d105      	bne.n	8004e5e <HAL_UART_AbortTransmit+0x72>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2210      	movs	r2, #16
 8004e56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e007      	b.n	8004e6e <HAL_UART_AbortTransmit+0x82>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	679a      	str	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b083      	sub	sp, #12
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ea6:	bf00      	nop
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	460b      	mov	r3, r1
 8004ebc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
	...

08004ecc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ecc:	b5b0      	push	{r4, r5, r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	4baf      	ldr	r3, [pc, #700]	; (80051b4 <UART_SetConfig+0x2e8>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6812      	ldr	r2, [r2, #0]
 8004efe:	69f9      	ldr	r1, [r7, #28]
 8004f00:	430b      	orrs	r3, r1
 8004f02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4aa4      	ldr	r2, [pc, #656]	; (80051b8 <UART_SetConfig+0x2ec>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d004      	beq.n	8004f34 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	69fa      	ldr	r2, [r7, #28]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	430a      	orrs	r2, r1
 8004f46:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a9b      	ldr	r2, [pc, #620]	; (80051bc <UART_SetConfig+0x2f0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d121      	bne.n	8004f96 <UART_SetConfig+0xca>
 8004f52:	4b9b      	ldr	r3, [pc, #620]	; (80051c0 <UART_SetConfig+0x2f4>)
 8004f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f58:	f003 0303 	and.w	r3, r3, #3
 8004f5c:	2b03      	cmp	r3, #3
 8004f5e:	d817      	bhi.n	8004f90 <UART_SetConfig+0xc4>
 8004f60:	a201      	add	r2, pc, #4	; (adr r2, 8004f68 <UART_SetConfig+0x9c>)
 8004f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f66:	bf00      	nop
 8004f68:	08004f79 	.word	0x08004f79
 8004f6c:	08004f85 	.word	0x08004f85
 8004f70:	08004f7f 	.word	0x08004f7f
 8004f74:	08004f8b 	.word	0x08004f8b
 8004f78:	2301      	movs	r3, #1
 8004f7a:	76fb      	strb	r3, [r7, #27]
 8004f7c:	e070      	b.n	8005060 <UART_SetConfig+0x194>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	76fb      	strb	r3, [r7, #27]
 8004f82:	e06d      	b.n	8005060 <UART_SetConfig+0x194>
 8004f84:	2304      	movs	r3, #4
 8004f86:	76fb      	strb	r3, [r7, #27]
 8004f88:	e06a      	b.n	8005060 <UART_SetConfig+0x194>
 8004f8a:	2308      	movs	r3, #8
 8004f8c:	76fb      	strb	r3, [r7, #27]
 8004f8e:	e067      	b.n	8005060 <UART_SetConfig+0x194>
 8004f90:	2310      	movs	r3, #16
 8004f92:	76fb      	strb	r3, [r7, #27]
 8004f94:	e064      	b.n	8005060 <UART_SetConfig+0x194>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a8a      	ldr	r2, [pc, #552]	; (80051c4 <UART_SetConfig+0x2f8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d132      	bne.n	8005006 <UART_SetConfig+0x13a>
 8004fa0:	4b87      	ldr	r3, [pc, #540]	; (80051c0 <UART_SetConfig+0x2f4>)
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa6:	f003 030c 	and.w	r3, r3, #12
 8004faa:	2b0c      	cmp	r3, #12
 8004fac:	d828      	bhi.n	8005000 <UART_SetConfig+0x134>
 8004fae:	a201      	add	r2, pc, #4	; (adr r2, 8004fb4 <UART_SetConfig+0xe8>)
 8004fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb4:	08004fe9 	.word	0x08004fe9
 8004fb8:	08005001 	.word	0x08005001
 8004fbc:	08005001 	.word	0x08005001
 8004fc0:	08005001 	.word	0x08005001
 8004fc4:	08004ff5 	.word	0x08004ff5
 8004fc8:	08005001 	.word	0x08005001
 8004fcc:	08005001 	.word	0x08005001
 8004fd0:	08005001 	.word	0x08005001
 8004fd4:	08004fef 	.word	0x08004fef
 8004fd8:	08005001 	.word	0x08005001
 8004fdc:	08005001 	.word	0x08005001
 8004fe0:	08005001 	.word	0x08005001
 8004fe4:	08004ffb 	.word	0x08004ffb
 8004fe8:	2300      	movs	r3, #0
 8004fea:	76fb      	strb	r3, [r7, #27]
 8004fec:	e038      	b.n	8005060 <UART_SetConfig+0x194>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	76fb      	strb	r3, [r7, #27]
 8004ff2:	e035      	b.n	8005060 <UART_SetConfig+0x194>
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	76fb      	strb	r3, [r7, #27]
 8004ff8:	e032      	b.n	8005060 <UART_SetConfig+0x194>
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	76fb      	strb	r3, [r7, #27]
 8004ffe:	e02f      	b.n	8005060 <UART_SetConfig+0x194>
 8005000:	2310      	movs	r3, #16
 8005002:	76fb      	strb	r3, [r7, #27]
 8005004:	e02c      	b.n	8005060 <UART_SetConfig+0x194>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a6b      	ldr	r2, [pc, #428]	; (80051b8 <UART_SetConfig+0x2ec>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d125      	bne.n	800505c <UART_SetConfig+0x190>
 8005010:	4b6b      	ldr	r3, [pc, #428]	; (80051c0 <UART_SetConfig+0x2f4>)
 8005012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005016:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800501a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800501e:	d017      	beq.n	8005050 <UART_SetConfig+0x184>
 8005020:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005024:	d817      	bhi.n	8005056 <UART_SetConfig+0x18a>
 8005026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800502a:	d00b      	beq.n	8005044 <UART_SetConfig+0x178>
 800502c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005030:	d811      	bhi.n	8005056 <UART_SetConfig+0x18a>
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <UART_SetConfig+0x172>
 8005036:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800503a:	d006      	beq.n	800504a <UART_SetConfig+0x17e>
 800503c:	e00b      	b.n	8005056 <UART_SetConfig+0x18a>
 800503e:	2300      	movs	r3, #0
 8005040:	76fb      	strb	r3, [r7, #27]
 8005042:	e00d      	b.n	8005060 <UART_SetConfig+0x194>
 8005044:	2302      	movs	r3, #2
 8005046:	76fb      	strb	r3, [r7, #27]
 8005048:	e00a      	b.n	8005060 <UART_SetConfig+0x194>
 800504a:	2304      	movs	r3, #4
 800504c:	76fb      	strb	r3, [r7, #27]
 800504e:	e007      	b.n	8005060 <UART_SetConfig+0x194>
 8005050:	2308      	movs	r3, #8
 8005052:	76fb      	strb	r3, [r7, #27]
 8005054:	e004      	b.n	8005060 <UART_SetConfig+0x194>
 8005056:	2310      	movs	r3, #16
 8005058:	76fb      	strb	r3, [r7, #27]
 800505a:	e001      	b.n	8005060 <UART_SetConfig+0x194>
 800505c:	2310      	movs	r3, #16
 800505e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a54      	ldr	r2, [pc, #336]	; (80051b8 <UART_SetConfig+0x2ec>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d173      	bne.n	8005152 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800506a:	7efb      	ldrb	r3, [r7, #27]
 800506c:	2b08      	cmp	r3, #8
 800506e:	d824      	bhi.n	80050ba <UART_SetConfig+0x1ee>
 8005070:	a201      	add	r2, pc, #4	; (adr r2, 8005078 <UART_SetConfig+0x1ac>)
 8005072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005076:	bf00      	nop
 8005078:	0800509d 	.word	0x0800509d
 800507c:	080050bb 	.word	0x080050bb
 8005080:	080050a5 	.word	0x080050a5
 8005084:	080050bb 	.word	0x080050bb
 8005088:	080050ab 	.word	0x080050ab
 800508c:	080050bb 	.word	0x080050bb
 8005090:	080050bb 	.word	0x080050bb
 8005094:	080050bb 	.word	0x080050bb
 8005098:	080050b3 	.word	0x080050b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800509c:	f7ff fa14 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 80050a0:	6178      	str	r0, [r7, #20]
        break;
 80050a2:	e00f      	b.n	80050c4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a4:	4b48      	ldr	r3, [pc, #288]	; (80051c8 <UART_SetConfig+0x2fc>)
 80050a6:	617b      	str	r3, [r7, #20]
        break;
 80050a8:	e00c      	b.n	80050c4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050aa:	f7ff f975 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 80050ae:	6178      	str	r0, [r7, #20]
        break;
 80050b0:	e008      	b.n	80050c4 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050b6:	617b      	str	r3, [r7, #20]
        break;
 80050b8:	e004      	b.n	80050c4 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	76bb      	strb	r3, [r7, #26]
        break;
 80050c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 80fe 	beq.w	80052c8 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	4613      	mov	r3, r2
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	4413      	add	r3, r2
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d305      	bcc.n	80050e8 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d902      	bls.n	80050ee <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	76bb      	strb	r3, [r7, #26]
 80050ec:	e0ec      	b.n	80052c8 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f04f 0100 	mov.w	r1, #0
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	f04f 0300 	mov.w	r3, #0
 80050fe:	020b      	lsls	r3, r1, #8
 8005100:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005104:	0202      	lsls	r2, r0, #8
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	6849      	ldr	r1, [r1, #4]
 800510a:	0849      	lsrs	r1, r1, #1
 800510c:	4608      	mov	r0, r1
 800510e:	f04f 0100 	mov.w	r1, #0
 8005112:	1814      	adds	r4, r2, r0
 8005114:	eb43 0501 	adc.w	r5, r3, r1
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	461a      	mov	r2, r3
 800511e:	f04f 0300 	mov.w	r3, #0
 8005122:	4620      	mov	r0, r4
 8005124:	4629      	mov	r1, r5
 8005126:	f7fb fd3f 	bl	8000ba8 <__aeabi_uldivmod>
 800512a:	4602      	mov	r2, r0
 800512c:	460b      	mov	r3, r1
 800512e:	4613      	mov	r3, r2
 8005130:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005138:	d308      	bcc.n	800514c <UART_SetConfig+0x280>
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005140:	d204      	bcs.n	800514c <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	60da      	str	r2, [r3, #12]
 800514a:	e0bd      	b.n	80052c8 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	76bb      	strb	r3, [r7, #26]
 8005150:	e0ba      	b.n	80052c8 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800515a:	d168      	bne.n	800522e <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800515c:	7efb      	ldrb	r3, [r7, #27]
 800515e:	2b08      	cmp	r3, #8
 8005160:	d834      	bhi.n	80051cc <UART_SetConfig+0x300>
 8005162:	a201      	add	r2, pc, #4	; (adr r2, 8005168 <UART_SetConfig+0x29c>)
 8005164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005168:	0800518d 	.word	0x0800518d
 800516c:	08005195 	.word	0x08005195
 8005170:	0800519d 	.word	0x0800519d
 8005174:	080051cd 	.word	0x080051cd
 8005178:	080051a3 	.word	0x080051a3
 800517c:	080051cd 	.word	0x080051cd
 8005180:	080051cd 	.word	0x080051cd
 8005184:	080051cd 	.word	0x080051cd
 8005188:	080051ab 	.word	0x080051ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800518c:	f7ff f99c 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8005190:	6178      	str	r0, [r7, #20]
        break;
 8005192:	e020      	b.n	80051d6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005194:	f7ff f9ae 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 8005198:	6178      	str	r0, [r7, #20]
        break;
 800519a:	e01c      	b.n	80051d6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800519c:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <UART_SetConfig+0x2fc>)
 800519e:	617b      	str	r3, [r7, #20]
        break;
 80051a0:	e019      	b.n	80051d6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a2:	f7ff f8f9 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 80051a6:	6178      	str	r0, [r7, #20]
        break;
 80051a8:	e015      	b.n	80051d6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ae:	617b      	str	r3, [r7, #20]
        break;
 80051b0:	e011      	b.n	80051d6 <UART_SetConfig+0x30a>
 80051b2:	bf00      	nop
 80051b4:	efff69f3 	.word	0xefff69f3
 80051b8:	40008000 	.word	0x40008000
 80051bc:	40013800 	.word	0x40013800
 80051c0:	40021000 	.word	0x40021000
 80051c4:	40004400 	.word	0x40004400
 80051c8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	76bb      	strb	r3, [r7, #26]
        break;
 80051d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d075      	beq.n	80052c8 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	005a      	lsls	r2, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	085b      	lsrs	r3, r3, #1
 80051e6:	441a      	add	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	2b0f      	cmp	r3, #15
 80051f8:	d916      	bls.n	8005228 <UART_SetConfig+0x35c>
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005200:	d212      	bcs.n	8005228 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	b29b      	uxth	r3, r3
 8005206:	f023 030f 	bic.w	r3, r3, #15
 800520a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	085b      	lsrs	r3, r3, #1
 8005210:	b29b      	uxth	r3, r3
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	b29a      	uxth	r2, r3
 8005218:	89fb      	ldrh	r3, [r7, #14]
 800521a:	4313      	orrs	r3, r2
 800521c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	89fa      	ldrh	r2, [r7, #14]
 8005224:	60da      	str	r2, [r3, #12]
 8005226:	e04f      	b.n	80052c8 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	76bb      	strb	r3, [r7, #26]
 800522c:	e04c      	b.n	80052c8 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800522e:	7efb      	ldrb	r3, [r7, #27]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d828      	bhi.n	8005286 <UART_SetConfig+0x3ba>
 8005234:	a201      	add	r2, pc, #4	; (adr r2, 800523c <UART_SetConfig+0x370>)
 8005236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523a:	bf00      	nop
 800523c:	08005261 	.word	0x08005261
 8005240:	08005269 	.word	0x08005269
 8005244:	08005271 	.word	0x08005271
 8005248:	08005287 	.word	0x08005287
 800524c:	08005277 	.word	0x08005277
 8005250:	08005287 	.word	0x08005287
 8005254:	08005287 	.word	0x08005287
 8005258:	08005287 	.word	0x08005287
 800525c:	0800527f 	.word	0x0800527f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005260:	f7ff f932 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8005264:	6178      	str	r0, [r7, #20]
        break;
 8005266:	e013      	b.n	8005290 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005268:	f7ff f944 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 800526c:	6178      	str	r0, [r7, #20]
        break;
 800526e:	e00f      	b.n	8005290 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005270:	4b1b      	ldr	r3, [pc, #108]	; (80052e0 <UART_SetConfig+0x414>)
 8005272:	617b      	str	r3, [r7, #20]
        break;
 8005274:	e00c      	b.n	8005290 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005276:	f7ff f88f 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 800527a:	6178      	str	r0, [r7, #20]
        break;
 800527c:	e008      	b.n	8005290 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800527e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005282:	617b      	str	r3, [r7, #20]
        break;
 8005284:	e004      	b.n	8005290 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	76bb      	strb	r3, [r7, #26]
        break;
 800528e:	bf00      	nop
    }

    if (pclk != 0U)
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d018      	beq.n	80052c8 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	085a      	lsrs	r2, r3, #1
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	441a      	add	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	2b0f      	cmp	r3, #15
 80052b0:	d908      	bls.n	80052c4 <UART_SetConfig+0x3f8>
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b8:	d204      	bcs.n	80052c4 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	60da      	str	r2, [r3, #12]
 80052c2:	e001      	b.n	80052c8 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80052d4:	7ebb      	ldrb	r3, [r7, #26]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3720      	adds	r7, #32
 80052da:	46bd      	mov	sp, r7
 80052dc:	bdb0      	pop	{r4, r5, r7, pc}
 80052de:	bf00      	nop
 80052e0:	00f42400 	.word	0x00f42400

080052e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	f003 0301 	and.w	r3, r3, #1
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00a      	beq.n	800530e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00a      	beq.n	8005330 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00a      	beq.n	8005352 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005356:	f003 0308 	and.w	r3, r3, #8
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00a      	beq.n	8005374 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	2b00      	cmp	r3, #0
 800537e:	d00a      	beq.n	8005396 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00a      	beq.n	80053b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01a      	beq.n	80053fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	430a      	orrs	r2, r1
 80053d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053e2:	d10a      	bne.n	80053fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  }
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af02      	add	r7, sp, #8
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005438:	f7fc fec2 	bl	80021c0 <HAL_GetTick>
 800543c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0308 	and.w	r3, r3, #8
 8005448:	2b08      	cmp	r3, #8
 800544a:	d10e      	bne.n	800546a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800544c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f82d 	bl	80054ba <UART_WaitOnFlagUntilTimeout>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d001      	beq.n	800546a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e023      	b.n	80054b2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0304 	and.w	r3, r3, #4
 8005474:	2b04      	cmp	r3, #4
 8005476:	d10e      	bne.n	8005496 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005478:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f817 	bl	80054ba <UART_WaitOnFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e00d      	b.n	80054b2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2220      	movs	r2, #32
 800549a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b084      	sub	sp, #16
 80054be:	af00      	add	r7, sp, #0
 80054c0:	60f8      	str	r0, [r7, #12]
 80054c2:	60b9      	str	r1, [r7, #8]
 80054c4:	603b      	str	r3, [r7, #0]
 80054c6:	4613      	mov	r3, r2
 80054c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ca:	e05e      	b.n	800558a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d2:	d05a      	beq.n	800558a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d4:	f7fc fe74 	bl	80021c0 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	69ba      	ldr	r2, [r7, #24]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d302      	bcc.n	80054ea <UART_WaitOnFlagUntilTimeout+0x30>
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d11b      	bne.n	8005522 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054f8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f022 0201 	bic.w	r2, r2, #1
 8005508:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2220      	movs	r2, #32
 800550e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2220      	movs	r2, #32
 8005514:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e043      	b.n	80055aa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0304 	and.w	r3, r3, #4
 800552c:	2b00      	cmp	r3, #0
 800552e:	d02c      	beq.n	800558a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800553a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800553e:	d124      	bne.n	800558a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005548:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005558:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 0201 	bic.w	r2, r2, #1
 8005568:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2220      	movs	r2, #32
 800556e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2220      	movs	r2, #32
 800557a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e00f      	b.n	80055aa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69da      	ldr	r2, [r3, #28]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4013      	ands	r3, r2
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	429a      	cmp	r2, r3
 8005598:	bf0c      	ite	eq
 800559a:	2301      	moveq	r3, #1
 800559c:	2300      	movne	r3, #0
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	461a      	mov	r2, r3
 80055a2:	79fb      	ldrb	r3, [r7, #7]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d091      	beq.n	80054cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
	...

080055b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	4613      	mov	r3, r2
 80055c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	88fa      	ldrh	r2, [r7, #6]
 80055cc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2222      	movs	r2, #34	; 0x22
 80055dc:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d02b      	beq.n	800563e <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	4a25      	ldr	r2, [pc, #148]	; (8005680 <UART_Start_Receive_DMA+0xcc>)
 80055ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f2:	4a24      	ldr	r2, [pc, #144]	; (8005684 <UART_Start_Receive_DMA+0xd0>)
 80055f4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fa:	4a23      	ldr	r2, [pc, #140]	; (8005688 <UART_Start_Receive_DMA+0xd4>)
 80055fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005602:	2200      	movs	r2, #0
 8005604:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3324      	adds	r3, #36	; 0x24
 8005610:	4619      	mov	r1, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005616:	461a      	mov	r2, r3
 8005618:	88fb      	ldrh	r3, [r7, #6]
 800561a:	f7fd fe3b 	bl	8003294 <HAL_DMA_Start_IT>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00c      	beq.n	800563e <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2210      	movs	r2, #16
 8005628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2220      	movs	r2, #32
 8005638:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e01c      	b.n	8005678 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005654:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f042 0201 	orr.w	r2, r2, #1
 8005664:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005674:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3710      	adds	r7, #16
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	08005785 	.word	0x08005785
 8005684:	0800581d 	.word	0x0800581d
 8005688:	08005855 	.word	0x08005855

0800568c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80056a2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2220      	movs	r2, #32
 80056a8:	679a      	str	r2, [r3, #120]	; 0x78
}
 80056aa:	bf00      	nop
 80056ac:	370c      	adds	r7, #12
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr

080056b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b083      	sub	sp, #12
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80056cc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0201 	bic.w	r2, r2, #1
 80056dc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d107      	bne.n	80056f6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0210 	bic.w	r2, r2, #16
 80056f4:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2220      	movs	r2, #32
 80056fa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005720:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0320 	and.w	r3, r3, #32
 800572c:	2b00      	cmp	r3, #0
 800572e:	d114      	bne.n	800575a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689a      	ldr	r2, [r3, #8]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005746:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005756:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005758:	e002      	b.n	8005760 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f7fc f8de 	bl	800191c <HAL_UART_TxCpltCallback>
}
 8005760:	bf00      	nop
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005774:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f7ff fb7d 	bl	8004e76 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800577c:	bf00      	nop
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005790:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	2b00      	cmp	r3, #0
 800579e:	d12a      	bne.n	80057f6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057b6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689a      	ldr	r2, [r3, #8]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0201 	bic.w	r2, r2, #1
 80057c6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	689a      	ldr	r2, [r3, #8]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057d6:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2220      	movs	r2, #32
 80057dc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d107      	bne.n	80057f6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0210 	bic.w	r2, r2, #16
 80057f4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d107      	bne.n	800580e <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005804:	4619      	mov	r1, r3
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f7ff fb53 	bl	8004eb2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800580c:	e002      	b.n	8005814 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f7fc f894 	bl	800193c <HAL_UART_RxCpltCallback>
}
 8005814:	bf00      	nop
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005828:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800582e:	2b01      	cmp	r3, #1
 8005830:	d109      	bne.n	8005846 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005838:	085b      	lsrs	r3, r3, #1
 800583a:	b29b      	uxth	r3, r3
 800583c:	4619      	mov	r1, r3
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f7ff fb37 	bl	8004eb2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005844:	e002      	b.n	800584c <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f7ff fb1f 	bl	8004e8a <HAL_UART_RxHalfCpltCallback>
}
 800584c:	bf00      	nop
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b086      	sub	sp, #24
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005860:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005866:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800586c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005878:	2b80      	cmp	r3, #128	; 0x80
 800587a:	d109      	bne.n	8005890 <UART_DMAError+0x3c>
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	2b21      	cmp	r3, #33	; 0x21
 8005880:	d106      	bne.n	8005890 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	2200      	movs	r2, #0
 8005886:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800588a:	6978      	ldr	r0, [r7, #20]
 800588c:	f7ff fefe 	bl	800568c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589a:	2b40      	cmp	r3, #64	; 0x40
 800589c:	d109      	bne.n	80058b2 <UART_DMAError+0x5e>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b22      	cmp	r3, #34	; 0x22
 80058a2:	d106      	bne.n	80058b2 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80058ac:	6978      	ldr	r0, [r7, #20]
 80058ae:	f7ff ff02 	bl	80056b6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058b8:	f043 0210 	orr.w	r2, r3, #16
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058c2:	6978      	ldr	r0, [r7, #20]
 80058c4:	f7ff faeb 	bl	8004e9e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058c8:	bf00      	nop
 80058ca:	3718      	adds	r7, #24
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <__errno>:
 80058d0:	4b01      	ldr	r3, [pc, #4]	; (80058d8 <__errno+0x8>)
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000014 	.word	0x20000014

080058dc <__libc_init_array>:
 80058dc:	b570      	push	{r4, r5, r6, lr}
 80058de:	4d0d      	ldr	r5, [pc, #52]	; (8005914 <__libc_init_array+0x38>)
 80058e0:	4c0d      	ldr	r4, [pc, #52]	; (8005918 <__libc_init_array+0x3c>)
 80058e2:	1b64      	subs	r4, r4, r5
 80058e4:	10a4      	asrs	r4, r4, #2
 80058e6:	2600      	movs	r6, #0
 80058e8:	42a6      	cmp	r6, r4
 80058ea:	d109      	bne.n	8005900 <__libc_init_array+0x24>
 80058ec:	4d0b      	ldr	r5, [pc, #44]	; (800591c <__libc_init_array+0x40>)
 80058ee:	4c0c      	ldr	r4, [pc, #48]	; (8005920 <__libc_init_array+0x44>)
 80058f0:	f002 fcf2 	bl	80082d8 <_init>
 80058f4:	1b64      	subs	r4, r4, r5
 80058f6:	10a4      	asrs	r4, r4, #2
 80058f8:	2600      	movs	r6, #0
 80058fa:	42a6      	cmp	r6, r4
 80058fc:	d105      	bne.n	800590a <__libc_init_array+0x2e>
 80058fe:	bd70      	pop	{r4, r5, r6, pc}
 8005900:	f855 3b04 	ldr.w	r3, [r5], #4
 8005904:	4798      	blx	r3
 8005906:	3601      	adds	r6, #1
 8005908:	e7ee      	b.n	80058e8 <__libc_init_array+0xc>
 800590a:	f855 3b04 	ldr.w	r3, [r5], #4
 800590e:	4798      	blx	r3
 8005910:	3601      	adds	r6, #1
 8005912:	e7f2      	b.n	80058fa <__libc_init_array+0x1e>
 8005914:	0800873c 	.word	0x0800873c
 8005918:	0800873c 	.word	0x0800873c
 800591c:	0800873c 	.word	0x0800873c
 8005920:	08008740 	.word	0x08008740

08005924 <memcpy>:
 8005924:	440a      	add	r2, r1
 8005926:	4291      	cmp	r1, r2
 8005928:	f100 33ff 	add.w	r3, r0, #4294967295
 800592c:	d100      	bne.n	8005930 <memcpy+0xc>
 800592e:	4770      	bx	lr
 8005930:	b510      	push	{r4, lr}
 8005932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005936:	f803 4f01 	strb.w	r4, [r3, #1]!
 800593a:	4291      	cmp	r1, r2
 800593c:	d1f9      	bne.n	8005932 <memcpy+0xe>
 800593e:	bd10      	pop	{r4, pc}

08005940 <memset>:
 8005940:	4402      	add	r2, r0
 8005942:	4603      	mov	r3, r0
 8005944:	4293      	cmp	r3, r2
 8005946:	d100      	bne.n	800594a <memset+0xa>
 8005948:	4770      	bx	lr
 800594a:	f803 1b01 	strb.w	r1, [r3], #1
 800594e:	e7f9      	b.n	8005944 <memset+0x4>

08005950 <__cvt>:
 8005950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005954:	ec55 4b10 	vmov	r4, r5, d0
 8005958:	2d00      	cmp	r5, #0
 800595a:	460e      	mov	r6, r1
 800595c:	4619      	mov	r1, r3
 800595e:	462b      	mov	r3, r5
 8005960:	bfbb      	ittet	lt
 8005962:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005966:	461d      	movlt	r5, r3
 8005968:	2300      	movge	r3, #0
 800596a:	232d      	movlt	r3, #45	; 0x2d
 800596c:	700b      	strb	r3, [r1, #0]
 800596e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005970:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005974:	4691      	mov	r9, r2
 8005976:	f023 0820 	bic.w	r8, r3, #32
 800597a:	bfbc      	itt	lt
 800597c:	4622      	movlt	r2, r4
 800597e:	4614      	movlt	r4, r2
 8005980:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005984:	d005      	beq.n	8005992 <__cvt+0x42>
 8005986:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800598a:	d100      	bne.n	800598e <__cvt+0x3e>
 800598c:	3601      	adds	r6, #1
 800598e:	2102      	movs	r1, #2
 8005990:	e000      	b.n	8005994 <__cvt+0x44>
 8005992:	2103      	movs	r1, #3
 8005994:	ab03      	add	r3, sp, #12
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	ab02      	add	r3, sp, #8
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	ec45 4b10 	vmov	d0, r4, r5
 80059a0:	4653      	mov	r3, sl
 80059a2:	4632      	mov	r2, r6
 80059a4:	f000 fccc 	bl	8006340 <_dtoa_r>
 80059a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80059ac:	4607      	mov	r7, r0
 80059ae:	d102      	bne.n	80059b6 <__cvt+0x66>
 80059b0:	f019 0f01 	tst.w	r9, #1
 80059b4:	d022      	beq.n	80059fc <__cvt+0xac>
 80059b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80059ba:	eb07 0906 	add.w	r9, r7, r6
 80059be:	d110      	bne.n	80059e2 <__cvt+0x92>
 80059c0:	783b      	ldrb	r3, [r7, #0]
 80059c2:	2b30      	cmp	r3, #48	; 0x30
 80059c4:	d10a      	bne.n	80059dc <__cvt+0x8c>
 80059c6:	2200      	movs	r2, #0
 80059c8:	2300      	movs	r3, #0
 80059ca:	4620      	mov	r0, r4
 80059cc:	4629      	mov	r1, r5
 80059ce:	f7fb f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 80059d2:	b918      	cbnz	r0, 80059dc <__cvt+0x8c>
 80059d4:	f1c6 0601 	rsb	r6, r6, #1
 80059d8:	f8ca 6000 	str.w	r6, [sl]
 80059dc:	f8da 3000 	ldr.w	r3, [sl]
 80059e0:	4499      	add	r9, r3
 80059e2:	2200      	movs	r2, #0
 80059e4:	2300      	movs	r3, #0
 80059e6:	4620      	mov	r0, r4
 80059e8:	4629      	mov	r1, r5
 80059ea:	f7fb f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80059ee:	b108      	cbz	r0, 80059f4 <__cvt+0xa4>
 80059f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059f4:	2230      	movs	r2, #48	; 0x30
 80059f6:	9b03      	ldr	r3, [sp, #12]
 80059f8:	454b      	cmp	r3, r9
 80059fa:	d307      	bcc.n	8005a0c <__cvt+0xbc>
 80059fc:	9b03      	ldr	r3, [sp, #12]
 80059fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a00:	1bdb      	subs	r3, r3, r7
 8005a02:	4638      	mov	r0, r7
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	b004      	add	sp, #16
 8005a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a0c:	1c59      	adds	r1, r3, #1
 8005a0e:	9103      	str	r1, [sp, #12]
 8005a10:	701a      	strb	r2, [r3, #0]
 8005a12:	e7f0      	b.n	80059f6 <__cvt+0xa6>

08005a14 <__exponent>:
 8005a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a16:	4603      	mov	r3, r0
 8005a18:	2900      	cmp	r1, #0
 8005a1a:	bfb8      	it	lt
 8005a1c:	4249      	neglt	r1, r1
 8005a1e:	f803 2b02 	strb.w	r2, [r3], #2
 8005a22:	bfb4      	ite	lt
 8005a24:	222d      	movlt	r2, #45	; 0x2d
 8005a26:	222b      	movge	r2, #43	; 0x2b
 8005a28:	2909      	cmp	r1, #9
 8005a2a:	7042      	strb	r2, [r0, #1]
 8005a2c:	dd2a      	ble.n	8005a84 <__exponent+0x70>
 8005a2e:	f10d 0407 	add.w	r4, sp, #7
 8005a32:	46a4      	mov	ip, r4
 8005a34:	270a      	movs	r7, #10
 8005a36:	46a6      	mov	lr, r4
 8005a38:	460a      	mov	r2, r1
 8005a3a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005a3e:	fb07 1516 	mls	r5, r7, r6, r1
 8005a42:	3530      	adds	r5, #48	; 0x30
 8005a44:	2a63      	cmp	r2, #99	; 0x63
 8005a46:	f104 34ff 	add.w	r4, r4, #4294967295
 8005a4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005a4e:	4631      	mov	r1, r6
 8005a50:	dcf1      	bgt.n	8005a36 <__exponent+0x22>
 8005a52:	3130      	adds	r1, #48	; 0x30
 8005a54:	f1ae 0502 	sub.w	r5, lr, #2
 8005a58:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005a5c:	1c44      	adds	r4, r0, #1
 8005a5e:	4629      	mov	r1, r5
 8005a60:	4561      	cmp	r1, ip
 8005a62:	d30a      	bcc.n	8005a7a <__exponent+0x66>
 8005a64:	f10d 0209 	add.w	r2, sp, #9
 8005a68:	eba2 020e 	sub.w	r2, r2, lr
 8005a6c:	4565      	cmp	r5, ip
 8005a6e:	bf88      	it	hi
 8005a70:	2200      	movhi	r2, #0
 8005a72:	4413      	add	r3, r2
 8005a74:	1a18      	subs	r0, r3, r0
 8005a76:	b003      	add	sp, #12
 8005a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005a82:	e7ed      	b.n	8005a60 <__exponent+0x4c>
 8005a84:	2330      	movs	r3, #48	; 0x30
 8005a86:	3130      	adds	r1, #48	; 0x30
 8005a88:	7083      	strb	r3, [r0, #2]
 8005a8a:	70c1      	strb	r1, [r0, #3]
 8005a8c:	1d03      	adds	r3, r0, #4
 8005a8e:	e7f1      	b.n	8005a74 <__exponent+0x60>

08005a90 <_printf_float>:
 8005a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a94:	ed2d 8b02 	vpush	{d8}
 8005a98:	b08d      	sub	sp, #52	; 0x34
 8005a9a:	460c      	mov	r4, r1
 8005a9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005aa0:	4616      	mov	r6, r2
 8005aa2:	461f      	mov	r7, r3
 8005aa4:	4605      	mov	r5, r0
 8005aa6:	f001 fa37 	bl	8006f18 <_localeconv_r>
 8005aaa:	f8d0 a000 	ldr.w	sl, [r0]
 8005aae:	4650      	mov	r0, sl
 8005ab0:	f7fa fb8e 	bl	80001d0 <strlen>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	9305      	str	r3, [sp, #20]
 8005abc:	f8d8 3000 	ldr.w	r3, [r8]
 8005ac0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ac4:	3307      	adds	r3, #7
 8005ac6:	f023 0307 	bic.w	r3, r3, #7
 8005aca:	f103 0208 	add.w	r2, r3, #8
 8005ace:	f8c8 2000 	str.w	r2, [r8]
 8005ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ada:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005ade:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ae2:	9307      	str	r3, [sp, #28]
 8005ae4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ae8:	ee08 0a10 	vmov	s16, r0
 8005aec:	4b9f      	ldr	r3, [pc, #636]	; (8005d6c <_printf_float+0x2dc>)
 8005aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005af2:	f04f 32ff 	mov.w	r2, #4294967295
 8005af6:	f7fb f819 	bl	8000b2c <__aeabi_dcmpun>
 8005afa:	bb88      	cbnz	r0, 8005b60 <_printf_float+0xd0>
 8005afc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b00:	4b9a      	ldr	r3, [pc, #616]	; (8005d6c <_printf_float+0x2dc>)
 8005b02:	f04f 32ff 	mov.w	r2, #4294967295
 8005b06:	f7fa fff3 	bl	8000af0 <__aeabi_dcmple>
 8005b0a:	bb48      	cbnz	r0, 8005b60 <_printf_float+0xd0>
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2300      	movs	r3, #0
 8005b10:	4640      	mov	r0, r8
 8005b12:	4649      	mov	r1, r9
 8005b14:	f7fa ffe2 	bl	8000adc <__aeabi_dcmplt>
 8005b18:	b110      	cbz	r0, 8005b20 <_printf_float+0x90>
 8005b1a:	232d      	movs	r3, #45	; 0x2d
 8005b1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b20:	4b93      	ldr	r3, [pc, #588]	; (8005d70 <_printf_float+0x2e0>)
 8005b22:	4894      	ldr	r0, [pc, #592]	; (8005d74 <_printf_float+0x2e4>)
 8005b24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005b28:	bf94      	ite	ls
 8005b2a:	4698      	movls	r8, r3
 8005b2c:	4680      	movhi	r8, r0
 8005b2e:	2303      	movs	r3, #3
 8005b30:	6123      	str	r3, [r4, #16]
 8005b32:	9b05      	ldr	r3, [sp, #20]
 8005b34:	f023 0204 	bic.w	r2, r3, #4
 8005b38:	6022      	str	r2, [r4, #0]
 8005b3a:	f04f 0900 	mov.w	r9, #0
 8005b3e:	9700      	str	r7, [sp, #0]
 8005b40:	4633      	mov	r3, r6
 8005b42:	aa0b      	add	r2, sp, #44	; 0x2c
 8005b44:	4621      	mov	r1, r4
 8005b46:	4628      	mov	r0, r5
 8005b48:	f000 f9d8 	bl	8005efc <_printf_common>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	f040 8090 	bne.w	8005c72 <_printf_float+0x1e2>
 8005b52:	f04f 30ff 	mov.w	r0, #4294967295
 8005b56:	b00d      	add	sp, #52	; 0x34
 8005b58:	ecbd 8b02 	vpop	{d8}
 8005b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b60:	4642      	mov	r2, r8
 8005b62:	464b      	mov	r3, r9
 8005b64:	4640      	mov	r0, r8
 8005b66:	4649      	mov	r1, r9
 8005b68:	f7fa ffe0 	bl	8000b2c <__aeabi_dcmpun>
 8005b6c:	b140      	cbz	r0, 8005b80 <_printf_float+0xf0>
 8005b6e:	464b      	mov	r3, r9
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	bfbc      	itt	lt
 8005b74:	232d      	movlt	r3, #45	; 0x2d
 8005b76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b7a:	487f      	ldr	r0, [pc, #508]	; (8005d78 <_printf_float+0x2e8>)
 8005b7c:	4b7f      	ldr	r3, [pc, #508]	; (8005d7c <_printf_float+0x2ec>)
 8005b7e:	e7d1      	b.n	8005b24 <_printf_float+0x94>
 8005b80:	6863      	ldr	r3, [r4, #4]
 8005b82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b86:	9206      	str	r2, [sp, #24]
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	d13f      	bne.n	8005c0c <_printf_float+0x17c>
 8005b8c:	2306      	movs	r3, #6
 8005b8e:	6063      	str	r3, [r4, #4]
 8005b90:	9b05      	ldr	r3, [sp, #20]
 8005b92:	6861      	ldr	r1, [r4, #4]
 8005b94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b98:	2300      	movs	r3, #0
 8005b9a:	9303      	str	r3, [sp, #12]
 8005b9c:	ab0a      	add	r3, sp, #40	; 0x28
 8005b9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ba2:	ab09      	add	r3, sp, #36	; 0x24
 8005ba4:	ec49 8b10 	vmov	d0, r8, r9
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	6022      	str	r2, [r4, #0]
 8005bac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	f7ff fecd 	bl	8005950 <__cvt>
 8005bb6:	9b06      	ldr	r3, [sp, #24]
 8005bb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bba:	2b47      	cmp	r3, #71	; 0x47
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	d108      	bne.n	8005bd2 <_printf_float+0x142>
 8005bc0:	1cc8      	adds	r0, r1, #3
 8005bc2:	db02      	blt.n	8005bca <_printf_float+0x13a>
 8005bc4:	6863      	ldr	r3, [r4, #4]
 8005bc6:	4299      	cmp	r1, r3
 8005bc8:	dd41      	ble.n	8005c4e <_printf_float+0x1be>
 8005bca:	f1ab 0b02 	sub.w	fp, fp, #2
 8005bce:	fa5f fb8b 	uxtb.w	fp, fp
 8005bd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bd6:	d820      	bhi.n	8005c1a <_printf_float+0x18a>
 8005bd8:	3901      	subs	r1, #1
 8005bda:	465a      	mov	r2, fp
 8005bdc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005be0:	9109      	str	r1, [sp, #36]	; 0x24
 8005be2:	f7ff ff17 	bl	8005a14 <__exponent>
 8005be6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005be8:	1813      	adds	r3, r2, r0
 8005bea:	2a01      	cmp	r2, #1
 8005bec:	4681      	mov	r9, r0
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	dc02      	bgt.n	8005bf8 <_printf_float+0x168>
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	07d2      	lsls	r2, r2, #31
 8005bf6:	d501      	bpl.n	8005bfc <_printf_float+0x16c>
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	6123      	str	r3, [r4, #16]
 8005bfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d09c      	beq.n	8005b3e <_printf_float+0xae>
 8005c04:	232d      	movs	r3, #45	; 0x2d
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c0a:	e798      	b.n	8005b3e <_printf_float+0xae>
 8005c0c:	9a06      	ldr	r2, [sp, #24]
 8005c0e:	2a47      	cmp	r2, #71	; 0x47
 8005c10:	d1be      	bne.n	8005b90 <_printf_float+0x100>
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1bc      	bne.n	8005b90 <_printf_float+0x100>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e7b9      	b.n	8005b8e <_printf_float+0xfe>
 8005c1a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005c1e:	d118      	bne.n	8005c52 <_printf_float+0x1c2>
 8005c20:	2900      	cmp	r1, #0
 8005c22:	6863      	ldr	r3, [r4, #4]
 8005c24:	dd0b      	ble.n	8005c3e <_printf_float+0x1ae>
 8005c26:	6121      	str	r1, [r4, #16]
 8005c28:	b913      	cbnz	r3, 8005c30 <_printf_float+0x1a0>
 8005c2a:	6822      	ldr	r2, [r4, #0]
 8005c2c:	07d0      	lsls	r0, r2, #31
 8005c2e:	d502      	bpl.n	8005c36 <_printf_float+0x1a6>
 8005c30:	3301      	adds	r3, #1
 8005c32:	440b      	add	r3, r1
 8005c34:	6123      	str	r3, [r4, #16]
 8005c36:	65a1      	str	r1, [r4, #88]	; 0x58
 8005c38:	f04f 0900 	mov.w	r9, #0
 8005c3c:	e7de      	b.n	8005bfc <_printf_float+0x16c>
 8005c3e:	b913      	cbnz	r3, 8005c46 <_printf_float+0x1b6>
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	07d2      	lsls	r2, r2, #31
 8005c44:	d501      	bpl.n	8005c4a <_printf_float+0x1ba>
 8005c46:	3302      	adds	r3, #2
 8005c48:	e7f4      	b.n	8005c34 <_printf_float+0x1a4>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e7f2      	b.n	8005c34 <_printf_float+0x1a4>
 8005c4e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005c52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c54:	4299      	cmp	r1, r3
 8005c56:	db05      	blt.n	8005c64 <_printf_float+0x1d4>
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	6121      	str	r1, [r4, #16]
 8005c5c:	07d8      	lsls	r0, r3, #31
 8005c5e:	d5ea      	bpl.n	8005c36 <_printf_float+0x1a6>
 8005c60:	1c4b      	adds	r3, r1, #1
 8005c62:	e7e7      	b.n	8005c34 <_printf_float+0x1a4>
 8005c64:	2900      	cmp	r1, #0
 8005c66:	bfd4      	ite	le
 8005c68:	f1c1 0202 	rsble	r2, r1, #2
 8005c6c:	2201      	movgt	r2, #1
 8005c6e:	4413      	add	r3, r2
 8005c70:	e7e0      	b.n	8005c34 <_printf_float+0x1a4>
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	055a      	lsls	r2, r3, #21
 8005c76:	d407      	bmi.n	8005c88 <_printf_float+0x1f8>
 8005c78:	6923      	ldr	r3, [r4, #16]
 8005c7a:	4642      	mov	r2, r8
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b8      	blx	r7
 8005c82:	3001      	adds	r0, #1
 8005c84:	d12c      	bne.n	8005ce0 <_printf_float+0x250>
 8005c86:	e764      	b.n	8005b52 <_printf_float+0xc2>
 8005c88:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c8c:	f240 80e0 	bls.w	8005e50 <_printf_float+0x3c0>
 8005c90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c94:	2200      	movs	r2, #0
 8005c96:	2300      	movs	r3, #0
 8005c98:	f7fa ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d034      	beq.n	8005d0a <_printf_float+0x27a>
 8005ca0:	4a37      	ldr	r2, [pc, #220]	; (8005d80 <_printf_float+0x2f0>)
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	4631      	mov	r1, r6
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	47b8      	blx	r7
 8005caa:	3001      	adds	r0, #1
 8005cac:	f43f af51 	beq.w	8005b52 <_printf_float+0xc2>
 8005cb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	db02      	blt.n	8005cbe <_printf_float+0x22e>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	07d8      	lsls	r0, r3, #31
 8005cbc:	d510      	bpl.n	8005ce0 <_printf_float+0x250>
 8005cbe:	ee18 3a10 	vmov	r3, s16
 8005cc2:	4652      	mov	r2, sl
 8005cc4:	4631      	mov	r1, r6
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	47b8      	blx	r7
 8005cca:	3001      	adds	r0, #1
 8005ccc:	f43f af41 	beq.w	8005b52 <_printf_float+0xc2>
 8005cd0:	f04f 0800 	mov.w	r8, #0
 8005cd4:	f104 091a 	add.w	r9, r4, #26
 8005cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	4543      	cmp	r3, r8
 8005cde:	dc09      	bgt.n	8005cf4 <_printf_float+0x264>
 8005ce0:	6823      	ldr	r3, [r4, #0]
 8005ce2:	079b      	lsls	r3, r3, #30
 8005ce4:	f100 8105 	bmi.w	8005ef2 <_printf_float+0x462>
 8005ce8:	68e0      	ldr	r0, [r4, #12]
 8005cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cec:	4298      	cmp	r0, r3
 8005cee:	bfb8      	it	lt
 8005cf0:	4618      	movlt	r0, r3
 8005cf2:	e730      	b.n	8005b56 <_printf_float+0xc6>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	464a      	mov	r2, r9
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	47b8      	blx	r7
 8005cfe:	3001      	adds	r0, #1
 8005d00:	f43f af27 	beq.w	8005b52 <_printf_float+0xc2>
 8005d04:	f108 0801 	add.w	r8, r8, #1
 8005d08:	e7e6      	b.n	8005cd8 <_printf_float+0x248>
 8005d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	dc39      	bgt.n	8005d84 <_printf_float+0x2f4>
 8005d10:	4a1b      	ldr	r2, [pc, #108]	; (8005d80 <_printf_float+0x2f0>)
 8005d12:	2301      	movs	r3, #1
 8005d14:	4631      	mov	r1, r6
 8005d16:	4628      	mov	r0, r5
 8005d18:	47b8      	blx	r7
 8005d1a:	3001      	adds	r0, #1
 8005d1c:	f43f af19 	beq.w	8005b52 <_printf_float+0xc2>
 8005d20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d24:	4313      	orrs	r3, r2
 8005d26:	d102      	bne.n	8005d2e <_printf_float+0x29e>
 8005d28:	6823      	ldr	r3, [r4, #0]
 8005d2a:	07d9      	lsls	r1, r3, #31
 8005d2c:	d5d8      	bpl.n	8005ce0 <_printf_float+0x250>
 8005d2e:	ee18 3a10 	vmov	r3, s16
 8005d32:	4652      	mov	r2, sl
 8005d34:	4631      	mov	r1, r6
 8005d36:	4628      	mov	r0, r5
 8005d38:	47b8      	blx	r7
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	f43f af09 	beq.w	8005b52 <_printf_float+0xc2>
 8005d40:	f04f 0900 	mov.w	r9, #0
 8005d44:	f104 0a1a 	add.w	sl, r4, #26
 8005d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d4a:	425b      	negs	r3, r3
 8005d4c:	454b      	cmp	r3, r9
 8005d4e:	dc01      	bgt.n	8005d54 <_printf_float+0x2c4>
 8005d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d52:	e792      	b.n	8005c7a <_printf_float+0x1ea>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4652      	mov	r2, sl
 8005d58:	4631      	mov	r1, r6
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	47b8      	blx	r7
 8005d5e:	3001      	adds	r0, #1
 8005d60:	f43f aef7 	beq.w	8005b52 <_printf_float+0xc2>
 8005d64:	f109 0901 	add.w	r9, r9, #1
 8005d68:	e7ee      	b.n	8005d48 <_printf_float+0x2b8>
 8005d6a:	bf00      	nop
 8005d6c:	7fefffff 	.word	0x7fefffff
 8005d70:	08008354 	.word	0x08008354
 8005d74:	08008358 	.word	0x08008358
 8005d78:	08008360 	.word	0x08008360
 8005d7c:	0800835c 	.word	0x0800835c
 8005d80:	08008364 	.word	0x08008364
 8005d84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	bfa8      	it	ge
 8005d8c:	461a      	movge	r2, r3
 8005d8e:	2a00      	cmp	r2, #0
 8005d90:	4691      	mov	r9, r2
 8005d92:	dc37      	bgt.n	8005e04 <_printf_float+0x374>
 8005d94:	f04f 0b00 	mov.w	fp, #0
 8005d98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d9c:	f104 021a 	add.w	r2, r4, #26
 8005da0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005da2:	9305      	str	r3, [sp, #20]
 8005da4:	eba3 0309 	sub.w	r3, r3, r9
 8005da8:	455b      	cmp	r3, fp
 8005daa:	dc33      	bgt.n	8005e14 <_printf_float+0x384>
 8005dac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005db0:	429a      	cmp	r2, r3
 8005db2:	db3b      	blt.n	8005e2c <_printf_float+0x39c>
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	07da      	lsls	r2, r3, #31
 8005db8:	d438      	bmi.n	8005e2c <_printf_float+0x39c>
 8005dba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dbc:	9b05      	ldr	r3, [sp, #20]
 8005dbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	eba2 0901 	sub.w	r9, r2, r1
 8005dc6:	4599      	cmp	r9, r3
 8005dc8:	bfa8      	it	ge
 8005dca:	4699      	movge	r9, r3
 8005dcc:	f1b9 0f00 	cmp.w	r9, #0
 8005dd0:	dc35      	bgt.n	8005e3e <_printf_float+0x3ae>
 8005dd2:	f04f 0800 	mov.w	r8, #0
 8005dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dda:	f104 0a1a 	add.w	sl, r4, #26
 8005dde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005de2:	1a9b      	subs	r3, r3, r2
 8005de4:	eba3 0309 	sub.w	r3, r3, r9
 8005de8:	4543      	cmp	r3, r8
 8005dea:	f77f af79 	ble.w	8005ce0 <_printf_float+0x250>
 8005dee:	2301      	movs	r3, #1
 8005df0:	4652      	mov	r2, sl
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	f43f aeaa 	beq.w	8005b52 <_printf_float+0xc2>
 8005dfe:	f108 0801 	add.w	r8, r8, #1
 8005e02:	e7ec      	b.n	8005dde <_printf_float+0x34e>
 8005e04:	4613      	mov	r3, r2
 8005e06:	4631      	mov	r1, r6
 8005e08:	4642      	mov	r2, r8
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	47b8      	blx	r7
 8005e0e:	3001      	adds	r0, #1
 8005e10:	d1c0      	bne.n	8005d94 <_printf_float+0x304>
 8005e12:	e69e      	b.n	8005b52 <_printf_float+0xc2>
 8005e14:	2301      	movs	r3, #1
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	9205      	str	r2, [sp, #20]
 8005e1c:	47b8      	blx	r7
 8005e1e:	3001      	adds	r0, #1
 8005e20:	f43f ae97 	beq.w	8005b52 <_printf_float+0xc2>
 8005e24:	9a05      	ldr	r2, [sp, #20]
 8005e26:	f10b 0b01 	add.w	fp, fp, #1
 8005e2a:	e7b9      	b.n	8005da0 <_printf_float+0x310>
 8005e2c:	ee18 3a10 	vmov	r3, s16
 8005e30:	4652      	mov	r2, sl
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d1be      	bne.n	8005dba <_printf_float+0x32a>
 8005e3c:	e689      	b.n	8005b52 <_printf_float+0xc2>
 8005e3e:	9a05      	ldr	r2, [sp, #20]
 8005e40:	464b      	mov	r3, r9
 8005e42:	4442      	add	r2, r8
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	d1c1      	bne.n	8005dd2 <_printf_float+0x342>
 8005e4e:	e680      	b.n	8005b52 <_printf_float+0xc2>
 8005e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e52:	2a01      	cmp	r2, #1
 8005e54:	dc01      	bgt.n	8005e5a <_printf_float+0x3ca>
 8005e56:	07db      	lsls	r3, r3, #31
 8005e58:	d538      	bpl.n	8005ecc <_printf_float+0x43c>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	4642      	mov	r2, r8
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4628      	mov	r0, r5
 8005e62:	47b8      	blx	r7
 8005e64:	3001      	adds	r0, #1
 8005e66:	f43f ae74 	beq.w	8005b52 <_printf_float+0xc2>
 8005e6a:	ee18 3a10 	vmov	r3, s16
 8005e6e:	4652      	mov	r2, sl
 8005e70:	4631      	mov	r1, r6
 8005e72:	4628      	mov	r0, r5
 8005e74:	47b8      	blx	r7
 8005e76:	3001      	adds	r0, #1
 8005e78:	f43f ae6b 	beq.w	8005b52 <_printf_float+0xc2>
 8005e7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e80:	2200      	movs	r2, #0
 8005e82:	2300      	movs	r3, #0
 8005e84:	f7fa fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e88:	b9d8      	cbnz	r0, 8005ec2 <_printf_float+0x432>
 8005e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e8c:	f108 0201 	add.w	r2, r8, #1
 8005e90:	3b01      	subs	r3, #1
 8005e92:	4631      	mov	r1, r6
 8005e94:	4628      	mov	r0, r5
 8005e96:	47b8      	blx	r7
 8005e98:	3001      	adds	r0, #1
 8005e9a:	d10e      	bne.n	8005eba <_printf_float+0x42a>
 8005e9c:	e659      	b.n	8005b52 <_printf_float+0xc2>
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	4652      	mov	r2, sl
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	47b8      	blx	r7
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	f43f ae52 	beq.w	8005b52 <_printf_float+0xc2>
 8005eae:	f108 0801 	add.w	r8, r8, #1
 8005eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	4543      	cmp	r3, r8
 8005eb8:	dcf1      	bgt.n	8005e9e <_printf_float+0x40e>
 8005eba:	464b      	mov	r3, r9
 8005ebc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ec0:	e6dc      	b.n	8005c7c <_printf_float+0x1ec>
 8005ec2:	f04f 0800 	mov.w	r8, #0
 8005ec6:	f104 0a1a 	add.w	sl, r4, #26
 8005eca:	e7f2      	b.n	8005eb2 <_printf_float+0x422>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	4642      	mov	r2, r8
 8005ed0:	e7df      	b.n	8005e92 <_printf_float+0x402>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	464a      	mov	r2, r9
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae38 	beq.w	8005b52 <_printf_float+0xc2>
 8005ee2:	f108 0801 	add.w	r8, r8, #1
 8005ee6:	68e3      	ldr	r3, [r4, #12]
 8005ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005eea:	1a5b      	subs	r3, r3, r1
 8005eec:	4543      	cmp	r3, r8
 8005eee:	dcf0      	bgt.n	8005ed2 <_printf_float+0x442>
 8005ef0:	e6fa      	b.n	8005ce8 <_printf_float+0x258>
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	f104 0919 	add.w	r9, r4, #25
 8005efa:	e7f4      	b.n	8005ee6 <_printf_float+0x456>

08005efc <_printf_common>:
 8005efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f00:	4616      	mov	r6, r2
 8005f02:	4699      	mov	r9, r3
 8005f04:	688a      	ldr	r2, [r1, #8]
 8005f06:	690b      	ldr	r3, [r1, #16]
 8005f08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	bfb8      	it	lt
 8005f10:	4613      	movlt	r3, r2
 8005f12:	6033      	str	r3, [r6, #0]
 8005f14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f18:	4607      	mov	r7, r0
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	b10a      	cbz	r2, 8005f22 <_printf_common+0x26>
 8005f1e:	3301      	adds	r3, #1
 8005f20:	6033      	str	r3, [r6, #0]
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	0699      	lsls	r1, r3, #26
 8005f26:	bf42      	ittt	mi
 8005f28:	6833      	ldrmi	r3, [r6, #0]
 8005f2a:	3302      	addmi	r3, #2
 8005f2c:	6033      	strmi	r3, [r6, #0]
 8005f2e:	6825      	ldr	r5, [r4, #0]
 8005f30:	f015 0506 	ands.w	r5, r5, #6
 8005f34:	d106      	bne.n	8005f44 <_printf_common+0x48>
 8005f36:	f104 0a19 	add.w	sl, r4, #25
 8005f3a:	68e3      	ldr	r3, [r4, #12]
 8005f3c:	6832      	ldr	r2, [r6, #0]
 8005f3e:	1a9b      	subs	r3, r3, r2
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	dc26      	bgt.n	8005f92 <_printf_common+0x96>
 8005f44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f48:	1e13      	subs	r3, r2, #0
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	bf18      	it	ne
 8005f4e:	2301      	movne	r3, #1
 8005f50:	0692      	lsls	r2, r2, #26
 8005f52:	d42b      	bmi.n	8005fac <_printf_common+0xb0>
 8005f54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f58:	4649      	mov	r1, r9
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	47c0      	blx	r8
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d01e      	beq.n	8005fa0 <_printf_common+0xa4>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	68e5      	ldr	r5, [r4, #12]
 8005f66:	6832      	ldr	r2, [r6, #0]
 8005f68:	f003 0306 	and.w	r3, r3, #6
 8005f6c:	2b04      	cmp	r3, #4
 8005f6e:	bf08      	it	eq
 8005f70:	1aad      	subeq	r5, r5, r2
 8005f72:	68a3      	ldr	r3, [r4, #8]
 8005f74:	6922      	ldr	r2, [r4, #16]
 8005f76:	bf0c      	ite	eq
 8005f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f7c:	2500      	movne	r5, #0
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bfc4      	itt	gt
 8005f82:	1a9b      	subgt	r3, r3, r2
 8005f84:	18ed      	addgt	r5, r5, r3
 8005f86:	2600      	movs	r6, #0
 8005f88:	341a      	adds	r4, #26
 8005f8a:	42b5      	cmp	r5, r6
 8005f8c:	d11a      	bne.n	8005fc4 <_printf_common+0xc8>
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e008      	b.n	8005fa4 <_printf_common+0xa8>
 8005f92:	2301      	movs	r3, #1
 8005f94:	4652      	mov	r2, sl
 8005f96:	4649      	mov	r1, r9
 8005f98:	4638      	mov	r0, r7
 8005f9a:	47c0      	blx	r8
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d103      	bne.n	8005fa8 <_printf_common+0xac>
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa8:	3501      	adds	r5, #1
 8005faa:	e7c6      	b.n	8005f3a <_printf_common+0x3e>
 8005fac:	18e1      	adds	r1, r4, r3
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	2030      	movs	r0, #48	; 0x30
 8005fb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fb6:	4422      	add	r2, r4
 8005fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fc0:	3302      	adds	r3, #2
 8005fc2:	e7c7      	b.n	8005f54 <_printf_common+0x58>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	4622      	mov	r2, r4
 8005fc8:	4649      	mov	r1, r9
 8005fca:	4638      	mov	r0, r7
 8005fcc:	47c0      	blx	r8
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d0e6      	beq.n	8005fa0 <_printf_common+0xa4>
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	e7d9      	b.n	8005f8a <_printf_common+0x8e>
	...

08005fd8 <_printf_i>:
 8005fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fdc:	460c      	mov	r4, r1
 8005fde:	4691      	mov	r9, r2
 8005fe0:	7e27      	ldrb	r7, [r4, #24]
 8005fe2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fe4:	2f78      	cmp	r7, #120	; 0x78
 8005fe6:	4680      	mov	r8, r0
 8005fe8:	469a      	mov	sl, r3
 8005fea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fee:	d807      	bhi.n	8006000 <_printf_i+0x28>
 8005ff0:	2f62      	cmp	r7, #98	; 0x62
 8005ff2:	d80a      	bhi.n	800600a <_printf_i+0x32>
 8005ff4:	2f00      	cmp	r7, #0
 8005ff6:	f000 80d8 	beq.w	80061aa <_printf_i+0x1d2>
 8005ffa:	2f58      	cmp	r7, #88	; 0x58
 8005ffc:	f000 80a3 	beq.w	8006146 <_printf_i+0x16e>
 8006000:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006004:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006008:	e03a      	b.n	8006080 <_printf_i+0xa8>
 800600a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800600e:	2b15      	cmp	r3, #21
 8006010:	d8f6      	bhi.n	8006000 <_printf_i+0x28>
 8006012:	a001      	add	r0, pc, #4	; (adr r0, 8006018 <_printf_i+0x40>)
 8006014:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006018:	08006071 	.word	0x08006071
 800601c:	08006085 	.word	0x08006085
 8006020:	08006001 	.word	0x08006001
 8006024:	08006001 	.word	0x08006001
 8006028:	08006001 	.word	0x08006001
 800602c:	08006001 	.word	0x08006001
 8006030:	08006085 	.word	0x08006085
 8006034:	08006001 	.word	0x08006001
 8006038:	08006001 	.word	0x08006001
 800603c:	08006001 	.word	0x08006001
 8006040:	08006001 	.word	0x08006001
 8006044:	08006191 	.word	0x08006191
 8006048:	080060b5 	.word	0x080060b5
 800604c:	08006173 	.word	0x08006173
 8006050:	08006001 	.word	0x08006001
 8006054:	08006001 	.word	0x08006001
 8006058:	080061b3 	.word	0x080061b3
 800605c:	08006001 	.word	0x08006001
 8006060:	080060b5 	.word	0x080060b5
 8006064:	08006001 	.word	0x08006001
 8006068:	08006001 	.word	0x08006001
 800606c:	0800617b 	.word	0x0800617b
 8006070:	680b      	ldr	r3, [r1, #0]
 8006072:	1d1a      	adds	r2, r3, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	600a      	str	r2, [r1, #0]
 8006078:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800607c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006080:	2301      	movs	r3, #1
 8006082:	e0a3      	b.n	80061cc <_printf_i+0x1f4>
 8006084:	6825      	ldr	r5, [r4, #0]
 8006086:	6808      	ldr	r0, [r1, #0]
 8006088:	062e      	lsls	r6, r5, #24
 800608a:	f100 0304 	add.w	r3, r0, #4
 800608e:	d50a      	bpl.n	80060a6 <_printf_i+0xce>
 8006090:	6805      	ldr	r5, [r0, #0]
 8006092:	600b      	str	r3, [r1, #0]
 8006094:	2d00      	cmp	r5, #0
 8006096:	da03      	bge.n	80060a0 <_printf_i+0xc8>
 8006098:	232d      	movs	r3, #45	; 0x2d
 800609a:	426d      	negs	r5, r5
 800609c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a0:	485e      	ldr	r0, [pc, #376]	; (800621c <_printf_i+0x244>)
 80060a2:	230a      	movs	r3, #10
 80060a4:	e019      	b.n	80060da <_printf_i+0x102>
 80060a6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060aa:	6805      	ldr	r5, [r0, #0]
 80060ac:	600b      	str	r3, [r1, #0]
 80060ae:	bf18      	it	ne
 80060b0:	b22d      	sxthne	r5, r5
 80060b2:	e7ef      	b.n	8006094 <_printf_i+0xbc>
 80060b4:	680b      	ldr	r3, [r1, #0]
 80060b6:	6825      	ldr	r5, [r4, #0]
 80060b8:	1d18      	adds	r0, r3, #4
 80060ba:	6008      	str	r0, [r1, #0]
 80060bc:	0628      	lsls	r0, r5, #24
 80060be:	d501      	bpl.n	80060c4 <_printf_i+0xec>
 80060c0:	681d      	ldr	r5, [r3, #0]
 80060c2:	e002      	b.n	80060ca <_printf_i+0xf2>
 80060c4:	0669      	lsls	r1, r5, #25
 80060c6:	d5fb      	bpl.n	80060c0 <_printf_i+0xe8>
 80060c8:	881d      	ldrh	r5, [r3, #0]
 80060ca:	4854      	ldr	r0, [pc, #336]	; (800621c <_printf_i+0x244>)
 80060cc:	2f6f      	cmp	r7, #111	; 0x6f
 80060ce:	bf0c      	ite	eq
 80060d0:	2308      	moveq	r3, #8
 80060d2:	230a      	movne	r3, #10
 80060d4:	2100      	movs	r1, #0
 80060d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060da:	6866      	ldr	r6, [r4, #4]
 80060dc:	60a6      	str	r6, [r4, #8]
 80060de:	2e00      	cmp	r6, #0
 80060e0:	bfa2      	ittt	ge
 80060e2:	6821      	ldrge	r1, [r4, #0]
 80060e4:	f021 0104 	bicge.w	r1, r1, #4
 80060e8:	6021      	strge	r1, [r4, #0]
 80060ea:	b90d      	cbnz	r5, 80060f0 <_printf_i+0x118>
 80060ec:	2e00      	cmp	r6, #0
 80060ee:	d04d      	beq.n	800618c <_printf_i+0x1b4>
 80060f0:	4616      	mov	r6, r2
 80060f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80060f6:	fb03 5711 	mls	r7, r3, r1, r5
 80060fa:	5dc7      	ldrb	r7, [r0, r7]
 80060fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006100:	462f      	mov	r7, r5
 8006102:	42bb      	cmp	r3, r7
 8006104:	460d      	mov	r5, r1
 8006106:	d9f4      	bls.n	80060f2 <_printf_i+0x11a>
 8006108:	2b08      	cmp	r3, #8
 800610a:	d10b      	bne.n	8006124 <_printf_i+0x14c>
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	07df      	lsls	r7, r3, #31
 8006110:	d508      	bpl.n	8006124 <_printf_i+0x14c>
 8006112:	6923      	ldr	r3, [r4, #16]
 8006114:	6861      	ldr	r1, [r4, #4]
 8006116:	4299      	cmp	r1, r3
 8006118:	bfde      	ittt	le
 800611a:	2330      	movle	r3, #48	; 0x30
 800611c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006120:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006124:	1b92      	subs	r2, r2, r6
 8006126:	6122      	str	r2, [r4, #16]
 8006128:	f8cd a000 	str.w	sl, [sp]
 800612c:	464b      	mov	r3, r9
 800612e:	aa03      	add	r2, sp, #12
 8006130:	4621      	mov	r1, r4
 8006132:	4640      	mov	r0, r8
 8006134:	f7ff fee2 	bl	8005efc <_printf_common>
 8006138:	3001      	adds	r0, #1
 800613a:	d14c      	bne.n	80061d6 <_printf_i+0x1fe>
 800613c:	f04f 30ff 	mov.w	r0, #4294967295
 8006140:	b004      	add	sp, #16
 8006142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006146:	4835      	ldr	r0, [pc, #212]	; (800621c <_printf_i+0x244>)
 8006148:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	680e      	ldr	r6, [r1, #0]
 8006150:	061f      	lsls	r7, r3, #24
 8006152:	f856 5b04 	ldr.w	r5, [r6], #4
 8006156:	600e      	str	r6, [r1, #0]
 8006158:	d514      	bpl.n	8006184 <_printf_i+0x1ac>
 800615a:	07d9      	lsls	r1, r3, #31
 800615c:	bf44      	itt	mi
 800615e:	f043 0320 	orrmi.w	r3, r3, #32
 8006162:	6023      	strmi	r3, [r4, #0]
 8006164:	b91d      	cbnz	r5, 800616e <_printf_i+0x196>
 8006166:	6823      	ldr	r3, [r4, #0]
 8006168:	f023 0320 	bic.w	r3, r3, #32
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	2310      	movs	r3, #16
 8006170:	e7b0      	b.n	80060d4 <_printf_i+0xfc>
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	f043 0320 	orr.w	r3, r3, #32
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	2378      	movs	r3, #120	; 0x78
 800617c:	4828      	ldr	r0, [pc, #160]	; (8006220 <_printf_i+0x248>)
 800617e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006182:	e7e3      	b.n	800614c <_printf_i+0x174>
 8006184:	065e      	lsls	r6, r3, #25
 8006186:	bf48      	it	mi
 8006188:	b2ad      	uxthmi	r5, r5
 800618a:	e7e6      	b.n	800615a <_printf_i+0x182>
 800618c:	4616      	mov	r6, r2
 800618e:	e7bb      	b.n	8006108 <_printf_i+0x130>
 8006190:	680b      	ldr	r3, [r1, #0]
 8006192:	6826      	ldr	r6, [r4, #0]
 8006194:	6960      	ldr	r0, [r4, #20]
 8006196:	1d1d      	adds	r5, r3, #4
 8006198:	600d      	str	r5, [r1, #0]
 800619a:	0635      	lsls	r5, r6, #24
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	d501      	bpl.n	80061a4 <_printf_i+0x1cc>
 80061a0:	6018      	str	r0, [r3, #0]
 80061a2:	e002      	b.n	80061aa <_printf_i+0x1d2>
 80061a4:	0671      	lsls	r1, r6, #25
 80061a6:	d5fb      	bpl.n	80061a0 <_printf_i+0x1c8>
 80061a8:	8018      	strh	r0, [r3, #0]
 80061aa:	2300      	movs	r3, #0
 80061ac:	6123      	str	r3, [r4, #16]
 80061ae:	4616      	mov	r6, r2
 80061b0:	e7ba      	b.n	8006128 <_printf_i+0x150>
 80061b2:	680b      	ldr	r3, [r1, #0]
 80061b4:	1d1a      	adds	r2, r3, #4
 80061b6:	600a      	str	r2, [r1, #0]
 80061b8:	681e      	ldr	r6, [r3, #0]
 80061ba:	6862      	ldr	r2, [r4, #4]
 80061bc:	2100      	movs	r1, #0
 80061be:	4630      	mov	r0, r6
 80061c0:	f7fa f80e 	bl	80001e0 <memchr>
 80061c4:	b108      	cbz	r0, 80061ca <_printf_i+0x1f2>
 80061c6:	1b80      	subs	r0, r0, r6
 80061c8:	6060      	str	r0, [r4, #4]
 80061ca:	6863      	ldr	r3, [r4, #4]
 80061cc:	6123      	str	r3, [r4, #16]
 80061ce:	2300      	movs	r3, #0
 80061d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061d4:	e7a8      	b.n	8006128 <_printf_i+0x150>
 80061d6:	6923      	ldr	r3, [r4, #16]
 80061d8:	4632      	mov	r2, r6
 80061da:	4649      	mov	r1, r9
 80061dc:	4640      	mov	r0, r8
 80061de:	47d0      	blx	sl
 80061e0:	3001      	adds	r0, #1
 80061e2:	d0ab      	beq.n	800613c <_printf_i+0x164>
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	079b      	lsls	r3, r3, #30
 80061e8:	d413      	bmi.n	8006212 <_printf_i+0x23a>
 80061ea:	68e0      	ldr	r0, [r4, #12]
 80061ec:	9b03      	ldr	r3, [sp, #12]
 80061ee:	4298      	cmp	r0, r3
 80061f0:	bfb8      	it	lt
 80061f2:	4618      	movlt	r0, r3
 80061f4:	e7a4      	b.n	8006140 <_printf_i+0x168>
 80061f6:	2301      	movs	r3, #1
 80061f8:	4632      	mov	r2, r6
 80061fa:	4649      	mov	r1, r9
 80061fc:	4640      	mov	r0, r8
 80061fe:	47d0      	blx	sl
 8006200:	3001      	adds	r0, #1
 8006202:	d09b      	beq.n	800613c <_printf_i+0x164>
 8006204:	3501      	adds	r5, #1
 8006206:	68e3      	ldr	r3, [r4, #12]
 8006208:	9903      	ldr	r1, [sp, #12]
 800620a:	1a5b      	subs	r3, r3, r1
 800620c:	42ab      	cmp	r3, r5
 800620e:	dcf2      	bgt.n	80061f6 <_printf_i+0x21e>
 8006210:	e7eb      	b.n	80061ea <_printf_i+0x212>
 8006212:	2500      	movs	r5, #0
 8006214:	f104 0619 	add.w	r6, r4, #25
 8006218:	e7f5      	b.n	8006206 <_printf_i+0x22e>
 800621a:	bf00      	nop
 800621c:	08008366 	.word	0x08008366
 8006220:	08008377 	.word	0x08008377

08006224 <quorem>:
 8006224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006228:	6903      	ldr	r3, [r0, #16]
 800622a:	690c      	ldr	r4, [r1, #16]
 800622c:	42a3      	cmp	r3, r4
 800622e:	4607      	mov	r7, r0
 8006230:	f2c0 8081 	blt.w	8006336 <quorem+0x112>
 8006234:	3c01      	subs	r4, #1
 8006236:	f101 0814 	add.w	r8, r1, #20
 800623a:	f100 0514 	add.w	r5, r0, #20
 800623e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006248:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800624c:	3301      	adds	r3, #1
 800624e:	429a      	cmp	r2, r3
 8006250:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006254:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006258:	fbb2 f6f3 	udiv	r6, r2, r3
 800625c:	d331      	bcc.n	80062c2 <quorem+0x9e>
 800625e:	f04f 0e00 	mov.w	lr, #0
 8006262:	4640      	mov	r0, r8
 8006264:	46ac      	mov	ip, r5
 8006266:	46f2      	mov	sl, lr
 8006268:	f850 2b04 	ldr.w	r2, [r0], #4
 800626c:	b293      	uxth	r3, r2
 800626e:	fb06 e303 	mla	r3, r6, r3, lr
 8006272:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006276:	b29b      	uxth	r3, r3
 8006278:	ebaa 0303 	sub.w	r3, sl, r3
 800627c:	0c12      	lsrs	r2, r2, #16
 800627e:	f8dc a000 	ldr.w	sl, [ip]
 8006282:	fb06 e202 	mla	r2, r6, r2, lr
 8006286:	fa13 f38a 	uxtah	r3, r3, sl
 800628a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800628e:	fa1f fa82 	uxth.w	sl, r2
 8006292:	f8dc 2000 	ldr.w	r2, [ip]
 8006296:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800629a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a4:	4581      	cmp	r9, r0
 80062a6:	f84c 3b04 	str.w	r3, [ip], #4
 80062aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062ae:	d2db      	bcs.n	8006268 <quorem+0x44>
 80062b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80062b4:	b92b      	cbnz	r3, 80062c2 <quorem+0x9e>
 80062b6:	9b01      	ldr	r3, [sp, #4]
 80062b8:	3b04      	subs	r3, #4
 80062ba:	429d      	cmp	r5, r3
 80062bc:	461a      	mov	r2, r3
 80062be:	d32e      	bcc.n	800631e <quorem+0xfa>
 80062c0:	613c      	str	r4, [r7, #16]
 80062c2:	4638      	mov	r0, r7
 80062c4:	f001 f8b2 	bl	800742c <__mcmp>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	db24      	blt.n	8006316 <quorem+0xf2>
 80062cc:	3601      	adds	r6, #1
 80062ce:	4628      	mov	r0, r5
 80062d0:	f04f 0c00 	mov.w	ip, #0
 80062d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80062d8:	f8d0 e000 	ldr.w	lr, [r0]
 80062dc:	b293      	uxth	r3, r2
 80062de:	ebac 0303 	sub.w	r3, ip, r3
 80062e2:	0c12      	lsrs	r2, r2, #16
 80062e4:	fa13 f38e 	uxtah	r3, r3, lr
 80062e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80062ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062f6:	45c1      	cmp	r9, r8
 80062f8:	f840 3b04 	str.w	r3, [r0], #4
 80062fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006300:	d2e8      	bcs.n	80062d4 <quorem+0xb0>
 8006302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800630a:	b922      	cbnz	r2, 8006316 <quorem+0xf2>
 800630c:	3b04      	subs	r3, #4
 800630e:	429d      	cmp	r5, r3
 8006310:	461a      	mov	r2, r3
 8006312:	d30a      	bcc.n	800632a <quorem+0x106>
 8006314:	613c      	str	r4, [r7, #16]
 8006316:	4630      	mov	r0, r6
 8006318:	b003      	add	sp, #12
 800631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	3b04      	subs	r3, #4
 8006322:	2a00      	cmp	r2, #0
 8006324:	d1cc      	bne.n	80062c0 <quorem+0x9c>
 8006326:	3c01      	subs	r4, #1
 8006328:	e7c7      	b.n	80062ba <quorem+0x96>
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	3b04      	subs	r3, #4
 800632e:	2a00      	cmp	r2, #0
 8006330:	d1f0      	bne.n	8006314 <quorem+0xf0>
 8006332:	3c01      	subs	r4, #1
 8006334:	e7eb      	b.n	800630e <quorem+0xea>
 8006336:	2000      	movs	r0, #0
 8006338:	e7ee      	b.n	8006318 <quorem+0xf4>
 800633a:	0000      	movs	r0, r0
 800633c:	0000      	movs	r0, r0
	...

08006340 <_dtoa_r>:
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	ed2d 8b02 	vpush	{d8}
 8006348:	ec57 6b10 	vmov	r6, r7, d0
 800634c:	b095      	sub	sp, #84	; 0x54
 800634e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006350:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006354:	9105      	str	r1, [sp, #20]
 8006356:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800635a:	4604      	mov	r4, r0
 800635c:	9209      	str	r2, [sp, #36]	; 0x24
 800635e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006360:	b975      	cbnz	r5, 8006380 <_dtoa_r+0x40>
 8006362:	2010      	movs	r0, #16
 8006364:	f000 fddc 	bl	8006f20 <malloc>
 8006368:	4602      	mov	r2, r0
 800636a:	6260      	str	r0, [r4, #36]	; 0x24
 800636c:	b920      	cbnz	r0, 8006378 <_dtoa_r+0x38>
 800636e:	4bb2      	ldr	r3, [pc, #712]	; (8006638 <_dtoa_r+0x2f8>)
 8006370:	21ea      	movs	r1, #234	; 0xea
 8006372:	48b2      	ldr	r0, [pc, #712]	; (800663c <_dtoa_r+0x2fc>)
 8006374:	f001 fa24 	bl	80077c0 <__assert_func>
 8006378:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800637c:	6005      	str	r5, [r0, #0]
 800637e:	60c5      	str	r5, [r0, #12]
 8006380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	b151      	cbz	r1, 800639c <_dtoa_r+0x5c>
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	604a      	str	r2, [r1, #4]
 800638a:	2301      	movs	r3, #1
 800638c:	4093      	lsls	r3, r2
 800638e:	608b      	str	r3, [r1, #8]
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fe0d 	bl	8006fb0 <_Bfree>
 8006396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006398:	2200      	movs	r2, #0
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	1e3b      	subs	r3, r7, #0
 800639e:	bfb9      	ittee	lt
 80063a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063a4:	9303      	strlt	r3, [sp, #12]
 80063a6:	2300      	movge	r3, #0
 80063a8:	f8c8 3000 	strge.w	r3, [r8]
 80063ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80063b0:	4ba3      	ldr	r3, [pc, #652]	; (8006640 <_dtoa_r+0x300>)
 80063b2:	bfbc      	itt	lt
 80063b4:	2201      	movlt	r2, #1
 80063b6:	f8c8 2000 	strlt.w	r2, [r8]
 80063ba:	ea33 0309 	bics.w	r3, r3, r9
 80063be:	d11b      	bne.n	80063f8 <_dtoa_r+0xb8>
 80063c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80063c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063cc:	4333      	orrs	r3, r6
 80063ce:	f000 857a 	beq.w	8006ec6 <_dtoa_r+0xb86>
 80063d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d4:	b963      	cbnz	r3, 80063f0 <_dtoa_r+0xb0>
 80063d6:	4b9b      	ldr	r3, [pc, #620]	; (8006644 <_dtoa_r+0x304>)
 80063d8:	e024      	b.n	8006424 <_dtoa_r+0xe4>
 80063da:	4b9b      	ldr	r3, [pc, #620]	; (8006648 <_dtoa_r+0x308>)
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	3308      	adds	r3, #8
 80063e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	9800      	ldr	r0, [sp, #0]
 80063e6:	b015      	add	sp, #84	; 0x54
 80063e8:	ecbd 8b02 	vpop	{d8}
 80063ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f0:	4b94      	ldr	r3, [pc, #592]	; (8006644 <_dtoa_r+0x304>)
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	3303      	adds	r3, #3
 80063f6:	e7f3      	b.n	80063e0 <_dtoa_r+0xa0>
 80063f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063fc:	2200      	movs	r2, #0
 80063fe:	ec51 0b17 	vmov	r0, r1, d7
 8006402:	2300      	movs	r3, #0
 8006404:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006408:	f7fa fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800640c:	4680      	mov	r8, r0
 800640e:	b158      	cbz	r0, 8006428 <_dtoa_r+0xe8>
 8006410:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006412:	2301      	movs	r3, #1
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 8551 	beq.w	8006ec0 <_dtoa_r+0xb80>
 800641e:	488b      	ldr	r0, [pc, #556]	; (800664c <_dtoa_r+0x30c>)
 8006420:	6018      	str	r0, [r3, #0]
 8006422:	1e43      	subs	r3, r0, #1
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	e7dd      	b.n	80063e4 <_dtoa_r+0xa4>
 8006428:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800642c:	aa12      	add	r2, sp, #72	; 0x48
 800642e:	a913      	add	r1, sp, #76	; 0x4c
 8006430:	4620      	mov	r0, r4
 8006432:	f001 f89f 	bl	8007574 <__d2b>
 8006436:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800643a:	4683      	mov	fp, r0
 800643c:	2d00      	cmp	r5, #0
 800643e:	d07c      	beq.n	800653a <_dtoa_r+0x1fa>
 8006440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006442:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800644a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800644e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006452:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800645a:	4b7d      	ldr	r3, [pc, #500]	; (8006650 <_dtoa_r+0x310>)
 800645c:	2200      	movs	r2, #0
 800645e:	4630      	mov	r0, r6
 8006460:	4639      	mov	r1, r7
 8006462:	f7f9 ff11 	bl	8000288 <__aeabi_dsub>
 8006466:	a36e      	add	r3, pc, #440	; (adr r3, 8006620 <_dtoa_r+0x2e0>)
 8006468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646c:	f7fa f8c4 	bl	80005f8 <__aeabi_dmul>
 8006470:	a36d      	add	r3, pc, #436	; (adr r3, 8006628 <_dtoa_r+0x2e8>)
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7f9 ff09 	bl	800028c <__adddf3>
 800647a:	4606      	mov	r6, r0
 800647c:	4628      	mov	r0, r5
 800647e:	460f      	mov	r7, r1
 8006480:	f7fa f850 	bl	8000524 <__aeabi_i2d>
 8006484:	a36a      	add	r3, pc, #424	; (adr r3, 8006630 <_dtoa_r+0x2f0>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7fa f8b5 	bl	80005f8 <__aeabi_dmul>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4630      	mov	r0, r6
 8006494:	4639      	mov	r1, r7
 8006496:	f7f9 fef9 	bl	800028c <__adddf3>
 800649a:	4606      	mov	r6, r0
 800649c:	460f      	mov	r7, r1
 800649e:	f7fa fb5b 	bl	8000b58 <__aeabi_d2iz>
 80064a2:	2200      	movs	r2, #0
 80064a4:	4682      	mov	sl, r0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4630      	mov	r0, r6
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa fb16 	bl	8000adc <__aeabi_dcmplt>
 80064b0:	b148      	cbz	r0, 80064c6 <_dtoa_r+0x186>
 80064b2:	4650      	mov	r0, sl
 80064b4:	f7fa f836 	bl	8000524 <__aeabi_i2d>
 80064b8:	4632      	mov	r2, r6
 80064ba:	463b      	mov	r3, r7
 80064bc:	f7fa fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80064c0:	b908      	cbnz	r0, 80064c6 <_dtoa_r+0x186>
 80064c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064c6:	f1ba 0f16 	cmp.w	sl, #22
 80064ca:	d854      	bhi.n	8006576 <_dtoa_r+0x236>
 80064cc:	4b61      	ldr	r3, [pc, #388]	; (8006654 <_dtoa_r+0x314>)
 80064ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80064da:	f7fa faff 	bl	8000adc <__aeabi_dcmplt>
 80064de:	2800      	cmp	r0, #0
 80064e0:	d04b      	beq.n	800657a <_dtoa_r+0x23a>
 80064e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064e6:	2300      	movs	r3, #0
 80064e8:	930e      	str	r3, [sp, #56]	; 0x38
 80064ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064ec:	1b5d      	subs	r5, r3, r5
 80064ee:	1e6b      	subs	r3, r5, #1
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	bf43      	ittte	mi
 80064f4:	2300      	movmi	r3, #0
 80064f6:	f1c5 0801 	rsbmi	r8, r5, #1
 80064fa:	9304      	strmi	r3, [sp, #16]
 80064fc:	f04f 0800 	movpl.w	r8, #0
 8006500:	f1ba 0f00 	cmp.w	sl, #0
 8006504:	db3b      	blt.n	800657e <_dtoa_r+0x23e>
 8006506:	9b04      	ldr	r3, [sp, #16]
 8006508:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800650c:	4453      	add	r3, sl
 800650e:	9304      	str	r3, [sp, #16]
 8006510:	2300      	movs	r3, #0
 8006512:	9306      	str	r3, [sp, #24]
 8006514:	9b05      	ldr	r3, [sp, #20]
 8006516:	2b09      	cmp	r3, #9
 8006518:	d869      	bhi.n	80065ee <_dtoa_r+0x2ae>
 800651a:	2b05      	cmp	r3, #5
 800651c:	bfc4      	itt	gt
 800651e:	3b04      	subgt	r3, #4
 8006520:	9305      	strgt	r3, [sp, #20]
 8006522:	9b05      	ldr	r3, [sp, #20]
 8006524:	f1a3 0302 	sub.w	r3, r3, #2
 8006528:	bfcc      	ite	gt
 800652a:	2500      	movgt	r5, #0
 800652c:	2501      	movle	r5, #1
 800652e:	2b03      	cmp	r3, #3
 8006530:	d869      	bhi.n	8006606 <_dtoa_r+0x2c6>
 8006532:	e8df f003 	tbb	[pc, r3]
 8006536:	4e2c      	.short	0x4e2c
 8006538:	5a4c      	.short	0x5a4c
 800653a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800653e:	441d      	add	r5, r3
 8006540:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006544:	2b20      	cmp	r3, #32
 8006546:	bfc1      	itttt	gt
 8006548:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800654c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006550:	fa09 f303 	lslgt.w	r3, r9, r3
 8006554:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006558:	bfda      	itte	le
 800655a:	f1c3 0320 	rsble	r3, r3, #32
 800655e:	fa06 f003 	lslle.w	r0, r6, r3
 8006562:	4318      	orrgt	r0, r3
 8006564:	f7f9 ffce 	bl	8000504 <__aeabi_ui2d>
 8006568:	2301      	movs	r3, #1
 800656a:	4606      	mov	r6, r0
 800656c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006570:	3d01      	subs	r5, #1
 8006572:	9310      	str	r3, [sp, #64]	; 0x40
 8006574:	e771      	b.n	800645a <_dtoa_r+0x11a>
 8006576:	2301      	movs	r3, #1
 8006578:	e7b6      	b.n	80064e8 <_dtoa_r+0x1a8>
 800657a:	900e      	str	r0, [sp, #56]	; 0x38
 800657c:	e7b5      	b.n	80064ea <_dtoa_r+0x1aa>
 800657e:	f1ca 0300 	rsb	r3, sl, #0
 8006582:	9306      	str	r3, [sp, #24]
 8006584:	2300      	movs	r3, #0
 8006586:	eba8 080a 	sub.w	r8, r8, sl
 800658a:	930d      	str	r3, [sp, #52]	; 0x34
 800658c:	e7c2      	b.n	8006514 <_dtoa_r+0x1d4>
 800658e:	2300      	movs	r3, #0
 8006590:	9308      	str	r3, [sp, #32]
 8006592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006594:	2b00      	cmp	r3, #0
 8006596:	dc39      	bgt.n	800660c <_dtoa_r+0x2cc>
 8006598:	f04f 0901 	mov.w	r9, #1
 800659c:	f8cd 9004 	str.w	r9, [sp, #4]
 80065a0:	464b      	mov	r3, r9
 80065a2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80065a6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80065a8:	2200      	movs	r2, #0
 80065aa:	6042      	str	r2, [r0, #4]
 80065ac:	2204      	movs	r2, #4
 80065ae:	f102 0614 	add.w	r6, r2, #20
 80065b2:	429e      	cmp	r6, r3
 80065b4:	6841      	ldr	r1, [r0, #4]
 80065b6:	d92f      	bls.n	8006618 <_dtoa_r+0x2d8>
 80065b8:	4620      	mov	r0, r4
 80065ba:	f000 fcb9 	bl	8006f30 <_Balloc>
 80065be:	9000      	str	r0, [sp, #0]
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d14b      	bne.n	800665c <_dtoa_r+0x31c>
 80065c4:	4b24      	ldr	r3, [pc, #144]	; (8006658 <_dtoa_r+0x318>)
 80065c6:	4602      	mov	r2, r0
 80065c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065cc:	e6d1      	b.n	8006372 <_dtoa_r+0x32>
 80065ce:	2301      	movs	r3, #1
 80065d0:	e7de      	b.n	8006590 <_dtoa_r+0x250>
 80065d2:	2300      	movs	r3, #0
 80065d4:	9308      	str	r3, [sp, #32]
 80065d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d8:	eb0a 0903 	add.w	r9, sl, r3
 80065dc:	f109 0301 	add.w	r3, r9, #1
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	9301      	str	r3, [sp, #4]
 80065e4:	bfb8      	it	lt
 80065e6:	2301      	movlt	r3, #1
 80065e8:	e7dd      	b.n	80065a6 <_dtoa_r+0x266>
 80065ea:	2301      	movs	r3, #1
 80065ec:	e7f2      	b.n	80065d4 <_dtoa_r+0x294>
 80065ee:	2501      	movs	r5, #1
 80065f0:	2300      	movs	r3, #0
 80065f2:	9305      	str	r3, [sp, #20]
 80065f4:	9508      	str	r5, [sp, #32]
 80065f6:	f04f 39ff 	mov.w	r9, #4294967295
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006600:	2312      	movs	r3, #18
 8006602:	9209      	str	r2, [sp, #36]	; 0x24
 8006604:	e7cf      	b.n	80065a6 <_dtoa_r+0x266>
 8006606:	2301      	movs	r3, #1
 8006608:	9308      	str	r3, [sp, #32]
 800660a:	e7f4      	b.n	80065f6 <_dtoa_r+0x2b6>
 800660c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006610:	f8cd 9004 	str.w	r9, [sp, #4]
 8006614:	464b      	mov	r3, r9
 8006616:	e7c6      	b.n	80065a6 <_dtoa_r+0x266>
 8006618:	3101      	adds	r1, #1
 800661a:	6041      	str	r1, [r0, #4]
 800661c:	0052      	lsls	r2, r2, #1
 800661e:	e7c6      	b.n	80065ae <_dtoa_r+0x26e>
 8006620:	636f4361 	.word	0x636f4361
 8006624:	3fd287a7 	.word	0x3fd287a7
 8006628:	8b60c8b3 	.word	0x8b60c8b3
 800662c:	3fc68a28 	.word	0x3fc68a28
 8006630:	509f79fb 	.word	0x509f79fb
 8006634:	3fd34413 	.word	0x3fd34413
 8006638:	08008395 	.word	0x08008395
 800663c:	080083ac 	.word	0x080083ac
 8006640:	7ff00000 	.word	0x7ff00000
 8006644:	08008391 	.word	0x08008391
 8006648:	08008388 	.word	0x08008388
 800664c:	08008365 	.word	0x08008365
 8006650:	3ff80000 	.word	0x3ff80000
 8006654:	080084a8 	.word	0x080084a8
 8006658:	0800840b 	.word	0x0800840b
 800665c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800665e:	9a00      	ldr	r2, [sp, #0]
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	9b01      	ldr	r3, [sp, #4]
 8006664:	2b0e      	cmp	r3, #14
 8006666:	f200 80ad 	bhi.w	80067c4 <_dtoa_r+0x484>
 800666a:	2d00      	cmp	r5, #0
 800666c:	f000 80aa 	beq.w	80067c4 <_dtoa_r+0x484>
 8006670:	f1ba 0f00 	cmp.w	sl, #0
 8006674:	dd36      	ble.n	80066e4 <_dtoa_r+0x3a4>
 8006676:	4ac3      	ldr	r2, [pc, #780]	; (8006984 <_dtoa_r+0x644>)
 8006678:	f00a 030f 	and.w	r3, sl, #15
 800667c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006680:	ed93 7b00 	vldr	d7, [r3]
 8006684:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006688:	ea4f 172a 	mov.w	r7, sl, asr #4
 800668c:	eeb0 8a47 	vmov.f32	s16, s14
 8006690:	eef0 8a67 	vmov.f32	s17, s15
 8006694:	d016      	beq.n	80066c4 <_dtoa_r+0x384>
 8006696:	4bbc      	ldr	r3, [pc, #752]	; (8006988 <_dtoa_r+0x648>)
 8006698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800669c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066a0:	f7fa f8d4 	bl	800084c <__aeabi_ddiv>
 80066a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066a8:	f007 070f 	and.w	r7, r7, #15
 80066ac:	2503      	movs	r5, #3
 80066ae:	4eb6      	ldr	r6, [pc, #728]	; (8006988 <_dtoa_r+0x648>)
 80066b0:	b957      	cbnz	r7, 80066c8 <_dtoa_r+0x388>
 80066b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066b6:	ec53 2b18 	vmov	r2, r3, d8
 80066ba:	f7fa f8c7 	bl	800084c <__aeabi_ddiv>
 80066be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066c2:	e029      	b.n	8006718 <_dtoa_r+0x3d8>
 80066c4:	2502      	movs	r5, #2
 80066c6:	e7f2      	b.n	80066ae <_dtoa_r+0x36e>
 80066c8:	07f9      	lsls	r1, r7, #31
 80066ca:	d508      	bpl.n	80066de <_dtoa_r+0x39e>
 80066cc:	ec51 0b18 	vmov	r0, r1, d8
 80066d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066d4:	f7f9 ff90 	bl	80005f8 <__aeabi_dmul>
 80066d8:	ec41 0b18 	vmov	d8, r0, r1
 80066dc:	3501      	adds	r5, #1
 80066de:	107f      	asrs	r7, r7, #1
 80066e0:	3608      	adds	r6, #8
 80066e2:	e7e5      	b.n	80066b0 <_dtoa_r+0x370>
 80066e4:	f000 80a6 	beq.w	8006834 <_dtoa_r+0x4f4>
 80066e8:	f1ca 0600 	rsb	r6, sl, #0
 80066ec:	4ba5      	ldr	r3, [pc, #660]	; (8006984 <_dtoa_r+0x644>)
 80066ee:	4fa6      	ldr	r7, [pc, #664]	; (8006988 <_dtoa_r+0x648>)
 80066f0:	f006 020f 	and.w	r2, r6, #15
 80066f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006700:	f7f9 ff7a 	bl	80005f8 <__aeabi_dmul>
 8006704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006708:	1136      	asrs	r6, r6, #4
 800670a:	2300      	movs	r3, #0
 800670c:	2502      	movs	r5, #2
 800670e:	2e00      	cmp	r6, #0
 8006710:	f040 8085 	bne.w	800681e <_dtoa_r+0x4de>
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1d2      	bne.n	80066be <_dtoa_r+0x37e>
 8006718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 808c 	beq.w	8006838 <_dtoa_r+0x4f8>
 8006720:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006724:	4b99      	ldr	r3, [pc, #612]	; (800698c <_dtoa_r+0x64c>)
 8006726:	2200      	movs	r2, #0
 8006728:	4630      	mov	r0, r6
 800672a:	4639      	mov	r1, r7
 800672c:	f7fa f9d6 	bl	8000adc <__aeabi_dcmplt>
 8006730:	2800      	cmp	r0, #0
 8006732:	f000 8081 	beq.w	8006838 <_dtoa_r+0x4f8>
 8006736:	9b01      	ldr	r3, [sp, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d07d      	beq.n	8006838 <_dtoa_r+0x4f8>
 800673c:	f1b9 0f00 	cmp.w	r9, #0
 8006740:	dd3c      	ble.n	80067bc <_dtoa_r+0x47c>
 8006742:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006746:	9307      	str	r3, [sp, #28]
 8006748:	2200      	movs	r2, #0
 800674a:	4b91      	ldr	r3, [pc, #580]	; (8006990 <_dtoa_r+0x650>)
 800674c:	4630      	mov	r0, r6
 800674e:	4639      	mov	r1, r7
 8006750:	f7f9 ff52 	bl	80005f8 <__aeabi_dmul>
 8006754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006758:	3501      	adds	r5, #1
 800675a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800675e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006762:	4628      	mov	r0, r5
 8006764:	f7f9 fede 	bl	8000524 <__aeabi_i2d>
 8006768:	4632      	mov	r2, r6
 800676a:	463b      	mov	r3, r7
 800676c:	f7f9 ff44 	bl	80005f8 <__aeabi_dmul>
 8006770:	4b88      	ldr	r3, [pc, #544]	; (8006994 <_dtoa_r+0x654>)
 8006772:	2200      	movs	r2, #0
 8006774:	f7f9 fd8a 	bl	800028c <__adddf3>
 8006778:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800677c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006780:	9303      	str	r3, [sp, #12]
 8006782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006784:	2b00      	cmp	r3, #0
 8006786:	d15c      	bne.n	8006842 <_dtoa_r+0x502>
 8006788:	4b83      	ldr	r3, [pc, #524]	; (8006998 <_dtoa_r+0x658>)
 800678a:	2200      	movs	r2, #0
 800678c:	4630      	mov	r0, r6
 800678e:	4639      	mov	r1, r7
 8006790:	f7f9 fd7a 	bl	8000288 <__aeabi_dsub>
 8006794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006798:	4606      	mov	r6, r0
 800679a:	460f      	mov	r7, r1
 800679c:	f7fa f9bc 	bl	8000b18 <__aeabi_dcmpgt>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	f040 8296 	bne.w	8006cd2 <_dtoa_r+0x992>
 80067a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80067aa:	4630      	mov	r0, r6
 80067ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067b0:	4639      	mov	r1, r7
 80067b2:	f7fa f993 	bl	8000adc <__aeabi_dcmplt>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	f040 8288 	bne.w	8006ccc <_dtoa_r+0x98c>
 80067bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80067c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f2c0 8158 	blt.w	8006a7c <_dtoa_r+0x73c>
 80067cc:	f1ba 0f0e 	cmp.w	sl, #14
 80067d0:	f300 8154 	bgt.w	8006a7c <_dtoa_r+0x73c>
 80067d4:	4b6b      	ldr	r3, [pc, #428]	; (8006984 <_dtoa_r+0x644>)
 80067d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f280 80e3 	bge.w	80069ac <_dtoa_r+0x66c>
 80067e6:	9b01      	ldr	r3, [sp, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f300 80df 	bgt.w	80069ac <_dtoa_r+0x66c>
 80067ee:	f040 826d 	bne.w	8006ccc <_dtoa_r+0x98c>
 80067f2:	4b69      	ldr	r3, [pc, #420]	; (8006998 <_dtoa_r+0x658>)
 80067f4:	2200      	movs	r2, #0
 80067f6:	4640      	mov	r0, r8
 80067f8:	4649      	mov	r1, r9
 80067fa:	f7f9 fefd 	bl	80005f8 <__aeabi_dmul>
 80067fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006802:	f7fa f97f 	bl	8000b04 <__aeabi_dcmpge>
 8006806:	9e01      	ldr	r6, [sp, #4]
 8006808:	4637      	mov	r7, r6
 800680a:	2800      	cmp	r0, #0
 800680c:	f040 8243 	bne.w	8006c96 <_dtoa_r+0x956>
 8006810:	9d00      	ldr	r5, [sp, #0]
 8006812:	2331      	movs	r3, #49	; 0x31
 8006814:	f805 3b01 	strb.w	r3, [r5], #1
 8006818:	f10a 0a01 	add.w	sl, sl, #1
 800681c:	e23f      	b.n	8006c9e <_dtoa_r+0x95e>
 800681e:	07f2      	lsls	r2, r6, #31
 8006820:	d505      	bpl.n	800682e <_dtoa_r+0x4ee>
 8006822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006826:	f7f9 fee7 	bl	80005f8 <__aeabi_dmul>
 800682a:	3501      	adds	r5, #1
 800682c:	2301      	movs	r3, #1
 800682e:	1076      	asrs	r6, r6, #1
 8006830:	3708      	adds	r7, #8
 8006832:	e76c      	b.n	800670e <_dtoa_r+0x3ce>
 8006834:	2502      	movs	r5, #2
 8006836:	e76f      	b.n	8006718 <_dtoa_r+0x3d8>
 8006838:	9b01      	ldr	r3, [sp, #4]
 800683a:	f8cd a01c 	str.w	sl, [sp, #28]
 800683e:	930c      	str	r3, [sp, #48]	; 0x30
 8006840:	e78d      	b.n	800675e <_dtoa_r+0x41e>
 8006842:	9900      	ldr	r1, [sp, #0]
 8006844:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006846:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006848:	4b4e      	ldr	r3, [pc, #312]	; (8006984 <_dtoa_r+0x644>)
 800684a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800684e:	4401      	add	r1, r0
 8006850:	9102      	str	r1, [sp, #8]
 8006852:	9908      	ldr	r1, [sp, #32]
 8006854:	eeb0 8a47 	vmov.f32	s16, s14
 8006858:	eef0 8a67 	vmov.f32	s17, s15
 800685c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006864:	2900      	cmp	r1, #0
 8006866:	d045      	beq.n	80068f4 <_dtoa_r+0x5b4>
 8006868:	494c      	ldr	r1, [pc, #304]	; (800699c <_dtoa_r+0x65c>)
 800686a:	2000      	movs	r0, #0
 800686c:	f7f9 ffee 	bl	800084c <__aeabi_ddiv>
 8006870:	ec53 2b18 	vmov	r2, r3, d8
 8006874:	f7f9 fd08 	bl	8000288 <__aeabi_dsub>
 8006878:	9d00      	ldr	r5, [sp, #0]
 800687a:	ec41 0b18 	vmov	d8, r0, r1
 800687e:	4639      	mov	r1, r7
 8006880:	4630      	mov	r0, r6
 8006882:	f7fa f969 	bl	8000b58 <__aeabi_d2iz>
 8006886:	900c      	str	r0, [sp, #48]	; 0x30
 8006888:	f7f9 fe4c 	bl	8000524 <__aeabi_i2d>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4630      	mov	r0, r6
 8006892:	4639      	mov	r1, r7
 8006894:	f7f9 fcf8 	bl	8000288 <__aeabi_dsub>
 8006898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800689a:	3330      	adds	r3, #48	; 0x30
 800689c:	f805 3b01 	strb.w	r3, [r5], #1
 80068a0:	ec53 2b18 	vmov	r2, r3, d8
 80068a4:	4606      	mov	r6, r0
 80068a6:	460f      	mov	r7, r1
 80068a8:	f7fa f918 	bl	8000adc <__aeabi_dcmplt>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	d165      	bne.n	800697c <_dtoa_r+0x63c>
 80068b0:	4632      	mov	r2, r6
 80068b2:	463b      	mov	r3, r7
 80068b4:	4935      	ldr	r1, [pc, #212]	; (800698c <_dtoa_r+0x64c>)
 80068b6:	2000      	movs	r0, #0
 80068b8:	f7f9 fce6 	bl	8000288 <__aeabi_dsub>
 80068bc:	ec53 2b18 	vmov	r2, r3, d8
 80068c0:	f7fa f90c 	bl	8000adc <__aeabi_dcmplt>
 80068c4:	2800      	cmp	r0, #0
 80068c6:	f040 80b9 	bne.w	8006a3c <_dtoa_r+0x6fc>
 80068ca:	9b02      	ldr	r3, [sp, #8]
 80068cc:	429d      	cmp	r5, r3
 80068ce:	f43f af75 	beq.w	80067bc <_dtoa_r+0x47c>
 80068d2:	4b2f      	ldr	r3, [pc, #188]	; (8006990 <_dtoa_r+0x650>)
 80068d4:	ec51 0b18 	vmov	r0, r1, d8
 80068d8:	2200      	movs	r2, #0
 80068da:	f7f9 fe8d 	bl	80005f8 <__aeabi_dmul>
 80068de:	4b2c      	ldr	r3, [pc, #176]	; (8006990 <_dtoa_r+0x650>)
 80068e0:	ec41 0b18 	vmov	d8, r0, r1
 80068e4:	2200      	movs	r2, #0
 80068e6:	4630      	mov	r0, r6
 80068e8:	4639      	mov	r1, r7
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	4606      	mov	r6, r0
 80068f0:	460f      	mov	r7, r1
 80068f2:	e7c4      	b.n	800687e <_dtoa_r+0x53e>
 80068f4:	ec51 0b17 	vmov	r0, r1, d7
 80068f8:	f7f9 fe7e 	bl	80005f8 <__aeabi_dmul>
 80068fc:	9b02      	ldr	r3, [sp, #8]
 80068fe:	9d00      	ldr	r5, [sp, #0]
 8006900:	930c      	str	r3, [sp, #48]	; 0x30
 8006902:	ec41 0b18 	vmov	d8, r0, r1
 8006906:	4639      	mov	r1, r7
 8006908:	4630      	mov	r0, r6
 800690a:	f7fa f925 	bl	8000b58 <__aeabi_d2iz>
 800690e:	9011      	str	r0, [sp, #68]	; 0x44
 8006910:	f7f9 fe08 	bl	8000524 <__aeabi_i2d>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	4630      	mov	r0, r6
 800691a:	4639      	mov	r1, r7
 800691c:	f7f9 fcb4 	bl	8000288 <__aeabi_dsub>
 8006920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006922:	3330      	adds	r3, #48	; 0x30
 8006924:	f805 3b01 	strb.w	r3, [r5], #1
 8006928:	9b02      	ldr	r3, [sp, #8]
 800692a:	429d      	cmp	r5, r3
 800692c:	4606      	mov	r6, r0
 800692e:	460f      	mov	r7, r1
 8006930:	f04f 0200 	mov.w	r2, #0
 8006934:	d134      	bne.n	80069a0 <_dtoa_r+0x660>
 8006936:	4b19      	ldr	r3, [pc, #100]	; (800699c <_dtoa_r+0x65c>)
 8006938:	ec51 0b18 	vmov	r0, r1, d8
 800693c:	f7f9 fca6 	bl	800028c <__adddf3>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4630      	mov	r0, r6
 8006946:	4639      	mov	r1, r7
 8006948:	f7fa f8e6 	bl	8000b18 <__aeabi_dcmpgt>
 800694c:	2800      	cmp	r0, #0
 800694e:	d175      	bne.n	8006a3c <_dtoa_r+0x6fc>
 8006950:	ec53 2b18 	vmov	r2, r3, d8
 8006954:	4911      	ldr	r1, [pc, #68]	; (800699c <_dtoa_r+0x65c>)
 8006956:	2000      	movs	r0, #0
 8006958:	f7f9 fc96 	bl	8000288 <__aeabi_dsub>
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	4630      	mov	r0, r6
 8006962:	4639      	mov	r1, r7
 8006964:	f7fa f8ba 	bl	8000adc <__aeabi_dcmplt>
 8006968:	2800      	cmp	r0, #0
 800696a:	f43f af27 	beq.w	80067bc <_dtoa_r+0x47c>
 800696e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006970:	1e6b      	subs	r3, r5, #1
 8006972:	930c      	str	r3, [sp, #48]	; 0x30
 8006974:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006978:	2b30      	cmp	r3, #48	; 0x30
 800697a:	d0f8      	beq.n	800696e <_dtoa_r+0x62e>
 800697c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006980:	e04a      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006982:	bf00      	nop
 8006984:	080084a8 	.word	0x080084a8
 8006988:	08008480 	.word	0x08008480
 800698c:	3ff00000 	.word	0x3ff00000
 8006990:	40240000 	.word	0x40240000
 8006994:	401c0000 	.word	0x401c0000
 8006998:	40140000 	.word	0x40140000
 800699c:	3fe00000 	.word	0x3fe00000
 80069a0:	4baf      	ldr	r3, [pc, #700]	; (8006c60 <_dtoa_r+0x920>)
 80069a2:	f7f9 fe29 	bl	80005f8 <__aeabi_dmul>
 80069a6:	4606      	mov	r6, r0
 80069a8:	460f      	mov	r7, r1
 80069aa:	e7ac      	b.n	8006906 <_dtoa_r+0x5c6>
 80069ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069b0:	9d00      	ldr	r5, [sp, #0]
 80069b2:	4642      	mov	r2, r8
 80069b4:	464b      	mov	r3, r9
 80069b6:	4630      	mov	r0, r6
 80069b8:	4639      	mov	r1, r7
 80069ba:	f7f9 ff47 	bl	800084c <__aeabi_ddiv>
 80069be:	f7fa f8cb 	bl	8000b58 <__aeabi_d2iz>
 80069c2:	9002      	str	r0, [sp, #8]
 80069c4:	f7f9 fdae 	bl	8000524 <__aeabi_i2d>
 80069c8:	4642      	mov	r2, r8
 80069ca:	464b      	mov	r3, r9
 80069cc:	f7f9 fe14 	bl	80005f8 <__aeabi_dmul>
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	4630      	mov	r0, r6
 80069d6:	4639      	mov	r1, r7
 80069d8:	f7f9 fc56 	bl	8000288 <__aeabi_dsub>
 80069dc:	9e02      	ldr	r6, [sp, #8]
 80069de:	9f01      	ldr	r7, [sp, #4]
 80069e0:	3630      	adds	r6, #48	; 0x30
 80069e2:	f805 6b01 	strb.w	r6, [r5], #1
 80069e6:	9e00      	ldr	r6, [sp, #0]
 80069e8:	1bae      	subs	r6, r5, r6
 80069ea:	42b7      	cmp	r7, r6
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	d137      	bne.n	8006a62 <_dtoa_r+0x722>
 80069f2:	f7f9 fc4b 	bl	800028c <__adddf3>
 80069f6:	4642      	mov	r2, r8
 80069f8:	464b      	mov	r3, r9
 80069fa:	4606      	mov	r6, r0
 80069fc:	460f      	mov	r7, r1
 80069fe:	f7fa f88b 	bl	8000b18 <__aeabi_dcmpgt>
 8006a02:	b9c8      	cbnz	r0, 8006a38 <_dtoa_r+0x6f8>
 8006a04:	4642      	mov	r2, r8
 8006a06:	464b      	mov	r3, r9
 8006a08:	4630      	mov	r0, r6
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	f7fa f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a10:	b110      	cbz	r0, 8006a18 <_dtoa_r+0x6d8>
 8006a12:	9b02      	ldr	r3, [sp, #8]
 8006a14:	07d9      	lsls	r1, r3, #31
 8006a16:	d40f      	bmi.n	8006a38 <_dtoa_r+0x6f8>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	4659      	mov	r1, fp
 8006a1c:	f000 fac8 	bl	8006fb0 <_Bfree>
 8006a20:	2300      	movs	r3, #0
 8006a22:	702b      	strb	r3, [r5, #0]
 8006a24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a26:	f10a 0001 	add.w	r0, sl, #1
 8006a2a:	6018      	str	r0, [r3, #0]
 8006a2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f43f acd8 	beq.w	80063e4 <_dtoa_r+0xa4>
 8006a34:	601d      	str	r5, [r3, #0]
 8006a36:	e4d5      	b.n	80063e4 <_dtoa_r+0xa4>
 8006a38:	f8cd a01c 	str.w	sl, [sp, #28]
 8006a3c:	462b      	mov	r3, r5
 8006a3e:	461d      	mov	r5, r3
 8006a40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a44:	2a39      	cmp	r2, #57	; 0x39
 8006a46:	d108      	bne.n	8006a5a <_dtoa_r+0x71a>
 8006a48:	9a00      	ldr	r2, [sp, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d1f7      	bne.n	8006a3e <_dtoa_r+0x6fe>
 8006a4e:	9a07      	ldr	r2, [sp, #28]
 8006a50:	9900      	ldr	r1, [sp, #0]
 8006a52:	3201      	adds	r2, #1
 8006a54:	9207      	str	r2, [sp, #28]
 8006a56:	2230      	movs	r2, #48	; 0x30
 8006a58:	700a      	strb	r2, [r1, #0]
 8006a5a:	781a      	ldrb	r2, [r3, #0]
 8006a5c:	3201      	adds	r2, #1
 8006a5e:	701a      	strb	r2, [r3, #0]
 8006a60:	e78c      	b.n	800697c <_dtoa_r+0x63c>
 8006a62:	4b7f      	ldr	r3, [pc, #508]	; (8006c60 <_dtoa_r+0x920>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	f7f9 fdc7 	bl	80005f8 <__aeabi_dmul>
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	4606      	mov	r6, r0
 8006a70:	460f      	mov	r7, r1
 8006a72:	f7fa f829 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	d09b      	beq.n	80069b2 <_dtoa_r+0x672>
 8006a7a:	e7cd      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006a7c:	9a08      	ldr	r2, [sp, #32]
 8006a7e:	2a00      	cmp	r2, #0
 8006a80:	f000 80c4 	beq.w	8006c0c <_dtoa_r+0x8cc>
 8006a84:	9a05      	ldr	r2, [sp, #20]
 8006a86:	2a01      	cmp	r2, #1
 8006a88:	f300 80a8 	bgt.w	8006bdc <_dtoa_r+0x89c>
 8006a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	f000 80a0 	beq.w	8006bd4 <_dtoa_r+0x894>
 8006a94:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a98:	9e06      	ldr	r6, [sp, #24]
 8006a9a:	4645      	mov	r5, r8
 8006a9c:	9a04      	ldr	r2, [sp, #16]
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	441a      	add	r2, r3
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	4498      	add	r8, r3
 8006aa6:	9204      	str	r2, [sp, #16]
 8006aa8:	f000 fb3e 	bl	8007128 <__i2b>
 8006aac:	4607      	mov	r7, r0
 8006aae:	2d00      	cmp	r5, #0
 8006ab0:	dd0b      	ble.n	8006aca <_dtoa_r+0x78a>
 8006ab2:	9b04      	ldr	r3, [sp, #16]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	dd08      	ble.n	8006aca <_dtoa_r+0x78a>
 8006ab8:	42ab      	cmp	r3, r5
 8006aba:	9a04      	ldr	r2, [sp, #16]
 8006abc:	bfa8      	it	ge
 8006abe:	462b      	movge	r3, r5
 8006ac0:	eba8 0803 	sub.w	r8, r8, r3
 8006ac4:	1aed      	subs	r5, r5, r3
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	9304      	str	r3, [sp, #16]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	b1fb      	cbz	r3, 8006b0e <_dtoa_r+0x7ce>
 8006ace:	9b08      	ldr	r3, [sp, #32]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 809f 	beq.w	8006c14 <_dtoa_r+0x8d4>
 8006ad6:	2e00      	cmp	r6, #0
 8006ad8:	dd11      	ble.n	8006afe <_dtoa_r+0x7be>
 8006ada:	4639      	mov	r1, r7
 8006adc:	4632      	mov	r2, r6
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f000 fbde 	bl	80072a0 <__pow5mult>
 8006ae4:	465a      	mov	r2, fp
 8006ae6:	4601      	mov	r1, r0
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 fb32 	bl	8007154 <__multiply>
 8006af0:	4659      	mov	r1, fp
 8006af2:	9007      	str	r0, [sp, #28]
 8006af4:	4620      	mov	r0, r4
 8006af6:	f000 fa5b 	bl	8006fb0 <_Bfree>
 8006afa:	9b07      	ldr	r3, [sp, #28]
 8006afc:	469b      	mov	fp, r3
 8006afe:	9b06      	ldr	r3, [sp, #24]
 8006b00:	1b9a      	subs	r2, r3, r6
 8006b02:	d004      	beq.n	8006b0e <_dtoa_r+0x7ce>
 8006b04:	4659      	mov	r1, fp
 8006b06:	4620      	mov	r0, r4
 8006b08:	f000 fbca 	bl	80072a0 <__pow5mult>
 8006b0c:	4683      	mov	fp, r0
 8006b0e:	2101      	movs	r1, #1
 8006b10:	4620      	mov	r0, r4
 8006b12:	f000 fb09 	bl	8007128 <__i2b>
 8006b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	4606      	mov	r6, r0
 8006b1c:	dd7c      	ble.n	8006c18 <_dtoa_r+0x8d8>
 8006b1e:	461a      	mov	r2, r3
 8006b20:	4601      	mov	r1, r0
 8006b22:	4620      	mov	r0, r4
 8006b24:	f000 fbbc 	bl	80072a0 <__pow5mult>
 8006b28:	9b05      	ldr	r3, [sp, #20]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	4606      	mov	r6, r0
 8006b2e:	dd76      	ble.n	8006c1e <_dtoa_r+0x8de>
 8006b30:	2300      	movs	r3, #0
 8006b32:	9306      	str	r3, [sp, #24]
 8006b34:	6933      	ldr	r3, [r6, #16]
 8006b36:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006b3a:	6918      	ldr	r0, [r3, #16]
 8006b3c:	f000 faa4 	bl	8007088 <__hi0bits>
 8006b40:	f1c0 0020 	rsb	r0, r0, #32
 8006b44:	9b04      	ldr	r3, [sp, #16]
 8006b46:	4418      	add	r0, r3
 8006b48:	f010 001f 	ands.w	r0, r0, #31
 8006b4c:	f000 8086 	beq.w	8006c5c <_dtoa_r+0x91c>
 8006b50:	f1c0 0320 	rsb	r3, r0, #32
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	dd7f      	ble.n	8006c58 <_dtoa_r+0x918>
 8006b58:	f1c0 001c 	rsb	r0, r0, #28
 8006b5c:	9b04      	ldr	r3, [sp, #16]
 8006b5e:	4403      	add	r3, r0
 8006b60:	4480      	add	r8, r0
 8006b62:	4405      	add	r5, r0
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	f1b8 0f00 	cmp.w	r8, #0
 8006b6a:	dd05      	ble.n	8006b78 <_dtoa_r+0x838>
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	4642      	mov	r2, r8
 8006b70:	4620      	mov	r0, r4
 8006b72:	f000 fbef 	bl	8007354 <__lshift>
 8006b76:	4683      	mov	fp, r0
 8006b78:	9b04      	ldr	r3, [sp, #16]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	dd05      	ble.n	8006b8a <_dtoa_r+0x84a>
 8006b7e:	4631      	mov	r1, r6
 8006b80:	461a      	mov	r2, r3
 8006b82:	4620      	mov	r0, r4
 8006b84:	f000 fbe6 	bl	8007354 <__lshift>
 8006b88:	4606      	mov	r6, r0
 8006b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d069      	beq.n	8006c64 <_dtoa_r+0x924>
 8006b90:	4631      	mov	r1, r6
 8006b92:	4658      	mov	r0, fp
 8006b94:	f000 fc4a 	bl	800742c <__mcmp>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	da63      	bge.n	8006c64 <_dtoa_r+0x924>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	220a      	movs	r2, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fa26 	bl	8006ff4 <__multadd>
 8006ba8:	9b08      	ldr	r3, [sp, #32]
 8006baa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bae:	4683      	mov	fp, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 818f 	beq.w	8006ed4 <_dtoa_r+0xb94>
 8006bb6:	4639      	mov	r1, r7
 8006bb8:	2300      	movs	r3, #0
 8006bba:	220a      	movs	r2, #10
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f000 fa19 	bl	8006ff4 <__multadd>
 8006bc2:	f1b9 0f00 	cmp.w	r9, #0
 8006bc6:	4607      	mov	r7, r0
 8006bc8:	f300 808e 	bgt.w	8006ce8 <_dtoa_r+0x9a8>
 8006bcc:	9b05      	ldr	r3, [sp, #20]
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	dc50      	bgt.n	8006c74 <_dtoa_r+0x934>
 8006bd2:	e089      	b.n	8006ce8 <_dtoa_r+0x9a8>
 8006bd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bda:	e75d      	b.n	8006a98 <_dtoa_r+0x758>
 8006bdc:	9b01      	ldr	r3, [sp, #4]
 8006bde:	1e5e      	subs	r6, r3, #1
 8006be0:	9b06      	ldr	r3, [sp, #24]
 8006be2:	42b3      	cmp	r3, r6
 8006be4:	bfbf      	itttt	lt
 8006be6:	9b06      	ldrlt	r3, [sp, #24]
 8006be8:	9606      	strlt	r6, [sp, #24]
 8006bea:	1af2      	sublt	r2, r6, r3
 8006bec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006bee:	bfb6      	itet	lt
 8006bf0:	189b      	addlt	r3, r3, r2
 8006bf2:	1b9e      	subge	r6, r3, r6
 8006bf4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006bf6:	9b01      	ldr	r3, [sp, #4]
 8006bf8:	bfb8      	it	lt
 8006bfa:	2600      	movlt	r6, #0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	bfb5      	itete	lt
 8006c00:	eba8 0503 	sublt.w	r5, r8, r3
 8006c04:	9b01      	ldrge	r3, [sp, #4]
 8006c06:	2300      	movlt	r3, #0
 8006c08:	4645      	movge	r5, r8
 8006c0a:	e747      	b.n	8006a9c <_dtoa_r+0x75c>
 8006c0c:	9e06      	ldr	r6, [sp, #24]
 8006c0e:	9f08      	ldr	r7, [sp, #32]
 8006c10:	4645      	mov	r5, r8
 8006c12:	e74c      	b.n	8006aae <_dtoa_r+0x76e>
 8006c14:	9a06      	ldr	r2, [sp, #24]
 8006c16:	e775      	b.n	8006b04 <_dtoa_r+0x7c4>
 8006c18:	9b05      	ldr	r3, [sp, #20]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	dc18      	bgt.n	8006c50 <_dtoa_r+0x910>
 8006c1e:	9b02      	ldr	r3, [sp, #8]
 8006c20:	b9b3      	cbnz	r3, 8006c50 <_dtoa_r+0x910>
 8006c22:	9b03      	ldr	r3, [sp, #12]
 8006c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c28:	b9a3      	cbnz	r3, 8006c54 <_dtoa_r+0x914>
 8006c2a:	9b03      	ldr	r3, [sp, #12]
 8006c2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c30:	0d1b      	lsrs	r3, r3, #20
 8006c32:	051b      	lsls	r3, r3, #20
 8006c34:	b12b      	cbz	r3, 8006c42 <_dtoa_r+0x902>
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	9304      	str	r3, [sp, #16]
 8006c3c:	f108 0801 	add.w	r8, r8, #1
 8006c40:	2301      	movs	r3, #1
 8006c42:	9306      	str	r3, [sp, #24]
 8006c44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f47f af74 	bne.w	8006b34 <_dtoa_r+0x7f4>
 8006c4c:	2001      	movs	r0, #1
 8006c4e:	e779      	b.n	8006b44 <_dtoa_r+0x804>
 8006c50:	2300      	movs	r3, #0
 8006c52:	e7f6      	b.n	8006c42 <_dtoa_r+0x902>
 8006c54:	9b02      	ldr	r3, [sp, #8]
 8006c56:	e7f4      	b.n	8006c42 <_dtoa_r+0x902>
 8006c58:	d085      	beq.n	8006b66 <_dtoa_r+0x826>
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	301c      	adds	r0, #28
 8006c5e:	e77d      	b.n	8006b5c <_dtoa_r+0x81c>
 8006c60:	40240000 	.word	0x40240000
 8006c64:	9b01      	ldr	r3, [sp, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	dc38      	bgt.n	8006cdc <_dtoa_r+0x99c>
 8006c6a:	9b05      	ldr	r3, [sp, #20]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	dd35      	ble.n	8006cdc <_dtoa_r+0x99c>
 8006c70:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006c74:	f1b9 0f00 	cmp.w	r9, #0
 8006c78:	d10d      	bne.n	8006c96 <_dtoa_r+0x956>
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	464b      	mov	r3, r9
 8006c7e:	2205      	movs	r2, #5
 8006c80:	4620      	mov	r0, r4
 8006c82:	f000 f9b7 	bl	8006ff4 <__multadd>
 8006c86:	4601      	mov	r1, r0
 8006c88:	4606      	mov	r6, r0
 8006c8a:	4658      	mov	r0, fp
 8006c8c:	f000 fbce 	bl	800742c <__mcmp>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	f73f adbd 	bgt.w	8006810 <_dtoa_r+0x4d0>
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	9d00      	ldr	r5, [sp, #0]
 8006c9a:	ea6f 0a03 	mvn.w	sl, r3
 8006c9e:	f04f 0800 	mov.w	r8, #0
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f000 f983 	bl	8006fb0 <_Bfree>
 8006caa:	2f00      	cmp	r7, #0
 8006cac:	f43f aeb4 	beq.w	8006a18 <_dtoa_r+0x6d8>
 8006cb0:	f1b8 0f00 	cmp.w	r8, #0
 8006cb4:	d005      	beq.n	8006cc2 <_dtoa_r+0x982>
 8006cb6:	45b8      	cmp	r8, r7
 8006cb8:	d003      	beq.n	8006cc2 <_dtoa_r+0x982>
 8006cba:	4641      	mov	r1, r8
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f000 f977 	bl	8006fb0 <_Bfree>
 8006cc2:	4639      	mov	r1, r7
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f000 f973 	bl	8006fb0 <_Bfree>
 8006cca:	e6a5      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006ccc:	2600      	movs	r6, #0
 8006cce:	4637      	mov	r7, r6
 8006cd0:	e7e1      	b.n	8006c96 <_dtoa_r+0x956>
 8006cd2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006cd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006cd8:	4637      	mov	r7, r6
 8006cda:	e599      	b.n	8006810 <_dtoa_r+0x4d0>
 8006cdc:	9b08      	ldr	r3, [sp, #32]
 8006cde:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 80fd 	beq.w	8006ee2 <_dtoa_r+0xba2>
 8006ce8:	2d00      	cmp	r5, #0
 8006cea:	dd05      	ble.n	8006cf8 <_dtoa_r+0x9b8>
 8006cec:	4639      	mov	r1, r7
 8006cee:	462a      	mov	r2, r5
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f000 fb2f 	bl	8007354 <__lshift>
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	9b06      	ldr	r3, [sp, #24]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d05c      	beq.n	8006db8 <_dtoa_r+0xa78>
 8006cfe:	6879      	ldr	r1, [r7, #4]
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 f915 	bl	8006f30 <_Balloc>
 8006d06:	4605      	mov	r5, r0
 8006d08:	b928      	cbnz	r0, 8006d16 <_dtoa_r+0x9d6>
 8006d0a:	4b80      	ldr	r3, [pc, #512]	; (8006f0c <_dtoa_r+0xbcc>)
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006d12:	f7ff bb2e 	b.w	8006372 <_dtoa_r+0x32>
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	3202      	adds	r2, #2
 8006d1a:	0092      	lsls	r2, r2, #2
 8006d1c:	f107 010c 	add.w	r1, r7, #12
 8006d20:	300c      	adds	r0, #12
 8006d22:	f7fe fdff 	bl	8005924 <memcpy>
 8006d26:	2201      	movs	r2, #1
 8006d28:	4629      	mov	r1, r5
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	f000 fb12 	bl	8007354 <__lshift>
 8006d30:	9b00      	ldr	r3, [sp, #0]
 8006d32:	3301      	adds	r3, #1
 8006d34:	9301      	str	r3, [sp, #4]
 8006d36:	9b00      	ldr	r3, [sp, #0]
 8006d38:	444b      	add	r3, r9
 8006d3a:	9307      	str	r3, [sp, #28]
 8006d3c:	9b02      	ldr	r3, [sp, #8]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	46b8      	mov	r8, r7
 8006d44:	9306      	str	r3, [sp, #24]
 8006d46:	4607      	mov	r7, r0
 8006d48:	9b01      	ldr	r3, [sp, #4]
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4658      	mov	r0, fp
 8006d50:	9302      	str	r3, [sp, #8]
 8006d52:	f7ff fa67 	bl	8006224 <quorem>
 8006d56:	4603      	mov	r3, r0
 8006d58:	3330      	adds	r3, #48	; 0x30
 8006d5a:	9004      	str	r0, [sp, #16]
 8006d5c:	4641      	mov	r1, r8
 8006d5e:	4658      	mov	r0, fp
 8006d60:	9308      	str	r3, [sp, #32]
 8006d62:	f000 fb63 	bl	800742c <__mcmp>
 8006d66:	463a      	mov	r2, r7
 8006d68:	4681      	mov	r9, r0
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f000 fb79 	bl	8007464 <__mdiff>
 8006d72:	68c2      	ldr	r2, [r0, #12]
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	4605      	mov	r5, r0
 8006d78:	bb02      	cbnz	r2, 8006dbc <_dtoa_r+0xa7c>
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	4658      	mov	r0, fp
 8006d7e:	f000 fb55 	bl	800742c <__mcmp>
 8006d82:	9b08      	ldr	r3, [sp, #32]
 8006d84:	4602      	mov	r2, r0
 8006d86:	4629      	mov	r1, r5
 8006d88:	4620      	mov	r0, r4
 8006d8a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006d8e:	f000 f90f 	bl	8006fb0 <_Bfree>
 8006d92:	9b05      	ldr	r3, [sp, #20]
 8006d94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d96:	9d01      	ldr	r5, [sp, #4]
 8006d98:	ea43 0102 	orr.w	r1, r3, r2
 8006d9c:	9b06      	ldr	r3, [sp, #24]
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	9b08      	ldr	r3, [sp, #32]
 8006da2:	d10d      	bne.n	8006dc0 <_dtoa_r+0xa80>
 8006da4:	2b39      	cmp	r3, #57	; 0x39
 8006da6:	d029      	beq.n	8006dfc <_dtoa_r+0xabc>
 8006da8:	f1b9 0f00 	cmp.w	r9, #0
 8006dac:	dd01      	ble.n	8006db2 <_dtoa_r+0xa72>
 8006dae:	9b04      	ldr	r3, [sp, #16]
 8006db0:	3331      	adds	r3, #49	; 0x31
 8006db2:	9a02      	ldr	r2, [sp, #8]
 8006db4:	7013      	strb	r3, [r2, #0]
 8006db6:	e774      	b.n	8006ca2 <_dtoa_r+0x962>
 8006db8:	4638      	mov	r0, r7
 8006dba:	e7b9      	b.n	8006d30 <_dtoa_r+0x9f0>
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	e7e2      	b.n	8006d86 <_dtoa_r+0xa46>
 8006dc0:	f1b9 0f00 	cmp.w	r9, #0
 8006dc4:	db06      	blt.n	8006dd4 <_dtoa_r+0xa94>
 8006dc6:	9905      	ldr	r1, [sp, #20]
 8006dc8:	ea41 0909 	orr.w	r9, r1, r9
 8006dcc:	9906      	ldr	r1, [sp, #24]
 8006dce:	ea59 0101 	orrs.w	r1, r9, r1
 8006dd2:	d120      	bne.n	8006e16 <_dtoa_r+0xad6>
 8006dd4:	2a00      	cmp	r2, #0
 8006dd6:	ddec      	ble.n	8006db2 <_dtoa_r+0xa72>
 8006dd8:	4659      	mov	r1, fp
 8006dda:	2201      	movs	r2, #1
 8006ddc:	4620      	mov	r0, r4
 8006dde:	9301      	str	r3, [sp, #4]
 8006de0:	f000 fab8 	bl	8007354 <__lshift>
 8006de4:	4631      	mov	r1, r6
 8006de6:	4683      	mov	fp, r0
 8006de8:	f000 fb20 	bl	800742c <__mcmp>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	9b01      	ldr	r3, [sp, #4]
 8006df0:	dc02      	bgt.n	8006df8 <_dtoa_r+0xab8>
 8006df2:	d1de      	bne.n	8006db2 <_dtoa_r+0xa72>
 8006df4:	07da      	lsls	r2, r3, #31
 8006df6:	d5dc      	bpl.n	8006db2 <_dtoa_r+0xa72>
 8006df8:	2b39      	cmp	r3, #57	; 0x39
 8006dfa:	d1d8      	bne.n	8006dae <_dtoa_r+0xa6e>
 8006dfc:	9a02      	ldr	r2, [sp, #8]
 8006dfe:	2339      	movs	r3, #57	; 0x39
 8006e00:	7013      	strb	r3, [r2, #0]
 8006e02:	462b      	mov	r3, r5
 8006e04:	461d      	mov	r5, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e0c:	2a39      	cmp	r2, #57	; 0x39
 8006e0e:	d050      	beq.n	8006eb2 <_dtoa_r+0xb72>
 8006e10:	3201      	adds	r2, #1
 8006e12:	701a      	strb	r2, [r3, #0]
 8006e14:	e745      	b.n	8006ca2 <_dtoa_r+0x962>
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	dd03      	ble.n	8006e22 <_dtoa_r+0xae2>
 8006e1a:	2b39      	cmp	r3, #57	; 0x39
 8006e1c:	d0ee      	beq.n	8006dfc <_dtoa_r+0xabc>
 8006e1e:	3301      	adds	r3, #1
 8006e20:	e7c7      	b.n	8006db2 <_dtoa_r+0xa72>
 8006e22:	9a01      	ldr	r2, [sp, #4]
 8006e24:	9907      	ldr	r1, [sp, #28]
 8006e26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e2a:	428a      	cmp	r2, r1
 8006e2c:	d02a      	beq.n	8006e84 <_dtoa_r+0xb44>
 8006e2e:	4659      	mov	r1, fp
 8006e30:	2300      	movs	r3, #0
 8006e32:	220a      	movs	r2, #10
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 f8dd 	bl	8006ff4 <__multadd>
 8006e3a:	45b8      	cmp	r8, r7
 8006e3c:	4683      	mov	fp, r0
 8006e3e:	f04f 0300 	mov.w	r3, #0
 8006e42:	f04f 020a 	mov.w	r2, #10
 8006e46:	4641      	mov	r1, r8
 8006e48:	4620      	mov	r0, r4
 8006e4a:	d107      	bne.n	8006e5c <_dtoa_r+0xb1c>
 8006e4c:	f000 f8d2 	bl	8006ff4 <__multadd>
 8006e50:	4680      	mov	r8, r0
 8006e52:	4607      	mov	r7, r0
 8006e54:	9b01      	ldr	r3, [sp, #4]
 8006e56:	3301      	adds	r3, #1
 8006e58:	9301      	str	r3, [sp, #4]
 8006e5a:	e775      	b.n	8006d48 <_dtoa_r+0xa08>
 8006e5c:	f000 f8ca 	bl	8006ff4 <__multadd>
 8006e60:	4639      	mov	r1, r7
 8006e62:	4680      	mov	r8, r0
 8006e64:	2300      	movs	r3, #0
 8006e66:	220a      	movs	r2, #10
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f000 f8c3 	bl	8006ff4 <__multadd>
 8006e6e:	4607      	mov	r7, r0
 8006e70:	e7f0      	b.n	8006e54 <_dtoa_r+0xb14>
 8006e72:	f1b9 0f00 	cmp.w	r9, #0
 8006e76:	9a00      	ldr	r2, [sp, #0]
 8006e78:	bfcc      	ite	gt
 8006e7a:	464d      	movgt	r5, r9
 8006e7c:	2501      	movle	r5, #1
 8006e7e:	4415      	add	r5, r2
 8006e80:	f04f 0800 	mov.w	r8, #0
 8006e84:	4659      	mov	r1, fp
 8006e86:	2201      	movs	r2, #1
 8006e88:	4620      	mov	r0, r4
 8006e8a:	9301      	str	r3, [sp, #4]
 8006e8c:	f000 fa62 	bl	8007354 <__lshift>
 8006e90:	4631      	mov	r1, r6
 8006e92:	4683      	mov	fp, r0
 8006e94:	f000 faca 	bl	800742c <__mcmp>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	dcb2      	bgt.n	8006e02 <_dtoa_r+0xac2>
 8006e9c:	d102      	bne.n	8006ea4 <_dtoa_r+0xb64>
 8006e9e:	9b01      	ldr	r3, [sp, #4]
 8006ea0:	07db      	lsls	r3, r3, #31
 8006ea2:	d4ae      	bmi.n	8006e02 <_dtoa_r+0xac2>
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	461d      	mov	r5, r3
 8006ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006eac:	2a30      	cmp	r2, #48	; 0x30
 8006eae:	d0fa      	beq.n	8006ea6 <_dtoa_r+0xb66>
 8006eb0:	e6f7      	b.n	8006ca2 <_dtoa_r+0x962>
 8006eb2:	9a00      	ldr	r2, [sp, #0]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d1a5      	bne.n	8006e04 <_dtoa_r+0xac4>
 8006eb8:	f10a 0a01 	add.w	sl, sl, #1
 8006ebc:	2331      	movs	r3, #49	; 0x31
 8006ebe:	e779      	b.n	8006db4 <_dtoa_r+0xa74>
 8006ec0:	4b13      	ldr	r3, [pc, #76]	; (8006f10 <_dtoa_r+0xbd0>)
 8006ec2:	f7ff baaf 	b.w	8006424 <_dtoa_r+0xe4>
 8006ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f47f aa86 	bne.w	80063da <_dtoa_r+0x9a>
 8006ece:	4b11      	ldr	r3, [pc, #68]	; (8006f14 <_dtoa_r+0xbd4>)
 8006ed0:	f7ff baa8 	b.w	8006424 <_dtoa_r+0xe4>
 8006ed4:	f1b9 0f00 	cmp.w	r9, #0
 8006ed8:	dc03      	bgt.n	8006ee2 <_dtoa_r+0xba2>
 8006eda:	9b05      	ldr	r3, [sp, #20]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	f73f aec9 	bgt.w	8006c74 <_dtoa_r+0x934>
 8006ee2:	9d00      	ldr	r5, [sp, #0]
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4658      	mov	r0, fp
 8006ee8:	f7ff f99c 	bl	8006224 <quorem>
 8006eec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006ef0:	f805 3b01 	strb.w	r3, [r5], #1
 8006ef4:	9a00      	ldr	r2, [sp, #0]
 8006ef6:	1aaa      	subs	r2, r5, r2
 8006ef8:	4591      	cmp	r9, r2
 8006efa:	ddba      	ble.n	8006e72 <_dtoa_r+0xb32>
 8006efc:	4659      	mov	r1, fp
 8006efe:	2300      	movs	r3, #0
 8006f00:	220a      	movs	r2, #10
 8006f02:	4620      	mov	r0, r4
 8006f04:	f000 f876 	bl	8006ff4 <__multadd>
 8006f08:	4683      	mov	fp, r0
 8006f0a:	e7eb      	b.n	8006ee4 <_dtoa_r+0xba4>
 8006f0c:	0800840b 	.word	0x0800840b
 8006f10:	08008364 	.word	0x08008364
 8006f14:	08008388 	.word	0x08008388

08006f18 <_localeconv_r>:
 8006f18:	4800      	ldr	r0, [pc, #0]	; (8006f1c <_localeconv_r+0x4>)
 8006f1a:	4770      	bx	lr
 8006f1c:	20000168 	.word	0x20000168

08006f20 <malloc>:
 8006f20:	4b02      	ldr	r3, [pc, #8]	; (8006f2c <malloc+0xc>)
 8006f22:	4601      	mov	r1, r0
 8006f24:	6818      	ldr	r0, [r3, #0]
 8006f26:	f000 bbe1 	b.w	80076ec <_malloc_r>
 8006f2a:	bf00      	nop
 8006f2c:	20000014 	.word	0x20000014

08006f30 <_Balloc>:
 8006f30:	b570      	push	{r4, r5, r6, lr}
 8006f32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f34:	4604      	mov	r4, r0
 8006f36:	460d      	mov	r5, r1
 8006f38:	b976      	cbnz	r6, 8006f58 <_Balloc+0x28>
 8006f3a:	2010      	movs	r0, #16
 8006f3c:	f7ff fff0 	bl	8006f20 <malloc>
 8006f40:	4602      	mov	r2, r0
 8006f42:	6260      	str	r0, [r4, #36]	; 0x24
 8006f44:	b920      	cbnz	r0, 8006f50 <_Balloc+0x20>
 8006f46:	4b18      	ldr	r3, [pc, #96]	; (8006fa8 <_Balloc+0x78>)
 8006f48:	4818      	ldr	r0, [pc, #96]	; (8006fac <_Balloc+0x7c>)
 8006f4a:	2166      	movs	r1, #102	; 0x66
 8006f4c:	f000 fc38 	bl	80077c0 <__assert_func>
 8006f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f54:	6006      	str	r6, [r0, #0]
 8006f56:	60c6      	str	r6, [r0, #12]
 8006f58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f5a:	68f3      	ldr	r3, [r6, #12]
 8006f5c:	b183      	cbz	r3, 8006f80 <_Balloc+0x50>
 8006f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f66:	b9b8      	cbnz	r0, 8006f98 <_Balloc+0x68>
 8006f68:	2101      	movs	r1, #1
 8006f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8006f6e:	1d72      	adds	r2, r6, #5
 8006f70:	0092      	lsls	r2, r2, #2
 8006f72:	4620      	mov	r0, r4
 8006f74:	f000 fb5a 	bl	800762c <_calloc_r>
 8006f78:	b160      	cbz	r0, 8006f94 <_Balloc+0x64>
 8006f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f7e:	e00e      	b.n	8006f9e <_Balloc+0x6e>
 8006f80:	2221      	movs	r2, #33	; 0x21
 8006f82:	2104      	movs	r1, #4
 8006f84:	4620      	mov	r0, r4
 8006f86:	f000 fb51 	bl	800762c <_calloc_r>
 8006f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f8c:	60f0      	str	r0, [r6, #12]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e4      	bne.n	8006f5e <_Balloc+0x2e>
 8006f94:	2000      	movs	r0, #0
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
 8006f98:	6802      	ldr	r2, [r0, #0]
 8006f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fa4:	e7f7      	b.n	8006f96 <_Balloc+0x66>
 8006fa6:	bf00      	nop
 8006fa8:	08008395 	.word	0x08008395
 8006fac:	0800841c 	.word	0x0800841c

08006fb0 <_Bfree>:
 8006fb0:	b570      	push	{r4, r5, r6, lr}
 8006fb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	b976      	cbnz	r6, 8006fd8 <_Bfree+0x28>
 8006fba:	2010      	movs	r0, #16
 8006fbc:	f7ff ffb0 	bl	8006f20 <malloc>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	6268      	str	r0, [r5, #36]	; 0x24
 8006fc4:	b920      	cbnz	r0, 8006fd0 <_Bfree+0x20>
 8006fc6:	4b09      	ldr	r3, [pc, #36]	; (8006fec <_Bfree+0x3c>)
 8006fc8:	4809      	ldr	r0, [pc, #36]	; (8006ff0 <_Bfree+0x40>)
 8006fca:	218a      	movs	r1, #138	; 0x8a
 8006fcc:	f000 fbf8 	bl	80077c0 <__assert_func>
 8006fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006fd4:	6006      	str	r6, [r0, #0]
 8006fd6:	60c6      	str	r6, [r0, #12]
 8006fd8:	b13c      	cbz	r4, 8006fea <_Bfree+0x3a>
 8006fda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006fdc:	6862      	ldr	r2, [r4, #4]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006fe4:	6021      	str	r1, [r4, #0]
 8006fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006fea:	bd70      	pop	{r4, r5, r6, pc}
 8006fec:	08008395 	.word	0x08008395
 8006ff0:	0800841c 	.word	0x0800841c

08006ff4 <__multadd>:
 8006ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff8:	690e      	ldr	r6, [r1, #16]
 8006ffa:	4607      	mov	r7, r0
 8006ffc:	4698      	mov	r8, r3
 8006ffe:	460c      	mov	r4, r1
 8007000:	f101 0014 	add.w	r0, r1, #20
 8007004:	2300      	movs	r3, #0
 8007006:	6805      	ldr	r5, [r0, #0]
 8007008:	b2a9      	uxth	r1, r5
 800700a:	fb02 8101 	mla	r1, r2, r1, r8
 800700e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007012:	0c2d      	lsrs	r5, r5, #16
 8007014:	fb02 c505 	mla	r5, r2, r5, ip
 8007018:	b289      	uxth	r1, r1
 800701a:	3301      	adds	r3, #1
 800701c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007020:	429e      	cmp	r6, r3
 8007022:	f840 1b04 	str.w	r1, [r0], #4
 8007026:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800702a:	dcec      	bgt.n	8007006 <__multadd+0x12>
 800702c:	f1b8 0f00 	cmp.w	r8, #0
 8007030:	d022      	beq.n	8007078 <__multadd+0x84>
 8007032:	68a3      	ldr	r3, [r4, #8]
 8007034:	42b3      	cmp	r3, r6
 8007036:	dc19      	bgt.n	800706c <__multadd+0x78>
 8007038:	6861      	ldr	r1, [r4, #4]
 800703a:	4638      	mov	r0, r7
 800703c:	3101      	adds	r1, #1
 800703e:	f7ff ff77 	bl	8006f30 <_Balloc>
 8007042:	4605      	mov	r5, r0
 8007044:	b928      	cbnz	r0, 8007052 <__multadd+0x5e>
 8007046:	4602      	mov	r2, r0
 8007048:	4b0d      	ldr	r3, [pc, #52]	; (8007080 <__multadd+0x8c>)
 800704a:	480e      	ldr	r0, [pc, #56]	; (8007084 <__multadd+0x90>)
 800704c:	21b5      	movs	r1, #181	; 0xb5
 800704e:	f000 fbb7 	bl	80077c0 <__assert_func>
 8007052:	6922      	ldr	r2, [r4, #16]
 8007054:	3202      	adds	r2, #2
 8007056:	f104 010c 	add.w	r1, r4, #12
 800705a:	0092      	lsls	r2, r2, #2
 800705c:	300c      	adds	r0, #12
 800705e:	f7fe fc61 	bl	8005924 <memcpy>
 8007062:	4621      	mov	r1, r4
 8007064:	4638      	mov	r0, r7
 8007066:	f7ff ffa3 	bl	8006fb0 <_Bfree>
 800706a:	462c      	mov	r4, r5
 800706c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007070:	3601      	adds	r6, #1
 8007072:	f8c3 8014 	str.w	r8, [r3, #20]
 8007076:	6126      	str	r6, [r4, #16]
 8007078:	4620      	mov	r0, r4
 800707a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800707e:	bf00      	nop
 8007080:	0800840b 	.word	0x0800840b
 8007084:	0800841c 	.word	0x0800841c

08007088 <__hi0bits>:
 8007088:	0c03      	lsrs	r3, r0, #16
 800708a:	041b      	lsls	r3, r3, #16
 800708c:	b9d3      	cbnz	r3, 80070c4 <__hi0bits+0x3c>
 800708e:	0400      	lsls	r0, r0, #16
 8007090:	2310      	movs	r3, #16
 8007092:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007096:	bf04      	itt	eq
 8007098:	0200      	lsleq	r0, r0, #8
 800709a:	3308      	addeq	r3, #8
 800709c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80070a0:	bf04      	itt	eq
 80070a2:	0100      	lsleq	r0, r0, #4
 80070a4:	3304      	addeq	r3, #4
 80070a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80070aa:	bf04      	itt	eq
 80070ac:	0080      	lsleq	r0, r0, #2
 80070ae:	3302      	addeq	r3, #2
 80070b0:	2800      	cmp	r0, #0
 80070b2:	db05      	blt.n	80070c0 <__hi0bits+0x38>
 80070b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80070b8:	f103 0301 	add.w	r3, r3, #1
 80070bc:	bf08      	it	eq
 80070be:	2320      	moveq	r3, #32
 80070c0:	4618      	mov	r0, r3
 80070c2:	4770      	bx	lr
 80070c4:	2300      	movs	r3, #0
 80070c6:	e7e4      	b.n	8007092 <__hi0bits+0xa>

080070c8 <__lo0bits>:
 80070c8:	6803      	ldr	r3, [r0, #0]
 80070ca:	f013 0207 	ands.w	r2, r3, #7
 80070ce:	4601      	mov	r1, r0
 80070d0:	d00b      	beq.n	80070ea <__lo0bits+0x22>
 80070d2:	07da      	lsls	r2, r3, #31
 80070d4:	d424      	bmi.n	8007120 <__lo0bits+0x58>
 80070d6:	0798      	lsls	r0, r3, #30
 80070d8:	bf49      	itett	mi
 80070da:	085b      	lsrmi	r3, r3, #1
 80070dc:	089b      	lsrpl	r3, r3, #2
 80070de:	2001      	movmi	r0, #1
 80070e0:	600b      	strmi	r3, [r1, #0]
 80070e2:	bf5c      	itt	pl
 80070e4:	600b      	strpl	r3, [r1, #0]
 80070e6:	2002      	movpl	r0, #2
 80070e8:	4770      	bx	lr
 80070ea:	b298      	uxth	r0, r3
 80070ec:	b9b0      	cbnz	r0, 800711c <__lo0bits+0x54>
 80070ee:	0c1b      	lsrs	r3, r3, #16
 80070f0:	2010      	movs	r0, #16
 80070f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80070f6:	bf04      	itt	eq
 80070f8:	0a1b      	lsreq	r3, r3, #8
 80070fa:	3008      	addeq	r0, #8
 80070fc:	071a      	lsls	r2, r3, #28
 80070fe:	bf04      	itt	eq
 8007100:	091b      	lsreq	r3, r3, #4
 8007102:	3004      	addeq	r0, #4
 8007104:	079a      	lsls	r2, r3, #30
 8007106:	bf04      	itt	eq
 8007108:	089b      	lsreq	r3, r3, #2
 800710a:	3002      	addeq	r0, #2
 800710c:	07da      	lsls	r2, r3, #31
 800710e:	d403      	bmi.n	8007118 <__lo0bits+0x50>
 8007110:	085b      	lsrs	r3, r3, #1
 8007112:	f100 0001 	add.w	r0, r0, #1
 8007116:	d005      	beq.n	8007124 <__lo0bits+0x5c>
 8007118:	600b      	str	r3, [r1, #0]
 800711a:	4770      	bx	lr
 800711c:	4610      	mov	r0, r2
 800711e:	e7e8      	b.n	80070f2 <__lo0bits+0x2a>
 8007120:	2000      	movs	r0, #0
 8007122:	4770      	bx	lr
 8007124:	2020      	movs	r0, #32
 8007126:	4770      	bx	lr

08007128 <__i2b>:
 8007128:	b510      	push	{r4, lr}
 800712a:	460c      	mov	r4, r1
 800712c:	2101      	movs	r1, #1
 800712e:	f7ff feff 	bl	8006f30 <_Balloc>
 8007132:	4602      	mov	r2, r0
 8007134:	b928      	cbnz	r0, 8007142 <__i2b+0x1a>
 8007136:	4b05      	ldr	r3, [pc, #20]	; (800714c <__i2b+0x24>)
 8007138:	4805      	ldr	r0, [pc, #20]	; (8007150 <__i2b+0x28>)
 800713a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800713e:	f000 fb3f 	bl	80077c0 <__assert_func>
 8007142:	2301      	movs	r3, #1
 8007144:	6144      	str	r4, [r0, #20]
 8007146:	6103      	str	r3, [r0, #16]
 8007148:	bd10      	pop	{r4, pc}
 800714a:	bf00      	nop
 800714c:	0800840b 	.word	0x0800840b
 8007150:	0800841c 	.word	0x0800841c

08007154 <__multiply>:
 8007154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	4614      	mov	r4, r2
 800715a:	690a      	ldr	r2, [r1, #16]
 800715c:	6923      	ldr	r3, [r4, #16]
 800715e:	429a      	cmp	r2, r3
 8007160:	bfb8      	it	lt
 8007162:	460b      	movlt	r3, r1
 8007164:	460d      	mov	r5, r1
 8007166:	bfbc      	itt	lt
 8007168:	4625      	movlt	r5, r4
 800716a:	461c      	movlt	r4, r3
 800716c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007170:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007174:	68ab      	ldr	r3, [r5, #8]
 8007176:	6869      	ldr	r1, [r5, #4]
 8007178:	eb0a 0709 	add.w	r7, sl, r9
 800717c:	42bb      	cmp	r3, r7
 800717e:	b085      	sub	sp, #20
 8007180:	bfb8      	it	lt
 8007182:	3101      	addlt	r1, #1
 8007184:	f7ff fed4 	bl	8006f30 <_Balloc>
 8007188:	b930      	cbnz	r0, 8007198 <__multiply+0x44>
 800718a:	4602      	mov	r2, r0
 800718c:	4b42      	ldr	r3, [pc, #264]	; (8007298 <__multiply+0x144>)
 800718e:	4843      	ldr	r0, [pc, #268]	; (800729c <__multiply+0x148>)
 8007190:	f240 115d 	movw	r1, #349	; 0x15d
 8007194:	f000 fb14 	bl	80077c0 <__assert_func>
 8007198:	f100 0614 	add.w	r6, r0, #20
 800719c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80071a0:	4633      	mov	r3, r6
 80071a2:	2200      	movs	r2, #0
 80071a4:	4543      	cmp	r3, r8
 80071a6:	d31e      	bcc.n	80071e6 <__multiply+0x92>
 80071a8:	f105 0c14 	add.w	ip, r5, #20
 80071ac:	f104 0314 	add.w	r3, r4, #20
 80071b0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80071b4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80071b8:	9202      	str	r2, [sp, #8]
 80071ba:	ebac 0205 	sub.w	r2, ip, r5
 80071be:	3a15      	subs	r2, #21
 80071c0:	f022 0203 	bic.w	r2, r2, #3
 80071c4:	3204      	adds	r2, #4
 80071c6:	f105 0115 	add.w	r1, r5, #21
 80071ca:	458c      	cmp	ip, r1
 80071cc:	bf38      	it	cc
 80071ce:	2204      	movcc	r2, #4
 80071d0:	9201      	str	r2, [sp, #4]
 80071d2:	9a02      	ldr	r2, [sp, #8]
 80071d4:	9303      	str	r3, [sp, #12]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d808      	bhi.n	80071ec <__multiply+0x98>
 80071da:	2f00      	cmp	r7, #0
 80071dc:	dc55      	bgt.n	800728a <__multiply+0x136>
 80071de:	6107      	str	r7, [r0, #16]
 80071e0:	b005      	add	sp, #20
 80071e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e6:	f843 2b04 	str.w	r2, [r3], #4
 80071ea:	e7db      	b.n	80071a4 <__multiply+0x50>
 80071ec:	f8b3 a000 	ldrh.w	sl, [r3]
 80071f0:	f1ba 0f00 	cmp.w	sl, #0
 80071f4:	d020      	beq.n	8007238 <__multiply+0xe4>
 80071f6:	f105 0e14 	add.w	lr, r5, #20
 80071fa:	46b1      	mov	r9, r6
 80071fc:	2200      	movs	r2, #0
 80071fe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007202:	f8d9 b000 	ldr.w	fp, [r9]
 8007206:	b2a1      	uxth	r1, r4
 8007208:	fa1f fb8b 	uxth.w	fp, fp
 800720c:	fb0a b101 	mla	r1, sl, r1, fp
 8007210:	4411      	add	r1, r2
 8007212:	f8d9 2000 	ldr.w	r2, [r9]
 8007216:	0c24      	lsrs	r4, r4, #16
 8007218:	0c12      	lsrs	r2, r2, #16
 800721a:	fb0a 2404 	mla	r4, sl, r4, r2
 800721e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007222:	b289      	uxth	r1, r1
 8007224:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007228:	45f4      	cmp	ip, lr
 800722a:	f849 1b04 	str.w	r1, [r9], #4
 800722e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007232:	d8e4      	bhi.n	80071fe <__multiply+0xaa>
 8007234:	9901      	ldr	r1, [sp, #4]
 8007236:	5072      	str	r2, [r6, r1]
 8007238:	9a03      	ldr	r2, [sp, #12]
 800723a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800723e:	3304      	adds	r3, #4
 8007240:	f1b9 0f00 	cmp.w	r9, #0
 8007244:	d01f      	beq.n	8007286 <__multiply+0x132>
 8007246:	6834      	ldr	r4, [r6, #0]
 8007248:	f105 0114 	add.w	r1, r5, #20
 800724c:	46b6      	mov	lr, r6
 800724e:	f04f 0a00 	mov.w	sl, #0
 8007252:	880a      	ldrh	r2, [r1, #0]
 8007254:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007258:	fb09 b202 	mla	r2, r9, r2, fp
 800725c:	4492      	add	sl, r2
 800725e:	b2a4      	uxth	r4, r4
 8007260:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007264:	f84e 4b04 	str.w	r4, [lr], #4
 8007268:	f851 4b04 	ldr.w	r4, [r1], #4
 800726c:	f8be 2000 	ldrh.w	r2, [lr]
 8007270:	0c24      	lsrs	r4, r4, #16
 8007272:	fb09 2404 	mla	r4, r9, r4, r2
 8007276:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800727a:	458c      	cmp	ip, r1
 800727c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007280:	d8e7      	bhi.n	8007252 <__multiply+0xfe>
 8007282:	9a01      	ldr	r2, [sp, #4]
 8007284:	50b4      	str	r4, [r6, r2]
 8007286:	3604      	adds	r6, #4
 8007288:	e7a3      	b.n	80071d2 <__multiply+0x7e>
 800728a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800728e:	2b00      	cmp	r3, #0
 8007290:	d1a5      	bne.n	80071de <__multiply+0x8a>
 8007292:	3f01      	subs	r7, #1
 8007294:	e7a1      	b.n	80071da <__multiply+0x86>
 8007296:	bf00      	nop
 8007298:	0800840b 	.word	0x0800840b
 800729c:	0800841c 	.word	0x0800841c

080072a0 <__pow5mult>:
 80072a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072a4:	4615      	mov	r5, r2
 80072a6:	f012 0203 	ands.w	r2, r2, #3
 80072aa:	4606      	mov	r6, r0
 80072ac:	460f      	mov	r7, r1
 80072ae:	d007      	beq.n	80072c0 <__pow5mult+0x20>
 80072b0:	4c25      	ldr	r4, [pc, #148]	; (8007348 <__pow5mult+0xa8>)
 80072b2:	3a01      	subs	r2, #1
 80072b4:	2300      	movs	r3, #0
 80072b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072ba:	f7ff fe9b 	bl	8006ff4 <__multadd>
 80072be:	4607      	mov	r7, r0
 80072c0:	10ad      	asrs	r5, r5, #2
 80072c2:	d03d      	beq.n	8007340 <__pow5mult+0xa0>
 80072c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072c6:	b97c      	cbnz	r4, 80072e8 <__pow5mult+0x48>
 80072c8:	2010      	movs	r0, #16
 80072ca:	f7ff fe29 	bl	8006f20 <malloc>
 80072ce:	4602      	mov	r2, r0
 80072d0:	6270      	str	r0, [r6, #36]	; 0x24
 80072d2:	b928      	cbnz	r0, 80072e0 <__pow5mult+0x40>
 80072d4:	4b1d      	ldr	r3, [pc, #116]	; (800734c <__pow5mult+0xac>)
 80072d6:	481e      	ldr	r0, [pc, #120]	; (8007350 <__pow5mult+0xb0>)
 80072d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80072dc:	f000 fa70 	bl	80077c0 <__assert_func>
 80072e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072e4:	6004      	str	r4, [r0, #0]
 80072e6:	60c4      	str	r4, [r0, #12]
 80072e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80072ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80072f0:	b94c      	cbnz	r4, 8007306 <__pow5mult+0x66>
 80072f2:	f240 2171 	movw	r1, #625	; 0x271
 80072f6:	4630      	mov	r0, r6
 80072f8:	f7ff ff16 	bl	8007128 <__i2b>
 80072fc:	2300      	movs	r3, #0
 80072fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007302:	4604      	mov	r4, r0
 8007304:	6003      	str	r3, [r0, #0]
 8007306:	f04f 0900 	mov.w	r9, #0
 800730a:	07eb      	lsls	r3, r5, #31
 800730c:	d50a      	bpl.n	8007324 <__pow5mult+0x84>
 800730e:	4639      	mov	r1, r7
 8007310:	4622      	mov	r2, r4
 8007312:	4630      	mov	r0, r6
 8007314:	f7ff ff1e 	bl	8007154 <__multiply>
 8007318:	4639      	mov	r1, r7
 800731a:	4680      	mov	r8, r0
 800731c:	4630      	mov	r0, r6
 800731e:	f7ff fe47 	bl	8006fb0 <_Bfree>
 8007322:	4647      	mov	r7, r8
 8007324:	106d      	asrs	r5, r5, #1
 8007326:	d00b      	beq.n	8007340 <__pow5mult+0xa0>
 8007328:	6820      	ldr	r0, [r4, #0]
 800732a:	b938      	cbnz	r0, 800733c <__pow5mult+0x9c>
 800732c:	4622      	mov	r2, r4
 800732e:	4621      	mov	r1, r4
 8007330:	4630      	mov	r0, r6
 8007332:	f7ff ff0f 	bl	8007154 <__multiply>
 8007336:	6020      	str	r0, [r4, #0]
 8007338:	f8c0 9000 	str.w	r9, [r0]
 800733c:	4604      	mov	r4, r0
 800733e:	e7e4      	b.n	800730a <__pow5mult+0x6a>
 8007340:	4638      	mov	r0, r7
 8007342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007346:	bf00      	nop
 8007348:	08008570 	.word	0x08008570
 800734c:	08008395 	.word	0x08008395
 8007350:	0800841c 	.word	0x0800841c

08007354 <__lshift>:
 8007354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007358:	460c      	mov	r4, r1
 800735a:	6849      	ldr	r1, [r1, #4]
 800735c:	6923      	ldr	r3, [r4, #16]
 800735e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007362:	68a3      	ldr	r3, [r4, #8]
 8007364:	4607      	mov	r7, r0
 8007366:	4691      	mov	r9, r2
 8007368:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800736c:	f108 0601 	add.w	r6, r8, #1
 8007370:	42b3      	cmp	r3, r6
 8007372:	db0b      	blt.n	800738c <__lshift+0x38>
 8007374:	4638      	mov	r0, r7
 8007376:	f7ff fddb 	bl	8006f30 <_Balloc>
 800737a:	4605      	mov	r5, r0
 800737c:	b948      	cbnz	r0, 8007392 <__lshift+0x3e>
 800737e:	4602      	mov	r2, r0
 8007380:	4b28      	ldr	r3, [pc, #160]	; (8007424 <__lshift+0xd0>)
 8007382:	4829      	ldr	r0, [pc, #164]	; (8007428 <__lshift+0xd4>)
 8007384:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007388:	f000 fa1a 	bl	80077c0 <__assert_func>
 800738c:	3101      	adds	r1, #1
 800738e:	005b      	lsls	r3, r3, #1
 8007390:	e7ee      	b.n	8007370 <__lshift+0x1c>
 8007392:	2300      	movs	r3, #0
 8007394:	f100 0114 	add.w	r1, r0, #20
 8007398:	f100 0210 	add.w	r2, r0, #16
 800739c:	4618      	mov	r0, r3
 800739e:	4553      	cmp	r3, sl
 80073a0:	db33      	blt.n	800740a <__lshift+0xb6>
 80073a2:	6920      	ldr	r0, [r4, #16]
 80073a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073a8:	f104 0314 	add.w	r3, r4, #20
 80073ac:	f019 091f 	ands.w	r9, r9, #31
 80073b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073b8:	d02b      	beq.n	8007412 <__lshift+0xbe>
 80073ba:	f1c9 0e20 	rsb	lr, r9, #32
 80073be:	468a      	mov	sl, r1
 80073c0:	2200      	movs	r2, #0
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	fa00 f009 	lsl.w	r0, r0, r9
 80073c8:	4302      	orrs	r2, r0
 80073ca:	f84a 2b04 	str.w	r2, [sl], #4
 80073ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80073d2:	459c      	cmp	ip, r3
 80073d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80073d8:	d8f3      	bhi.n	80073c2 <__lshift+0x6e>
 80073da:	ebac 0304 	sub.w	r3, ip, r4
 80073de:	3b15      	subs	r3, #21
 80073e0:	f023 0303 	bic.w	r3, r3, #3
 80073e4:	3304      	adds	r3, #4
 80073e6:	f104 0015 	add.w	r0, r4, #21
 80073ea:	4584      	cmp	ip, r0
 80073ec:	bf38      	it	cc
 80073ee:	2304      	movcc	r3, #4
 80073f0:	50ca      	str	r2, [r1, r3]
 80073f2:	b10a      	cbz	r2, 80073f8 <__lshift+0xa4>
 80073f4:	f108 0602 	add.w	r6, r8, #2
 80073f8:	3e01      	subs	r6, #1
 80073fa:	4638      	mov	r0, r7
 80073fc:	612e      	str	r6, [r5, #16]
 80073fe:	4621      	mov	r1, r4
 8007400:	f7ff fdd6 	bl	8006fb0 <_Bfree>
 8007404:	4628      	mov	r0, r5
 8007406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800740a:	f842 0f04 	str.w	r0, [r2, #4]!
 800740e:	3301      	adds	r3, #1
 8007410:	e7c5      	b.n	800739e <__lshift+0x4a>
 8007412:	3904      	subs	r1, #4
 8007414:	f853 2b04 	ldr.w	r2, [r3], #4
 8007418:	f841 2f04 	str.w	r2, [r1, #4]!
 800741c:	459c      	cmp	ip, r3
 800741e:	d8f9      	bhi.n	8007414 <__lshift+0xc0>
 8007420:	e7ea      	b.n	80073f8 <__lshift+0xa4>
 8007422:	bf00      	nop
 8007424:	0800840b 	.word	0x0800840b
 8007428:	0800841c 	.word	0x0800841c

0800742c <__mcmp>:
 800742c:	b530      	push	{r4, r5, lr}
 800742e:	6902      	ldr	r2, [r0, #16]
 8007430:	690c      	ldr	r4, [r1, #16]
 8007432:	1b12      	subs	r2, r2, r4
 8007434:	d10e      	bne.n	8007454 <__mcmp+0x28>
 8007436:	f100 0314 	add.w	r3, r0, #20
 800743a:	3114      	adds	r1, #20
 800743c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007440:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007444:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007448:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800744c:	42a5      	cmp	r5, r4
 800744e:	d003      	beq.n	8007458 <__mcmp+0x2c>
 8007450:	d305      	bcc.n	800745e <__mcmp+0x32>
 8007452:	2201      	movs	r2, #1
 8007454:	4610      	mov	r0, r2
 8007456:	bd30      	pop	{r4, r5, pc}
 8007458:	4283      	cmp	r3, r0
 800745a:	d3f3      	bcc.n	8007444 <__mcmp+0x18>
 800745c:	e7fa      	b.n	8007454 <__mcmp+0x28>
 800745e:	f04f 32ff 	mov.w	r2, #4294967295
 8007462:	e7f7      	b.n	8007454 <__mcmp+0x28>

08007464 <__mdiff>:
 8007464:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007468:	460c      	mov	r4, r1
 800746a:	4606      	mov	r6, r0
 800746c:	4611      	mov	r1, r2
 800746e:	4620      	mov	r0, r4
 8007470:	4617      	mov	r7, r2
 8007472:	f7ff ffdb 	bl	800742c <__mcmp>
 8007476:	1e05      	subs	r5, r0, #0
 8007478:	d110      	bne.n	800749c <__mdiff+0x38>
 800747a:	4629      	mov	r1, r5
 800747c:	4630      	mov	r0, r6
 800747e:	f7ff fd57 	bl	8006f30 <_Balloc>
 8007482:	b930      	cbnz	r0, 8007492 <__mdiff+0x2e>
 8007484:	4b39      	ldr	r3, [pc, #228]	; (800756c <__mdiff+0x108>)
 8007486:	4602      	mov	r2, r0
 8007488:	f240 2132 	movw	r1, #562	; 0x232
 800748c:	4838      	ldr	r0, [pc, #224]	; (8007570 <__mdiff+0x10c>)
 800748e:	f000 f997 	bl	80077c0 <__assert_func>
 8007492:	2301      	movs	r3, #1
 8007494:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800749c:	bfa4      	itt	ge
 800749e:	463b      	movge	r3, r7
 80074a0:	4627      	movge	r7, r4
 80074a2:	4630      	mov	r0, r6
 80074a4:	6879      	ldr	r1, [r7, #4]
 80074a6:	bfa6      	itte	ge
 80074a8:	461c      	movge	r4, r3
 80074aa:	2500      	movge	r5, #0
 80074ac:	2501      	movlt	r5, #1
 80074ae:	f7ff fd3f 	bl	8006f30 <_Balloc>
 80074b2:	b920      	cbnz	r0, 80074be <__mdiff+0x5a>
 80074b4:	4b2d      	ldr	r3, [pc, #180]	; (800756c <__mdiff+0x108>)
 80074b6:	4602      	mov	r2, r0
 80074b8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80074bc:	e7e6      	b.n	800748c <__mdiff+0x28>
 80074be:	693e      	ldr	r6, [r7, #16]
 80074c0:	60c5      	str	r5, [r0, #12]
 80074c2:	6925      	ldr	r5, [r4, #16]
 80074c4:	f107 0114 	add.w	r1, r7, #20
 80074c8:	f104 0914 	add.w	r9, r4, #20
 80074cc:	f100 0e14 	add.w	lr, r0, #20
 80074d0:	f107 0210 	add.w	r2, r7, #16
 80074d4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80074d8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80074dc:	46f2      	mov	sl, lr
 80074de:	2700      	movs	r7, #0
 80074e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80074e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80074e8:	fa1f f883 	uxth.w	r8, r3
 80074ec:	fa17 f78b 	uxtah	r7, r7, fp
 80074f0:	0c1b      	lsrs	r3, r3, #16
 80074f2:	eba7 0808 	sub.w	r8, r7, r8
 80074f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80074fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80074fe:	fa1f f888 	uxth.w	r8, r8
 8007502:	141f      	asrs	r7, r3, #16
 8007504:	454d      	cmp	r5, r9
 8007506:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800750a:	f84a 3b04 	str.w	r3, [sl], #4
 800750e:	d8e7      	bhi.n	80074e0 <__mdiff+0x7c>
 8007510:	1b2b      	subs	r3, r5, r4
 8007512:	3b15      	subs	r3, #21
 8007514:	f023 0303 	bic.w	r3, r3, #3
 8007518:	3304      	adds	r3, #4
 800751a:	3415      	adds	r4, #21
 800751c:	42a5      	cmp	r5, r4
 800751e:	bf38      	it	cc
 8007520:	2304      	movcc	r3, #4
 8007522:	4419      	add	r1, r3
 8007524:	4473      	add	r3, lr
 8007526:	469e      	mov	lr, r3
 8007528:	460d      	mov	r5, r1
 800752a:	4565      	cmp	r5, ip
 800752c:	d30e      	bcc.n	800754c <__mdiff+0xe8>
 800752e:	f10c 0203 	add.w	r2, ip, #3
 8007532:	1a52      	subs	r2, r2, r1
 8007534:	f022 0203 	bic.w	r2, r2, #3
 8007538:	3903      	subs	r1, #3
 800753a:	458c      	cmp	ip, r1
 800753c:	bf38      	it	cc
 800753e:	2200      	movcc	r2, #0
 8007540:	441a      	add	r2, r3
 8007542:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007546:	b17b      	cbz	r3, 8007568 <__mdiff+0x104>
 8007548:	6106      	str	r6, [r0, #16]
 800754a:	e7a5      	b.n	8007498 <__mdiff+0x34>
 800754c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007550:	fa17 f488 	uxtah	r4, r7, r8
 8007554:	1422      	asrs	r2, r4, #16
 8007556:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800755a:	b2a4      	uxth	r4, r4
 800755c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007560:	f84e 4b04 	str.w	r4, [lr], #4
 8007564:	1417      	asrs	r7, r2, #16
 8007566:	e7e0      	b.n	800752a <__mdiff+0xc6>
 8007568:	3e01      	subs	r6, #1
 800756a:	e7ea      	b.n	8007542 <__mdiff+0xde>
 800756c:	0800840b 	.word	0x0800840b
 8007570:	0800841c 	.word	0x0800841c

08007574 <__d2b>:
 8007574:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007578:	4689      	mov	r9, r1
 800757a:	2101      	movs	r1, #1
 800757c:	ec57 6b10 	vmov	r6, r7, d0
 8007580:	4690      	mov	r8, r2
 8007582:	f7ff fcd5 	bl	8006f30 <_Balloc>
 8007586:	4604      	mov	r4, r0
 8007588:	b930      	cbnz	r0, 8007598 <__d2b+0x24>
 800758a:	4602      	mov	r2, r0
 800758c:	4b25      	ldr	r3, [pc, #148]	; (8007624 <__d2b+0xb0>)
 800758e:	4826      	ldr	r0, [pc, #152]	; (8007628 <__d2b+0xb4>)
 8007590:	f240 310a 	movw	r1, #778	; 0x30a
 8007594:	f000 f914 	bl	80077c0 <__assert_func>
 8007598:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800759c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075a0:	bb35      	cbnz	r5, 80075f0 <__d2b+0x7c>
 80075a2:	2e00      	cmp	r6, #0
 80075a4:	9301      	str	r3, [sp, #4]
 80075a6:	d028      	beq.n	80075fa <__d2b+0x86>
 80075a8:	4668      	mov	r0, sp
 80075aa:	9600      	str	r6, [sp, #0]
 80075ac:	f7ff fd8c 	bl	80070c8 <__lo0bits>
 80075b0:	9900      	ldr	r1, [sp, #0]
 80075b2:	b300      	cbz	r0, 80075f6 <__d2b+0x82>
 80075b4:	9a01      	ldr	r2, [sp, #4]
 80075b6:	f1c0 0320 	rsb	r3, r0, #32
 80075ba:	fa02 f303 	lsl.w	r3, r2, r3
 80075be:	430b      	orrs	r3, r1
 80075c0:	40c2      	lsrs	r2, r0
 80075c2:	6163      	str	r3, [r4, #20]
 80075c4:	9201      	str	r2, [sp, #4]
 80075c6:	9b01      	ldr	r3, [sp, #4]
 80075c8:	61a3      	str	r3, [r4, #24]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf14      	ite	ne
 80075ce:	2202      	movne	r2, #2
 80075d0:	2201      	moveq	r2, #1
 80075d2:	6122      	str	r2, [r4, #16]
 80075d4:	b1d5      	cbz	r5, 800760c <__d2b+0x98>
 80075d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80075da:	4405      	add	r5, r0
 80075dc:	f8c9 5000 	str.w	r5, [r9]
 80075e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80075e4:	f8c8 0000 	str.w	r0, [r8]
 80075e8:	4620      	mov	r0, r4
 80075ea:	b003      	add	sp, #12
 80075ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075f4:	e7d5      	b.n	80075a2 <__d2b+0x2e>
 80075f6:	6161      	str	r1, [r4, #20]
 80075f8:	e7e5      	b.n	80075c6 <__d2b+0x52>
 80075fa:	a801      	add	r0, sp, #4
 80075fc:	f7ff fd64 	bl	80070c8 <__lo0bits>
 8007600:	9b01      	ldr	r3, [sp, #4]
 8007602:	6163      	str	r3, [r4, #20]
 8007604:	2201      	movs	r2, #1
 8007606:	6122      	str	r2, [r4, #16]
 8007608:	3020      	adds	r0, #32
 800760a:	e7e3      	b.n	80075d4 <__d2b+0x60>
 800760c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007610:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007614:	f8c9 0000 	str.w	r0, [r9]
 8007618:	6918      	ldr	r0, [r3, #16]
 800761a:	f7ff fd35 	bl	8007088 <__hi0bits>
 800761e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007622:	e7df      	b.n	80075e4 <__d2b+0x70>
 8007624:	0800840b 	.word	0x0800840b
 8007628:	0800841c 	.word	0x0800841c

0800762c <_calloc_r>:
 800762c:	b513      	push	{r0, r1, r4, lr}
 800762e:	434a      	muls	r2, r1
 8007630:	4611      	mov	r1, r2
 8007632:	9201      	str	r2, [sp, #4]
 8007634:	f000 f85a 	bl	80076ec <_malloc_r>
 8007638:	4604      	mov	r4, r0
 800763a:	b118      	cbz	r0, 8007644 <_calloc_r+0x18>
 800763c:	9a01      	ldr	r2, [sp, #4]
 800763e:	2100      	movs	r1, #0
 8007640:	f7fe f97e 	bl	8005940 <memset>
 8007644:	4620      	mov	r0, r4
 8007646:	b002      	add	sp, #8
 8007648:	bd10      	pop	{r4, pc}
	...

0800764c <_free_r>:
 800764c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800764e:	2900      	cmp	r1, #0
 8007650:	d048      	beq.n	80076e4 <_free_r+0x98>
 8007652:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007656:	9001      	str	r0, [sp, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	f1a1 0404 	sub.w	r4, r1, #4
 800765e:	bfb8      	it	lt
 8007660:	18e4      	addlt	r4, r4, r3
 8007662:	f000 f8ef 	bl	8007844 <__malloc_lock>
 8007666:	4a20      	ldr	r2, [pc, #128]	; (80076e8 <_free_r+0x9c>)
 8007668:	9801      	ldr	r0, [sp, #4]
 800766a:	6813      	ldr	r3, [r2, #0]
 800766c:	4615      	mov	r5, r2
 800766e:	b933      	cbnz	r3, 800767e <_free_r+0x32>
 8007670:	6063      	str	r3, [r4, #4]
 8007672:	6014      	str	r4, [r2, #0]
 8007674:	b003      	add	sp, #12
 8007676:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800767a:	f000 b8e9 	b.w	8007850 <__malloc_unlock>
 800767e:	42a3      	cmp	r3, r4
 8007680:	d90b      	bls.n	800769a <_free_r+0x4e>
 8007682:	6821      	ldr	r1, [r4, #0]
 8007684:	1862      	adds	r2, r4, r1
 8007686:	4293      	cmp	r3, r2
 8007688:	bf04      	itt	eq
 800768a:	681a      	ldreq	r2, [r3, #0]
 800768c:	685b      	ldreq	r3, [r3, #4]
 800768e:	6063      	str	r3, [r4, #4]
 8007690:	bf04      	itt	eq
 8007692:	1852      	addeq	r2, r2, r1
 8007694:	6022      	streq	r2, [r4, #0]
 8007696:	602c      	str	r4, [r5, #0]
 8007698:	e7ec      	b.n	8007674 <_free_r+0x28>
 800769a:	461a      	mov	r2, r3
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	b10b      	cbz	r3, 80076a4 <_free_r+0x58>
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	d9fa      	bls.n	800769a <_free_r+0x4e>
 80076a4:	6811      	ldr	r1, [r2, #0]
 80076a6:	1855      	adds	r5, r2, r1
 80076a8:	42a5      	cmp	r5, r4
 80076aa:	d10b      	bne.n	80076c4 <_free_r+0x78>
 80076ac:	6824      	ldr	r4, [r4, #0]
 80076ae:	4421      	add	r1, r4
 80076b0:	1854      	adds	r4, r2, r1
 80076b2:	42a3      	cmp	r3, r4
 80076b4:	6011      	str	r1, [r2, #0]
 80076b6:	d1dd      	bne.n	8007674 <_free_r+0x28>
 80076b8:	681c      	ldr	r4, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	6053      	str	r3, [r2, #4]
 80076be:	4421      	add	r1, r4
 80076c0:	6011      	str	r1, [r2, #0]
 80076c2:	e7d7      	b.n	8007674 <_free_r+0x28>
 80076c4:	d902      	bls.n	80076cc <_free_r+0x80>
 80076c6:	230c      	movs	r3, #12
 80076c8:	6003      	str	r3, [r0, #0]
 80076ca:	e7d3      	b.n	8007674 <_free_r+0x28>
 80076cc:	6825      	ldr	r5, [r4, #0]
 80076ce:	1961      	adds	r1, r4, r5
 80076d0:	428b      	cmp	r3, r1
 80076d2:	bf04      	itt	eq
 80076d4:	6819      	ldreq	r1, [r3, #0]
 80076d6:	685b      	ldreq	r3, [r3, #4]
 80076d8:	6063      	str	r3, [r4, #4]
 80076da:	bf04      	itt	eq
 80076dc:	1949      	addeq	r1, r1, r5
 80076de:	6021      	streq	r1, [r4, #0]
 80076e0:	6054      	str	r4, [r2, #4]
 80076e2:	e7c7      	b.n	8007674 <_free_r+0x28>
 80076e4:	b003      	add	sp, #12
 80076e6:	bd30      	pop	{r4, r5, pc}
 80076e8:	20001350 	.word	0x20001350

080076ec <_malloc_r>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	1ccd      	adds	r5, r1, #3
 80076f0:	f025 0503 	bic.w	r5, r5, #3
 80076f4:	3508      	adds	r5, #8
 80076f6:	2d0c      	cmp	r5, #12
 80076f8:	bf38      	it	cc
 80076fa:	250c      	movcc	r5, #12
 80076fc:	2d00      	cmp	r5, #0
 80076fe:	4606      	mov	r6, r0
 8007700:	db01      	blt.n	8007706 <_malloc_r+0x1a>
 8007702:	42a9      	cmp	r1, r5
 8007704:	d903      	bls.n	800770e <_malloc_r+0x22>
 8007706:	230c      	movs	r3, #12
 8007708:	6033      	str	r3, [r6, #0]
 800770a:	2000      	movs	r0, #0
 800770c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800770e:	f000 f899 	bl	8007844 <__malloc_lock>
 8007712:	4921      	ldr	r1, [pc, #132]	; (8007798 <_malloc_r+0xac>)
 8007714:	680a      	ldr	r2, [r1, #0]
 8007716:	4614      	mov	r4, r2
 8007718:	b99c      	cbnz	r4, 8007742 <_malloc_r+0x56>
 800771a:	4f20      	ldr	r7, [pc, #128]	; (800779c <_malloc_r+0xb0>)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	b923      	cbnz	r3, 800772a <_malloc_r+0x3e>
 8007720:	4621      	mov	r1, r4
 8007722:	4630      	mov	r0, r6
 8007724:	f000 f83c 	bl	80077a0 <_sbrk_r>
 8007728:	6038      	str	r0, [r7, #0]
 800772a:	4629      	mov	r1, r5
 800772c:	4630      	mov	r0, r6
 800772e:	f000 f837 	bl	80077a0 <_sbrk_r>
 8007732:	1c43      	adds	r3, r0, #1
 8007734:	d123      	bne.n	800777e <_malloc_r+0x92>
 8007736:	230c      	movs	r3, #12
 8007738:	6033      	str	r3, [r6, #0]
 800773a:	4630      	mov	r0, r6
 800773c:	f000 f888 	bl	8007850 <__malloc_unlock>
 8007740:	e7e3      	b.n	800770a <_malloc_r+0x1e>
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	1b5b      	subs	r3, r3, r5
 8007746:	d417      	bmi.n	8007778 <_malloc_r+0x8c>
 8007748:	2b0b      	cmp	r3, #11
 800774a:	d903      	bls.n	8007754 <_malloc_r+0x68>
 800774c:	6023      	str	r3, [r4, #0]
 800774e:	441c      	add	r4, r3
 8007750:	6025      	str	r5, [r4, #0]
 8007752:	e004      	b.n	800775e <_malloc_r+0x72>
 8007754:	6863      	ldr	r3, [r4, #4]
 8007756:	42a2      	cmp	r2, r4
 8007758:	bf0c      	ite	eq
 800775a:	600b      	streq	r3, [r1, #0]
 800775c:	6053      	strne	r3, [r2, #4]
 800775e:	4630      	mov	r0, r6
 8007760:	f000 f876 	bl	8007850 <__malloc_unlock>
 8007764:	f104 000b 	add.w	r0, r4, #11
 8007768:	1d23      	adds	r3, r4, #4
 800776a:	f020 0007 	bic.w	r0, r0, #7
 800776e:	1ac2      	subs	r2, r0, r3
 8007770:	d0cc      	beq.n	800770c <_malloc_r+0x20>
 8007772:	1a1b      	subs	r3, r3, r0
 8007774:	50a3      	str	r3, [r4, r2]
 8007776:	e7c9      	b.n	800770c <_malloc_r+0x20>
 8007778:	4622      	mov	r2, r4
 800777a:	6864      	ldr	r4, [r4, #4]
 800777c:	e7cc      	b.n	8007718 <_malloc_r+0x2c>
 800777e:	1cc4      	adds	r4, r0, #3
 8007780:	f024 0403 	bic.w	r4, r4, #3
 8007784:	42a0      	cmp	r0, r4
 8007786:	d0e3      	beq.n	8007750 <_malloc_r+0x64>
 8007788:	1a21      	subs	r1, r4, r0
 800778a:	4630      	mov	r0, r6
 800778c:	f000 f808 	bl	80077a0 <_sbrk_r>
 8007790:	3001      	adds	r0, #1
 8007792:	d1dd      	bne.n	8007750 <_malloc_r+0x64>
 8007794:	e7cf      	b.n	8007736 <_malloc_r+0x4a>
 8007796:	bf00      	nop
 8007798:	20001350 	.word	0x20001350
 800779c:	20001354 	.word	0x20001354

080077a0 <_sbrk_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4d06      	ldr	r5, [pc, #24]	; (80077bc <_sbrk_r+0x1c>)
 80077a4:	2300      	movs	r3, #0
 80077a6:	4604      	mov	r4, r0
 80077a8:	4608      	mov	r0, r1
 80077aa:	602b      	str	r3, [r5, #0]
 80077ac:	f7fa fc0e 	bl	8001fcc <_sbrk>
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	d102      	bne.n	80077ba <_sbrk_r+0x1a>
 80077b4:	682b      	ldr	r3, [r5, #0]
 80077b6:	b103      	cbz	r3, 80077ba <_sbrk_r+0x1a>
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	bd38      	pop	{r3, r4, r5, pc}
 80077bc:	20001504 	.word	0x20001504

080077c0 <__assert_func>:
 80077c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077c2:	4614      	mov	r4, r2
 80077c4:	461a      	mov	r2, r3
 80077c6:	4b09      	ldr	r3, [pc, #36]	; (80077ec <__assert_func+0x2c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4605      	mov	r5, r0
 80077cc:	68d8      	ldr	r0, [r3, #12]
 80077ce:	b14c      	cbz	r4, 80077e4 <__assert_func+0x24>
 80077d0:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <__assert_func+0x30>)
 80077d2:	9100      	str	r1, [sp, #0]
 80077d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077d8:	4906      	ldr	r1, [pc, #24]	; (80077f4 <__assert_func+0x34>)
 80077da:	462b      	mov	r3, r5
 80077dc:	f000 f80e 	bl	80077fc <fiprintf>
 80077e0:	f000 fa64 	bl	8007cac <abort>
 80077e4:	4b04      	ldr	r3, [pc, #16]	; (80077f8 <__assert_func+0x38>)
 80077e6:	461c      	mov	r4, r3
 80077e8:	e7f3      	b.n	80077d2 <__assert_func+0x12>
 80077ea:	bf00      	nop
 80077ec:	20000014 	.word	0x20000014
 80077f0:	0800857c 	.word	0x0800857c
 80077f4:	08008589 	.word	0x08008589
 80077f8:	080085b7 	.word	0x080085b7

080077fc <fiprintf>:
 80077fc:	b40e      	push	{r1, r2, r3}
 80077fe:	b503      	push	{r0, r1, lr}
 8007800:	4601      	mov	r1, r0
 8007802:	ab03      	add	r3, sp, #12
 8007804:	4805      	ldr	r0, [pc, #20]	; (800781c <fiprintf+0x20>)
 8007806:	f853 2b04 	ldr.w	r2, [r3], #4
 800780a:	6800      	ldr	r0, [r0, #0]
 800780c:	9301      	str	r3, [sp, #4]
 800780e:	f000 f84f 	bl	80078b0 <_vfiprintf_r>
 8007812:	b002      	add	sp, #8
 8007814:	f85d eb04 	ldr.w	lr, [sp], #4
 8007818:	b003      	add	sp, #12
 800781a:	4770      	bx	lr
 800781c:	20000014 	.word	0x20000014

08007820 <__ascii_mbtowc>:
 8007820:	b082      	sub	sp, #8
 8007822:	b901      	cbnz	r1, 8007826 <__ascii_mbtowc+0x6>
 8007824:	a901      	add	r1, sp, #4
 8007826:	b142      	cbz	r2, 800783a <__ascii_mbtowc+0x1a>
 8007828:	b14b      	cbz	r3, 800783e <__ascii_mbtowc+0x1e>
 800782a:	7813      	ldrb	r3, [r2, #0]
 800782c:	600b      	str	r3, [r1, #0]
 800782e:	7812      	ldrb	r2, [r2, #0]
 8007830:	1e10      	subs	r0, r2, #0
 8007832:	bf18      	it	ne
 8007834:	2001      	movne	r0, #1
 8007836:	b002      	add	sp, #8
 8007838:	4770      	bx	lr
 800783a:	4610      	mov	r0, r2
 800783c:	e7fb      	b.n	8007836 <__ascii_mbtowc+0x16>
 800783e:	f06f 0001 	mvn.w	r0, #1
 8007842:	e7f8      	b.n	8007836 <__ascii_mbtowc+0x16>

08007844 <__malloc_lock>:
 8007844:	4801      	ldr	r0, [pc, #4]	; (800784c <__malloc_lock+0x8>)
 8007846:	f000 bbf1 	b.w	800802c <__retarget_lock_acquire_recursive>
 800784a:	bf00      	nop
 800784c:	2000150c 	.word	0x2000150c

08007850 <__malloc_unlock>:
 8007850:	4801      	ldr	r0, [pc, #4]	; (8007858 <__malloc_unlock+0x8>)
 8007852:	f000 bbec 	b.w	800802e <__retarget_lock_release_recursive>
 8007856:	bf00      	nop
 8007858:	2000150c 	.word	0x2000150c

0800785c <__sfputc_r>:
 800785c:	6893      	ldr	r3, [r2, #8]
 800785e:	3b01      	subs	r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	b410      	push	{r4}
 8007864:	6093      	str	r3, [r2, #8]
 8007866:	da08      	bge.n	800787a <__sfputc_r+0x1e>
 8007868:	6994      	ldr	r4, [r2, #24]
 800786a:	42a3      	cmp	r3, r4
 800786c:	db01      	blt.n	8007872 <__sfputc_r+0x16>
 800786e:	290a      	cmp	r1, #10
 8007870:	d103      	bne.n	800787a <__sfputc_r+0x1e>
 8007872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007876:	f000 b94b 	b.w	8007b10 <__swbuf_r>
 800787a:	6813      	ldr	r3, [r2, #0]
 800787c:	1c58      	adds	r0, r3, #1
 800787e:	6010      	str	r0, [r2, #0]
 8007880:	7019      	strb	r1, [r3, #0]
 8007882:	4608      	mov	r0, r1
 8007884:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007888:	4770      	bx	lr

0800788a <__sfputs_r>:
 800788a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800788c:	4606      	mov	r6, r0
 800788e:	460f      	mov	r7, r1
 8007890:	4614      	mov	r4, r2
 8007892:	18d5      	adds	r5, r2, r3
 8007894:	42ac      	cmp	r4, r5
 8007896:	d101      	bne.n	800789c <__sfputs_r+0x12>
 8007898:	2000      	movs	r0, #0
 800789a:	e007      	b.n	80078ac <__sfputs_r+0x22>
 800789c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a0:	463a      	mov	r2, r7
 80078a2:	4630      	mov	r0, r6
 80078a4:	f7ff ffda 	bl	800785c <__sfputc_r>
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	d1f3      	bne.n	8007894 <__sfputs_r+0xa>
 80078ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078b0 <_vfiprintf_r>:
 80078b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b4:	460d      	mov	r5, r1
 80078b6:	b09d      	sub	sp, #116	; 0x74
 80078b8:	4614      	mov	r4, r2
 80078ba:	4698      	mov	r8, r3
 80078bc:	4606      	mov	r6, r0
 80078be:	b118      	cbz	r0, 80078c8 <_vfiprintf_r+0x18>
 80078c0:	6983      	ldr	r3, [r0, #24]
 80078c2:	b90b      	cbnz	r3, 80078c8 <_vfiprintf_r+0x18>
 80078c4:	f000 fb14 	bl	8007ef0 <__sinit>
 80078c8:	4b89      	ldr	r3, [pc, #548]	; (8007af0 <_vfiprintf_r+0x240>)
 80078ca:	429d      	cmp	r5, r3
 80078cc:	d11b      	bne.n	8007906 <_vfiprintf_r+0x56>
 80078ce:	6875      	ldr	r5, [r6, #4]
 80078d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078d2:	07d9      	lsls	r1, r3, #31
 80078d4:	d405      	bmi.n	80078e2 <_vfiprintf_r+0x32>
 80078d6:	89ab      	ldrh	r3, [r5, #12]
 80078d8:	059a      	lsls	r2, r3, #22
 80078da:	d402      	bmi.n	80078e2 <_vfiprintf_r+0x32>
 80078dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078de:	f000 fba5 	bl	800802c <__retarget_lock_acquire_recursive>
 80078e2:	89ab      	ldrh	r3, [r5, #12]
 80078e4:	071b      	lsls	r3, r3, #28
 80078e6:	d501      	bpl.n	80078ec <_vfiprintf_r+0x3c>
 80078e8:	692b      	ldr	r3, [r5, #16]
 80078ea:	b9eb      	cbnz	r3, 8007928 <_vfiprintf_r+0x78>
 80078ec:	4629      	mov	r1, r5
 80078ee:	4630      	mov	r0, r6
 80078f0:	f000 f96e 	bl	8007bd0 <__swsetup_r>
 80078f4:	b1c0      	cbz	r0, 8007928 <_vfiprintf_r+0x78>
 80078f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078f8:	07dc      	lsls	r4, r3, #31
 80078fa:	d50e      	bpl.n	800791a <_vfiprintf_r+0x6a>
 80078fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007900:	b01d      	add	sp, #116	; 0x74
 8007902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007906:	4b7b      	ldr	r3, [pc, #492]	; (8007af4 <_vfiprintf_r+0x244>)
 8007908:	429d      	cmp	r5, r3
 800790a:	d101      	bne.n	8007910 <_vfiprintf_r+0x60>
 800790c:	68b5      	ldr	r5, [r6, #8]
 800790e:	e7df      	b.n	80078d0 <_vfiprintf_r+0x20>
 8007910:	4b79      	ldr	r3, [pc, #484]	; (8007af8 <_vfiprintf_r+0x248>)
 8007912:	429d      	cmp	r5, r3
 8007914:	bf08      	it	eq
 8007916:	68f5      	ldreq	r5, [r6, #12]
 8007918:	e7da      	b.n	80078d0 <_vfiprintf_r+0x20>
 800791a:	89ab      	ldrh	r3, [r5, #12]
 800791c:	0598      	lsls	r0, r3, #22
 800791e:	d4ed      	bmi.n	80078fc <_vfiprintf_r+0x4c>
 8007920:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007922:	f000 fb84 	bl	800802e <__retarget_lock_release_recursive>
 8007926:	e7e9      	b.n	80078fc <_vfiprintf_r+0x4c>
 8007928:	2300      	movs	r3, #0
 800792a:	9309      	str	r3, [sp, #36]	; 0x24
 800792c:	2320      	movs	r3, #32
 800792e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007932:	f8cd 800c 	str.w	r8, [sp, #12]
 8007936:	2330      	movs	r3, #48	; 0x30
 8007938:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007afc <_vfiprintf_r+0x24c>
 800793c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007940:	f04f 0901 	mov.w	r9, #1
 8007944:	4623      	mov	r3, r4
 8007946:	469a      	mov	sl, r3
 8007948:	f813 2b01 	ldrb.w	r2, [r3], #1
 800794c:	b10a      	cbz	r2, 8007952 <_vfiprintf_r+0xa2>
 800794e:	2a25      	cmp	r2, #37	; 0x25
 8007950:	d1f9      	bne.n	8007946 <_vfiprintf_r+0x96>
 8007952:	ebba 0b04 	subs.w	fp, sl, r4
 8007956:	d00b      	beq.n	8007970 <_vfiprintf_r+0xc0>
 8007958:	465b      	mov	r3, fp
 800795a:	4622      	mov	r2, r4
 800795c:	4629      	mov	r1, r5
 800795e:	4630      	mov	r0, r6
 8007960:	f7ff ff93 	bl	800788a <__sfputs_r>
 8007964:	3001      	adds	r0, #1
 8007966:	f000 80aa 	beq.w	8007abe <_vfiprintf_r+0x20e>
 800796a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800796c:	445a      	add	r2, fp
 800796e:	9209      	str	r2, [sp, #36]	; 0x24
 8007970:	f89a 3000 	ldrb.w	r3, [sl]
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 80a2 	beq.w	8007abe <_vfiprintf_r+0x20e>
 800797a:	2300      	movs	r3, #0
 800797c:	f04f 32ff 	mov.w	r2, #4294967295
 8007980:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007984:	f10a 0a01 	add.w	sl, sl, #1
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	9307      	str	r3, [sp, #28]
 800798c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007990:	931a      	str	r3, [sp, #104]	; 0x68
 8007992:	4654      	mov	r4, sl
 8007994:	2205      	movs	r2, #5
 8007996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800799a:	4858      	ldr	r0, [pc, #352]	; (8007afc <_vfiprintf_r+0x24c>)
 800799c:	f7f8 fc20 	bl	80001e0 <memchr>
 80079a0:	9a04      	ldr	r2, [sp, #16]
 80079a2:	b9d8      	cbnz	r0, 80079dc <_vfiprintf_r+0x12c>
 80079a4:	06d1      	lsls	r1, r2, #27
 80079a6:	bf44      	itt	mi
 80079a8:	2320      	movmi	r3, #32
 80079aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079ae:	0713      	lsls	r3, r2, #28
 80079b0:	bf44      	itt	mi
 80079b2:	232b      	movmi	r3, #43	; 0x2b
 80079b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079b8:	f89a 3000 	ldrb.w	r3, [sl]
 80079bc:	2b2a      	cmp	r3, #42	; 0x2a
 80079be:	d015      	beq.n	80079ec <_vfiprintf_r+0x13c>
 80079c0:	9a07      	ldr	r2, [sp, #28]
 80079c2:	4654      	mov	r4, sl
 80079c4:	2000      	movs	r0, #0
 80079c6:	f04f 0c0a 	mov.w	ip, #10
 80079ca:	4621      	mov	r1, r4
 80079cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079d0:	3b30      	subs	r3, #48	; 0x30
 80079d2:	2b09      	cmp	r3, #9
 80079d4:	d94e      	bls.n	8007a74 <_vfiprintf_r+0x1c4>
 80079d6:	b1b0      	cbz	r0, 8007a06 <_vfiprintf_r+0x156>
 80079d8:	9207      	str	r2, [sp, #28]
 80079da:	e014      	b.n	8007a06 <_vfiprintf_r+0x156>
 80079dc:	eba0 0308 	sub.w	r3, r0, r8
 80079e0:	fa09 f303 	lsl.w	r3, r9, r3
 80079e4:	4313      	orrs	r3, r2
 80079e6:	9304      	str	r3, [sp, #16]
 80079e8:	46a2      	mov	sl, r4
 80079ea:	e7d2      	b.n	8007992 <_vfiprintf_r+0xe2>
 80079ec:	9b03      	ldr	r3, [sp, #12]
 80079ee:	1d19      	adds	r1, r3, #4
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	9103      	str	r1, [sp, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	bfbb      	ittet	lt
 80079f8:	425b      	neglt	r3, r3
 80079fa:	f042 0202 	orrlt.w	r2, r2, #2
 80079fe:	9307      	strge	r3, [sp, #28]
 8007a00:	9307      	strlt	r3, [sp, #28]
 8007a02:	bfb8      	it	lt
 8007a04:	9204      	strlt	r2, [sp, #16]
 8007a06:	7823      	ldrb	r3, [r4, #0]
 8007a08:	2b2e      	cmp	r3, #46	; 0x2e
 8007a0a:	d10c      	bne.n	8007a26 <_vfiprintf_r+0x176>
 8007a0c:	7863      	ldrb	r3, [r4, #1]
 8007a0e:	2b2a      	cmp	r3, #42	; 0x2a
 8007a10:	d135      	bne.n	8007a7e <_vfiprintf_r+0x1ce>
 8007a12:	9b03      	ldr	r3, [sp, #12]
 8007a14:	1d1a      	adds	r2, r3, #4
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	9203      	str	r2, [sp, #12]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bfb8      	it	lt
 8007a1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a22:	3402      	adds	r4, #2
 8007a24:	9305      	str	r3, [sp, #20]
 8007a26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007b0c <_vfiprintf_r+0x25c>
 8007a2a:	7821      	ldrb	r1, [r4, #0]
 8007a2c:	2203      	movs	r2, #3
 8007a2e:	4650      	mov	r0, sl
 8007a30:	f7f8 fbd6 	bl	80001e0 <memchr>
 8007a34:	b140      	cbz	r0, 8007a48 <_vfiprintf_r+0x198>
 8007a36:	2340      	movs	r3, #64	; 0x40
 8007a38:	eba0 000a 	sub.w	r0, r0, sl
 8007a3c:	fa03 f000 	lsl.w	r0, r3, r0
 8007a40:	9b04      	ldr	r3, [sp, #16]
 8007a42:	4303      	orrs	r3, r0
 8007a44:	3401      	adds	r4, #1
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a4c:	482c      	ldr	r0, [pc, #176]	; (8007b00 <_vfiprintf_r+0x250>)
 8007a4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a52:	2206      	movs	r2, #6
 8007a54:	f7f8 fbc4 	bl	80001e0 <memchr>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d03f      	beq.n	8007adc <_vfiprintf_r+0x22c>
 8007a5c:	4b29      	ldr	r3, [pc, #164]	; (8007b04 <_vfiprintf_r+0x254>)
 8007a5e:	bb1b      	cbnz	r3, 8007aa8 <_vfiprintf_r+0x1f8>
 8007a60:	9b03      	ldr	r3, [sp, #12]
 8007a62:	3307      	adds	r3, #7
 8007a64:	f023 0307 	bic.w	r3, r3, #7
 8007a68:	3308      	adds	r3, #8
 8007a6a:	9303      	str	r3, [sp, #12]
 8007a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a6e:	443b      	add	r3, r7
 8007a70:	9309      	str	r3, [sp, #36]	; 0x24
 8007a72:	e767      	b.n	8007944 <_vfiprintf_r+0x94>
 8007a74:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a78:	460c      	mov	r4, r1
 8007a7a:	2001      	movs	r0, #1
 8007a7c:	e7a5      	b.n	80079ca <_vfiprintf_r+0x11a>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	3401      	adds	r4, #1
 8007a82:	9305      	str	r3, [sp, #20]
 8007a84:	4619      	mov	r1, r3
 8007a86:	f04f 0c0a 	mov.w	ip, #10
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a90:	3a30      	subs	r2, #48	; 0x30
 8007a92:	2a09      	cmp	r2, #9
 8007a94:	d903      	bls.n	8007a9e <_vfiprintf_r+0x1ee>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0c5      	beq.n	8007a26 <_vfiprintf_r+0x176>
 8007a9a:	9105      	str	r1, [sp, #20]
 8007a9c:	e7c3      	b.n	8007a26 <_vfiprintf_r+0x176>
 8007a9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e7f0      	b.n	8007a8a <_vfiprintf_r+0x1da>
 8007aa8:	ab03      	add	r3, sp, #12
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	462a      	mov	r2, r5
 8007aae:	4b16      	ldr	r3, [pc, #88]	; (8007b08 <_vfiprintf_r+0x258>)
 8007ab0:	a904      	add	r1, sp, #16
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	f7fd ffec 	bl	8005a90 <_printf_float>
 8007ab8:	4607      	mov	r7, r0
 8007aba:	1c78      	adds	r0, r7, #1
 8007abc:	d1d6      	bne.n	8007a6c <_vfiprintf_r+0x1bc>
 8007abe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ac0:	07d9      	lsls	r1, r3, #31
 8007ac2:	d405      	bmi.n	8007ad0 <_vfiprintf_r+0x220>
 8007ac4:	89ab      	ldrh	r3, [r5, #12]
 8007ac6:	059a      	lsls	r2, r3, #22
 8007ac8:	d402      	bmi.n	8007ad0 <_vfiprintf_r+0x220>
 8007aca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007acc:	f000 faaf 	bl	800802e <__retarget_lock_release_recursive>
 8007ad0:	89ab      	ldrh	r3, [r5, #12]
 8007ad2:	065b      	lsls	r3, r3, #25
 8007ad4:	f53f af12 	bmi.w	80078fc <_vfiprintf_r+0x4c>
 8007ad8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ada:	e711      	b.n	8007900 <_vfiprintf_r+0x50>
 8007adc:	ab03      	add	r3, sp, #12
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	462a      	mov	r2, r5
 8007ae2:	4b09      	ldr	r3, [pc, #36]	; (8007b08 <_vfiprintf_r+0x258>)
 8007ae4:	a904      	add	r1, sp, #16
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f7fe fa76 	bl	8005fd8 <_printf_i>
 8007aec:	e7e4      	b.n	8007ab8 <_vfiprintf_r+0x208>
 8007aee:	bf00      	nop
 8007af0:	080086f4 	.word	0x080086f4
 8007af4:	08008714 	.word	0x08008714
 8007af8:	080086d4 	.word	0x080086d4
 8007afc:	080085c2 	.word	0x080085c2
 8007b00:	080085cc 	.word	0x080085cc
 8007b04:	08005a91 	.word	0x08005a91
 8007b08:	0800788b 	.word	0x0800788b
 8007b0c:	080085c8 	.word	0x080085c8

08007b10 <__swbuf_r>:
 8007b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b12:	460e      	mov	r6, r1
 8007b14:	4614      	mov	r4, r2
 8007b16:	4605      	mov	r5, r0
 8007b18:	b118      	cbz	r0, 8007b22 <__swbuf_r+0x12>
 8007b1a:	6983      	ldr	r3, [r0, #24]
 8007b1c:	b90b      	cbnz	r3, 8007b22 <__swbuf_r+0x12>
 8007b1e:	f000 f9e7 	bl	8007ef0 <__sinit>
 8007b22:	4b21      	ldr	r3, [pc, #132]	; (8007ba8 <__swbuf_r+0x98>)
 8007b24:	429c      	cmp	r4, r3
 8007b26:	d12b      	bne.n	8007b80 <__swbuf_r+0x70>
 8007b28:	686c      	ldr	r4, [r5, #4]
 8007b2a:	69a3      	ldr	r3, [r4, #24]
 8007b2c:	60a3      	str	r3, [r4, #8]
 8007b2e:	89a3      	ldrh	r3, [r4, #12]
 8007b30:	071a      	lsls	r2, r3, #28
 8007b32:	d52f      	bpl.n	8007b94 <__swbuf_r+0x84>
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	b36b      	cbz	r3, 8007b94 <__swbuf_r+0x84>
 8007b38:	6923      	ldr	r3, [r4, #16]
 8007b3a:	6820      	ldr	r0, [r4, #0]
 8007b3c:	1ac0      	subs	r0, r0, r3
 8007b3e:	6963      	ldr	r3, [r4, #20]
 8007b40:	b2f6      	uxtb	r6, r6
 8007b42:	4283      	cmp	r3, r0
 8007b44:	4637      	mov	r7, r6
 8007b46:	dc04      	bgt.n	8007b52 <__swbuf_r+0x42>
 8007b48:	4621      	mov	r1, r4
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f000 f93c 	bl	8007dc8 <_fflush_r>
 8007b50:	bb30      	cbnz	r0, 8007ba0 <__swbuf_r+0x90>
 8007b52:	68a3      	ldr	r3, [r4, #8]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	60a3      	str	r3, [r4, #8]
 8007b58:	6823      	ldr	r3, [r4, #0]
 8007b5a:	1c5a      	adds	r2, r3, #1
 8007b5c:	6022      	str	r2, [r4, #0]
 8007b5e:	701e      	strb	r6, [r3, #0]
 8007b60:	6963      	ldr	r3, [r4, #20]
 8007b62:	3001      	adds	r0, #1
 8007b64:	4283      	cmp	r3, r0
 8007b66:	d004      	beq.n	8007b72 <__swbuf_r+0x62>
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	07db      	lsls	r3, r3, #31
 8007b6c:	d506      	bpl.n	8007b7c <__swbuf_r+0x6c>
 8007b6e:	2e0a      	cmp	r6, #10
 8007b70:	d104      	bne.n	8007b7c <__swbuf_r+0x6c>
 8007b72:	4621      	mov	r1, r4
 8007b74:	4628      	mov	r0, r5
 8007b76:	f000 f927 	bl	8007dc8 <_fflush_r>
 8007b7a:	b988      	cbnz	r0, 8007ba0 <__swbuf_r+0x90>
 8007b7c:	4638      	mov	r0, r7
 8007b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b80:	4b0a      	ldr	r3, [pc, #40]	; (8007bac <__swbuf_r+0x9c>)
 8007b82:	429c      	cmp	r4, r3
 8007b84:	d101      	bne.n	8007b8a <__swbuf_r+0x7a>
 8007b86:	68ac      	ldr	r4, [r5, #8]
 8007b88:	e7cf      	b.n	8007b2a <__swbuf_r+0x1a>
 8007b8a:	4b09      	ldr	r3, [pc, #36]	; (8007bb0 <__swbuf_r+0xa0>)
 8007b8c:	429c      	cmp	r4, r3
 8007b8e:	bf08      	it	eq
 8007b90:	68ec      	ldreq	r4, [r5, #12]
 8007b92:	e7ca      	b.n	8007b2a <__swbuf_r+0x1a>
 8007b94:	4621      	mov	r1, r4
 8007b96:	4628      	mov	r0, r5
 8007b98:	f000 f81a 	bl	8007bd0 <__swsetup_r>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d0cb      	beq.n	8007b38 <__swbuf_r+0x28>
 8007ba0:	f04f 37ff 	mov.w	r7, #4294967295
 8007ba4:	e7ea      	b.n	8007b7c <__swbuf_r+0x6c>
 8007ba6:	bf00      	nop
 8007ba8:	080086f4 	.word	0x080086f4
 8007bac:	08008714 	.word	0x08008714
 8007bb0:	080086d4 	.word	0x080086d4

08007bb4 <__ascii_wctomb>:
 8007bb4:	b149      	cbz	r1, 8007bca <__ascii_wctomb+0x16>
 8007bb6:	2aff      	cmp	r2, #255	; 0xff
 8007bb8:	bf85      	ittet	hi
 8007bba:	238a      	movhi	r3, #138	; 0x8a
 8007bbc:	6003      	strhi	r3, [r0, #0]
 8007bbe:	700a      	strbls	r2, [r1, #0]
 8007bc0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007bc4:	bf98      	it	ls
 8007bc6:	2001      	movls	r0, #1
 8007bc8:	4770      	bx	lr
 8007bca:	4608      	mov	r0, r1
 8007bcc:	4770      	bx	lr
	...

08007bd0 <__swsetup_r>:
 8007bd0:	4b32      	ldr	r3, [pc, #200]	; (8007c9c <__swsetup_r+0xcc>)
 8007bd2:	b570      	push	{r4, r5, r6, lr}
 8007bd4:	681d      	ldr	r5, [r3, #0]
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460c      	mov	r4, r1
 8007bda:	b125      	cbz	r5, 8007be6 <__swsetup_r+0x16>
 8007bdc:	69ab      	ldr	r3, [r5, #24]
 8007bde:	b913      	cbnz	r3, 8007be6 <__swsetup_r+0x16>
 8007be0:	4628      	mov	r0, r5
 8007be2:	f000 f985 	bl	8007ef0 <__sinit>
 8007be6:	4b2e      	ldr	r3, [pc, #184]	; (8007ca0 <__swsetup_r+0xd0>)
 8007be8:	429c      	cmp	r4, r3
 8007bea:	d10f      	bne.n	8007c0c <__swsetup_r+0x3c>
 8007bec:	686c      	ldr	r4, [r5, #4]
 8007bee:	89a3      	ldrh	r3, [r4, #12]
 8007bf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bf4:	0719      	lsls	r1, r3, #28
 8007bf6:	d42c      	bmi.n	8007c52 <__swsetup_r+0x82>
 8007bf8:	06dd      	lsls	r5, r3, #27
 8007bfa:	d411      	bmi.n	8007c20 <__swsetup_r+0x50>
 8007bfc:	2309      	movs	r3, #9
 8007bfe:	6033      	str	r3, [r6, #0]
 8007c00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c04:	81a3      	strh	r3, [r4, #12]
 8007c06:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0a:	e03e      	b.n	8007c8a <__swsetup_r+0xba>
 8007c0c:	4b25      	ldr	r3, [pc, #148]	; (8007ca4 <__swsetup_r+0xd4>)
 8007c0e:	429c      	cmp	r4, r3
 8007c10:	d101      	bne.n	8007c16 <__swsetup_r+0x46>
 8007c12:	68ac      	ldr	r4, [r5, #8]
 8007c14:	e7eb      	b.n	8007bee <__swsetup_r+0x1e>
 8007c16:	4b24      	ldr	r3, [pc, #144]	; (8007ca8 <__swsetup_r+0xd8>)
 8007c18:	429c      	cmp	r4, r3
 8007c1a:	bf08      	it	eq
 8007c1c:	68ec      	ldreq	r4, [r5, #12]
 8007c1e:	e7e6      	b.n	8007bee <__swsetup_r+0x1e>
 8007c20:	0758      	lsls	r0, r3, #29
 8007c22:	d512      	bpl.n	8007c4a <__swsetup_r+0x7a>
 8007c24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c26:	b141      	cbz	r1, 8007c3a <__swsetup_r+0x6a>
 8007c28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c2c:	4299      	cmp	r1, r3
 8007c2e:	d002      	beq.n	8007c36 <__swsetup_r+0x66>
 8007c30:	4630      	mov	r0, r6
 8007c32:	f7ff fd0b 	bl	800764c <_free_r>
 8007c36:	2300      	movs	r3, #0
 8007c38:	6363      	str	r3, [r4, #52]	; 0x34
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c40:	81a3      	strh	r3, [r4, #12]
 8007c42:	2300      	movs	r3, #0
 8007c44:	6063      	str	r3, [r4, #4]
 8007c46:	6923      	ldr	r3, [r4, #16]
 8007c48:	6023      	str	r3, [r4, #0]
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	f043 0308 	orr.w	r3, r3, #8
 8007c50:	81a3      	strh	r3, [r4, #12]
 8007c52:	6923      	ldr	r3, [r4, #16]
 8007c54:	b94b      	cbnz	r3, 8007c6a <__swsetup_r+0x9a>
 8007c56:	89a3      	ldrh	r3, [r4, #12]
 8007c58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c60:	d003      	beq.n	8007c6a <__swsetup_r+0x9a>
 8007c62:	4621      	mov	r1, r4
 8007c64:	4630      	mov	r0, r6
 8007c66:	f000 fa07 	bl	8008078 <__smakebuf_r>
 8007c6a:	89a0      	ldrh	r0, [r4, #12]
 8007c6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c70:	f010 0301 	ands.w	r3, r0, #1
 8007c74:	d00a      	beq.n	8007c8c <__swsetup_r+0xbc>
 8007c76:	2300      	movs	r3, #0
 8007c78:	60a3      	str	r3, [r4, #8]
 8007c7a:	6963      	ldr	r3, [r4, #20]
 8007c7c:	425b      	negs	r3, r3
 8007c7e:	61a3      	str	r3, [r4, #24]
 8007c80:	6923      	ldr	r3, [r4, #16]
 8007c82:	b943      	cbnz	r3, 8007c96 <__swsetup_r+0xc6>
 8007c84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c88:	d1ba      	bne.n	8007c00 <__swsetup_r+0x30>
 8007c8a:	bd70      	pop	{r4, r5, r6, pc}
 8007c8c:	0781      	lsls	r1, r0, #30
 8007c8e:	bf58      	it	pl
 8007c90:	6963      	ldrpl	r3, [r4, #20]
 8007c92:	60a3      	str	r3, [r4, #8]
 8007c94:	e7f4      	b.n	8007c80 <__swsetup_r+0xb0>
 8007c96:	2000      	movs	r0, #0
 8007c98:	e7f7      	b.n	8007c8a <__swsetup_r+0xba>
 8007c9a:	bf00      	nop
 8007c9c:	20000014 	.word	0x20000014
 8007ca0:	080086f4 	.word	0x080086f4
 8007ca4:	08008714 	.word	0x08008714
 8007ca8:	080086d4 	.word	0x080086d4

08007cac <abort>:
 8007cac:	b508      	push	{r3, lr}
 8007cae:	2006      	movs	r0, #6
 8007cb0:	f000 fa4a 	bl	8008148 <raise>
 8007cb4:	2001      	movs	r0, #1
 8007cb6:	f7fa f911 	bl	8001edc <_exit>
	...

08007cbc <__sflush_r>:
 8007cbc:	898a      	ldrh	r2, [r1, #12]
 8007cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	0710      	lsls	r0, r2, #28
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	d458      	bmi.n	8007d7c <__sflush_r+0xc0>
 8007cca:	684b      	ldr	r3, [r1, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dc05      	bgt.n	8007cdc <__sflush_r+0x20>
 8007cd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	dc02      	bgt.n	8007cdc <__sflush_r+0x20>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cde:	2e00      	cmp	r6, #0
 8007ce0:	d0f9      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ce8:	682f      	ldr	r7, [r5, #0]
 8007cea:	602b      	str	r3, [r5, #0]
 8007cec:	d032      	beq.n	8007d54 <__sflush_r+0x98>
 8007cee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007cf0:	89a3      	ldrh	r3, [r4, #12]
 8007cf2:	075a      	lsls	r2, r3, #29
 8007cf4:	d505      	bpl.n	8007d02 <__sflush_r+0x46>
 8007cf6:	6863      	ldr	r3, [r4, #4]
 8007cf8:	1ac0      	subs	r0, r0, r3
 8007cfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cfc:	b10b      	cbz	r3, 8007d02 <__sflush_r+0x46>
 8007cfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d00:	1ac0      	subs	r0, r0, r3
 8007d02:	2300      	movs	r3, #0
 8007d04:	4602      	mov	r2, r0
 8007d06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d08:	6a21      	ldr	r1, [r4, #32]
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b0      	blx	r6
 8007d0e:	1c43      	adds	r3, r0, #1
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	d106      	bne.n	8007d22 <__sflush_r+0x66>
 8007d14:	6829      	ldr	r1, [r5, #0]
 8007d16:	291d      	cmp	r1, #29
 8007d18:	d82c      	bhi.n	8007d74 <__sflush_r+0xb8>
 8007d1a:	4a2a      	ldr	r2, [pc, #168]	; (8007dc4 <__sflush_r+0x108>)
 8007d1c:	40ca      	lsrs	r2, r1
 8007d1e:	07d6      	lsls	r6, r2, #31
 8007d20:	d528      	bpl.n	8007d74 <__sflush_r+0xb8>
 8007d22:	2200      	movs	r2, #0
 8007d24:	6062      	str	r2, [r4, #4]
 8007d26:	04d9      	lsls	r1, r3, #19
 8007d28:	6922      	ldr	r2, [r4, #16]
 8007d2a:	6022      	str	r2, [r4, #0]
 8007d2c:	d504      	bpl.n	8007d38 <__sflush_r+0x7c>
 8007d2e:	1c42      	adds	r2, r0, #1
 8007d30:	d101      	bne.n	8007d36 <__sflush_r+0x7a>
 8007d32:	682b      	ldr	r3, [r5, #0]
 8007d34:	b903      	cbnz	r3, 8007d38 <__sflush_r+0x7c>
 8007d36:	6560      	str	r0, [r4, #84]	; 0x54
 8007d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d3a:	602f      	str	r7, [r5, #0]
 8007d3c:	2900      	cmp	r1, #0
 8007d3e:	d0ca      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d44:	4299      	cmp	r1, r3
 8007d46:	d002      	beq.n	8007d4e <__sflush_r+0x92>
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f7ff fc7f 	bl	800764c <_free_r>
 8007d4e:	2000      	movs	r0, #0
 8007d50:	6360      	str	r0, [r4, #52]	; 0x34
 8007d52:	e7c1      	b.n	8007cd8 <__sflush_r+0x1c>
 8007d54:	6a21      	ldr	r1, [r4, #32]
 8007d56:	2301      	movs	r3, #1
 8007d58:	4628      	mov	r0, r5
 8007d5a:	47b0      	blx	r6
 8007d5c:	1c41      	adds	r1, r0, #1
 8007d5e:	d1c7      	bne.n	8007cf0 <__sflush_r+0x34>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0c4      	beq.n	8007cf0 <__sflush_r+0x34>
 8007d66:	2b1d      	cmp	r3, #29
 8007d68:	d001      	beq.n	8007d6e <__sflush_r+0xb2>
 8007d6a:	2b16      	cmp	r3, #22
 8007d6c:	d101      	bne.n	8007d72 <__sflush_r+0xb6>
 8007d6e:	602f      	str	r7, [r5, #0]
 8007d70:	e7b1      	b.n	8007cd6 <__sflush_r+0x1a>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d78:	81a3      	strh	r3, [r4, #12]
 8007d7a:	e7ad      	b.n	8007cd8 <__sflush_r+0x1c>
 8007d7c:	690f      	ldr	r7, [r1, #16]
 8007d7e:	2f00      	cmp	r7, #0
 8007d80:	d0a9      	beq.n	8007cd6 <__sflush_r+0x1a>
 8007d82:	0793      	lsls	r3, r2, #30
 8007d84:	680e      	ldr	r6, [r1, #0]
 8007d86:	bf08      	it	eq
 8007d88:	694b      	ldreq	r3, [r1, #20]
 8007d8a:	600f      	str	r7, [r1, #0]
 8007d8c:	bf18      	it	ne
 8007d8e:	2300      	movne	r3, #0
 8007d90:	eba6 0807 	sub.w	r8, r6, r7
 8007d94:	608b      	str	r3, [r1, #8]
 8007d96:	f1b8 0f00 	cmp.w	r8, #0
 8007d9a:	dd9c      	ble.n	8007cd6 <__sflush_r+0x1a>
 8007d9c:	6a21      	ldr	r1, [r4, #32]
 8007d9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007da0:	4643      	mov	r3, r8
 8007da2:	463a      	mov	r2, r7
 8007da4:	4628      	mov	r0, r5
 8007da6:	47b0      	blx	r6
 8007da8:	2800      	cmp	r0, #0
 8007daa:	dc06      	bgt.n	8007dba <__sflush_r+0xfe>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007db2:	81a3      	strh	r3, [r4, #12]
 8007db4:	f04f 30ff 	mov.w	r0, #4294967295
 8007db8:	e78e      	b.n	8007cd8 <__sflush_r+0x1c>
 8007dba:	4407      	add	r7, r0
 8007dbc:	eba8 0800 	sub.w	r8, r8, r0
 8007dc0:	e7e9      	b.n	8007d96 <__sflush_r+0xda>
 8007dc2:	bf00      	nop
 8007dc4:	20400001 	.word	0x20400001

08007dc8 <_fflush_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	690b      	ldr	r3, [r1, #16]
 8007dcc:	4605      	mov	r5, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	b913      	cbnz	r3, 8007dd8 <_fflush_r+0x10>
 8007dd2:	2500      	movs	r5, #0
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	bd38      	pop	{r3, r4, r5, pc}
 8007dd8:	b118      	cbz	r0, 8007de2 <_fflush_r+0x1a>
 8007dda:	6983      	ldr	r3, [r0, #24]
 8007ddc:	b90b      	cbnz	r3, 8007de2 <_fflush_r+0x1a>
 8007dde:	f000 f887 	bl	8007ef0 <__sinit>
 8007de2:	4b14      	ldr	r3, [pc, #80]	; (8007e34 <_fflush_r+0x6c>)
 8007de4:	429c      	cmp	r4, r3
 8007de6:	d11b      	bne.n	8007e20 <_fflush_r+0x58>
 8007de8:	686c      	ldr	r4, [r5, #4]
 8007dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d0ef      	beq.n	8007dd2 <_fflush_r+0xa>
 8007df2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007df4:	07d0      	lsls	r0, r2, #31
 8007df6:	d404      	bmi.n	8007e02 <_fflush_r+0x3a>
 8007df8:	0599      	lsls	r1, r3, #22
 8007dfa:	d402      	bmi.n	8007e02 <_fflush_r+0x3a>
 8007dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dfe:	f000 f915 	bl	800802c <__retarget_lock_acquire_recursive>
 8007e02:	4628      	mov	r0, r5
 8007e04:	4621      	mov	r1, r4
 8007e06:	f7ff ff59 	bl	8007cbc <__sflush_r>
 8007e0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e0c:	07da      	lsls	r2, r3, #31
 8007e0e:	4605      	mov	r5, r0
 8007e10:	d4e0      	bmi.n	8007dd4 <_fflush_r+0xc>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	059b      	lsls	r3, r3, #22
 8007e16:	d4dd      	bmi.n	8007dd4 <_fflush_r+0xc>
 8007e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e1a:	f000 f908 	bl	800802e <__retarget_lock_release_recursive>
 8007e1e:	e7d9      	b.n	8007dd4 <_fflush_r+0xc>
 8007e20:	4b05      	ldr	r3, [pc, #20]	; (8007e38 <_fflush_r+0x70>)
 8007e22:	429c      	cmp	r4, r3
 8007e24:	d101      	bne.n	8007e2a <_fflush_r+0x62>
 8007e26:	68ac      	ldr	r4, [r5, #8]
 8007e28:	e7df      	b.n	8007dea <_fflush_r+0x22>
 8007e2a:	4b04      	ldr	r3, [pc, #16]	; (8007e3c <_fflush_r+0x74>)
 8007e2c:	429c      	cmp	r4, r3
 8007e2e:	bf08      	it	eq
 8007e30:	68ec      	ldreq	r4, [r5, #12]
 8007e32:	e7da      	b.n	8007dea <_fflush_r+0x22>
 8007e34:	080086f4 	.word	0x080086f4
 8007e38:	08008714 	.word	0x08008714
 8007e3c:	080086d4 	.word	0x080086d4

08007e40 <std>:
 8007e40:	2300      	movs	r3, #0
 8007e42:	b510      	push	{r4, lr}
 8007e44:	4604      	mov	r4, r0
 8007e46:	e9c0 3300 	strd	r3, r3, [r0]
 8007e4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e4e:	6083      	str	r3, [r0, #8]
 8007e50:	8181      	strh	r1, [r0, #12]
 8007e52:	6643      	str	r3, [r0, #100]	; 0x64
 8007e54:	81c2      	strh	r2, [r0, #14]
 8007e56:	6183      	str	r3, [r0, #24]
 8007e58:	4619      	mov	r1, r3
 8007e5a:	2208      	movs	r2, #8
 8007e5c:	305c      	adds	r0, #92	; 0x5c
 8007e5e:	f7fd fd6f 	bl	8005940 <memset>
 8007e62:	4b05      	ldr	r3, [pc, #20]	; (8007e78 <std+0x38>)
 8007e64:	6263      	str	r3, [r4, #36]	; 0x24
 8007e66:	4b05      	ldr	r3, [pc, #20]	; (8007e7c <std+0x3c>)
 8007e68:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e6a:	4b05      	ldr	r3, [pc, #20]	; (8007e80 <std+0x40>)
 8007e6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e6e:	4b05      	ldr	r3, [pc, #20]	; (8007e84 <std+0x44>)
 8007e70:	6224      	str	r4, [r4, #32]
 8007e72:	6323      	str	r3, [r4, #48]	; 0x30
 8007e74:	bd10      	pop	{r4, pc}
 8007e76:	bf00      	nop
 8007e78:	08008181 	.word	0x08008181
 8007e7c:	080081a3 	.word	0x080081a3
 8007e80:	080081db 	.word	0x080081db
 8007e84:	080081ff 	.word	0x080081ff

08007e88 <_cleanup_r>:
 8007e88:	4901      	ldr	r1, [pc, #4]	; (8007e90 <_cleanup_r+0x8>)
 8007e8a:	f000 b8af 	b.w	8007fec <_fwalk_reent>
 8007e8e:	bf00      	nop
 8007e90:	08007dc9 	.word	0x08007dc9

08007e94 <__sfmoreglue>:
 8007e94:	b570      	push	{r4, r5, r6, lr}
 8007e96:	1e4a      	subs	r2, r1, #1
 8007e98:	2568      	movs	r5, #104	; 0x68
 8007e9a:	4355      	muls	r5, r2
 8007e9c:	460e      	mov	r6, r1
 8007e9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ea2:	f7ff fc23 	bl	80076ec <_malloc_r>
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	b140      	cbz	r0, 8007ebc <__sfmoreglue+0x28>
 8007eaa:	2100      	movs	r1, #0
 8007eac:	e9c0 1600 	strd	r1, r6, [r0]
 8007eb0:	300c      	adds	r0, #12
 8007eb2:	60a0      	str	r0, [r4, #8]
 8007eb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007eb8:	f7fd fd42 	bl	8005940 <memset>
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}

08007ec0 <__sfp_lock_acquire>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	; (8007ec8 <__sfp_lock_acquire+0x8>)
 8007ec2:	f000 b8b3 	b.w	800802c <__retarget_lock_acquire_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	20001510 	.word	0x20001510

08007ecc <__sfp_lock_release>:
 8007ecc:	4801      	ldr	r0, [pc, #4]	; (8007ed4 <__sfp_lock_release+0x8>)
 8007ece:	f000 b8ae 	b.w	800802e <__retarget_lock_release_recursive>
 8007ed2:	bf00      	nop
 8007ed4:	20001510 	.word	0x20001510

08007ed8 <__sinit_lock_acquire>:
 8007ed8:	4801      	ldr	r0, [pc, #4]	; (8007ee0 <__sinit_lock_acquire+0x8>)
 8007eda:	f000 b8a7 	b.w	800802c <__retarget_lock_acquire_recursive>
 8007ede:	bf00      	nop
 8007ee0:	2000150b 	.word	0x2000150b

08007ee4 <__sinit_lock_release>:
 8007ee4:	4801      	ldr	r0, [pc, #4]	; (8007eec <__sinit_lock_release+0x8>)
 8007ee6:	f000 b8a2 	b.w	800802e <__retarget_lock_release_recursive>
 8007eea:	bf00      	nop
 8007eec:	2000150b 	.word	0x2000150b

08007ef0 <__sinit>:
 8007ef0:	b510      	push	{r4, lr}
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	f7ff fff0 	bl	8007ed8 <__sinit_lock_acquire>
 8007ef8:	69a3      	ldr	r3, [r4, #24]
 8007efa:	b11b      	cbz	r3, 8007f04 <__sinit+0x14>
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	f7ff bff0 	b.w	8007ee4 <__sinit_lock_release>
 8007f04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f08:	6523      	str	r3, [r4, #80]	; 0x50
 8007f0a:	4b13      	ldr	r3, [pc, #76]	; (8007f58 <__sinit+0x68>)
 8007f0c:	4a13      	ldr	r2, [pc, #76]	; (8007f5c <__sinit+0x6c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f12:	42a3      	cmp	r3, r4
 8007f14:	bf04      	itt	eq
 8007f16:	2301      	moveq	r3, #1
 8007f18:	61a3      	streq	r3, [r4, #24]
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 f820 	bl	8007f60 <__sfp>
 8007f20:	6060      	str	r0, [r4, #4]
 8007f22:	4620      	mov	r0, r4
 8007f24:	f000 f81c 	bl	8007f60 <__sfp>
 8007f28:	60a0      	str	r0, [r4, #8]
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f000 f818 	bl	8007f60 <__sfp>
 8007f30:	2200      	movs	r2, #0
 8007f32:	60e0      	str	r0, [r4, #12]
 8007f34:	2104      	movs	r1, #4
 8007f36:	6860      	ldr	r0, [r4, #4]
 8007f38:	f7ff ff82 	bl	8007e40 <std>
 8007f3c:	68a0      	ldr	r0, [r4, #8]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	2109      	movs	r1, #9
 8007f42:	f7ff ff7d 	bl	8007e40 <std>
 8007f46:	68e0      	ldr	r0, [r4, #12]
 8007f48:	2202      	movs	r2, #2
 8007f4a:	2112      	movs	r1, #18
 8007f4c:	f7ff ff78 	bl	8007e40 <std>
 8007f50:	2301      	movs	r3, #1
 8007f52:	61a3      	str	r3, [r4, #24]
 8007f54:	e7d2      	b.n	8007efc <__sinit+0xc>
 8007f56:	bf00      	nop
 8007f58:	08008350 	.word	0x08008350
 8007f5c:	08007e89 	.word	0x08007e89

08007f60 <__sfp>:
 8007f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f62:	4607      	mov	r7, r0
 8007f64:	f7ff ffac 	bl	8007ec0 <__sfp_lock_acquire>
 8007f68:	4b1e      	ldr	r3, [pc, #120]	; (8007fe4 <__sfp+0x84>)
 8007f6a:	681e      	ldr	r6, [r3, #0]
 8007f6c:	69b3      	ldr	r3, [r6, #24]
 8007f6e:	b913      	cbnz	r3, 8007f76 <__sfp+0x16>
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7ff ffbd 	bl	8007ef0 <__sinit>
 8007f76:	3648      	adds	r6, #72	; 0x48
 8007f78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	d503      	bpl.n	8007f88 <__sfp+0x28>
 8007f80:	6833      	ldr	r3, [r6, #0]
 8007f82:	b30b      	cbz	r3, 8007fc8 <__sfp+0x68>
 8007f84:	6836      	ldr	r6, [r6, #0]
 8007f86:	e7f7      	b.n	8007f78 <__sfp+0x18>
 8007f88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f8c:	b9d5      	cbnz	r5, 8007fc4 <__sfp+0x64>
 8007f8e:	4b16      	ldr	r3, [pc, #88]	; (8007fe8 <__sfp+0x88>)
 8007f90:	60e3      	str	r3, [r4, #12]
 8007f92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f96:	6665      	str	r5, [r4, #100]	; 0x64
 8007f98:	f000 f847 	bl	800802a <__retarget_lock_init_recursive>
 8007f9c:	f7ff ff96 	bl	8007ecc <__sfp_lock_release>
 8007fa0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007fa4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007fa8:	6025      	str	r5, [r4, #0]
 8007faa:	61a5      	str	r5, [r4, #24]
 8007fac:	2208      	movs	r2, #8
 8007fae:	4629      	mov	r1, r5
 8007fb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007fb4:	f7fd fcc4 	bl	8005940 <memset>
 8007fb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007fbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc4:	3468      	adds	r4, #104	; 0x68
 8007fc6:	e7d9      	b.n	8007f7c <__sfp+0x1c>
 8007fc8:	2104      	movs	r1, #4
 8007fca:	4638      	mov	r0, r7
 8007fcc:	f7ff ff62 	bl	8007e94 <__sfmoreglue>
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	6030      	str	r0, [r6, #0]
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	d1d5      	bne.n	8007f84 <__sfp+0x24>
 8007fd8:	f7ff ff78 	bl	8007ecc <__sfp_lock_release>
 8007fdc:	230c      	movs	r3, #12
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	e7ee      	b.n	8007fc0 <__sfp+0x60>
 8007fe2:	bf00      	nop
 8007fe4:	08008350 	.word	0x08008350
 8007fe8:	ffff0001 	.word	0xffff0001

08007fec <_fwalk_reent>:
 8007fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	4688      	mov	r8, r1
 8007ff4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ff8:	2700      	movs	r7, #0
 8007ffa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ffe:	f1b9 0901 	subs.w	r9, r9, #1
 8008002:	d505      	bpl.n	8008010 <_fwalk_reent+0x24>
 8008004:	6824      	ldr	r4, [r4, #0]
 8008006:	2c00      	cmp	r4, #0
 8008008:	d1f7      	bne.n	8007ffa <_fwalk_reent+0xe>
 800800a:	4638      	mov	r0, r7
 800800c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008010:	89ab      	ldrh	r3, [r5, #12]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d907      	bls.n	8008026 <_fwalk_reent+0x3a>
 8008016:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800801a:	3301      	adds	r3, #1
 800801c:	d003      	beq.n	8008026 <_fwalk_reent+0x3a>
 800801e:	4629      	mov	r1, r5
 8008020:	4630      	mov	r0, r6
 8008022:	47c0      	blx	r8
 8008024:	4307      	orrs	r7, r0
 8008026:	3568      	adds	r5, #104	; 0x68
 8008028:	e7e9      	b.n	8007ffe <_fwalk_reent+0x12>

0800802a <__retarget_lock_init_recursive>:
 800802a:	4770      	bx	lr

0800802c <__retarget_lock_acquire_recursive>:
 800802c:	4770      	bx	lr

0800802e <__retarget_lock_release_recursive>:
 800802e:	4770      	bx	lr

08008030 <__swhatbuf_r>:
 8008030:	b570      	push	{r4, r5, r6, lr}
 8008032:	460e      	mov	r6, r1
 8008034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008038:	2900      	cmp	r1, #0
 800803a:	b096      	sub	sp, #88	; 0x58
 800803c:	4614      	mov	r4, r2
 800803e:	461d      	mov	r5, r3
 8008040:	da07      	bge.n	8008052 <__swhatbuf_r+0x22>
 8008042:	2300      	movs	r3, #0
 8008044:	602b      	str	r3, [r5, #0]
 8008046:	89b3      	ldrh	r3, [r6, #12]
 8008048:	061a      	lsls	r2, r3, #24
 800804a:	d410      	bmi.n	800806e <__swhatbuf_r+0x3e>
 800804c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008050:	e00e      	b.n	8008070 <__swhatbuf_r+0x40>
 8008052:	466a      	mov	r2, sp
 8008054:	f000 f8fa 	bl	800824c <_fstat_r>
 8008058:	2800      	cmp	r0, #0
 800805a:	dbf2      	blt.n	8008042 <__swhatbuf_r+0x12>
 800805c:	9a01      	ldr	r2, [sp, #4]
 800805e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008062:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008066:	425a      	negs	r2, r3
 8008068:	415a      	adcs	r2, r3
 800806a:	602a      	str	r2, [r5, #0]
 800806c:	e7ee      	b.n	800804c <__swhatbuf_r+0x1c>
 800806e:	2340      	movs	r3, #64	; 0x40
 8008070:	2000      	movs	r0, #0
 8008072:	6023      	str	r3, [r4, #0]
 8008074:	b016      	add	sp, #88	; 0x58
 8008076:	bd70      	pop	{r4, r5, r6, pc}

08008078 <__smakebuf_r>:
 8008078:	898b      	ldrh	r3, [r1, #12]
 800807a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800807c:	079d      	lsls	r5, r3, #30
 800807e:	4606      	mov	r6, r0
 8008080:	460c      	mov	r4, r1
 8008082:	d507      	bpl.n	8008094 <__smakebuf_r+0x1c>
 8008084:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008088:	6023      	str	r3, [r4, #0]
 800808a:	6123      	str	r3, [r4, #16]
 800808c:	2301      	movs	r3, #1
 800808e:	6163      	str	r3, [r4, #20]
 8008090:	b002      	add	sp, #8
 8008092:	bd70      	pop	{r4, r5, r6, pc}
 8008094:	ab01      	add	r3, sp, #4
 8008096:	466a      	mov	r2, sp
 8008098:	f7ff ffca 	bl	8008030 <__swhatbuf_r>
 800809c:	9900      	ldr	r1, [sp, #0]
 800809e:	4605      	mov	r5, r0
 80080a0:	4630      	mov	r0, r6
 80080a2:	f7ff fb23 	bl	80076ec <_malloc_r>
 80080a6:	b948      	cbnz	r0, 80080bc <__smakebuf_r+0x44>
 80080a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ac:	059a      	lsls	r2, r3, #22
 80080ae:	d4ef      	bmi.n	8008090 <__smakebuf_r+0x18>
 80080b0:	f023 0303 	bic.w	r3, r3, #3
 80080b4:	f043 0302 	orr.w	r3, r3, #2
 80080b8:	81a3      	strh	r3, [r4, #12]
 80080ba:	e7e3      	b.n	8008084 <__smakebuf_r+0xc>
 80080bc:	4b0d      	ldr	r3, [pc, #52]	; (80080f4 <__smakebuf_r+0x7c>)
 80080be:	62b3      	str	r3, [r6, #40]	; 0x28
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	6020      	str	r0, [r4, #0]
 80080c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080c8:	81a3      	strh	r3, [r4, #12]
 80080ca:	9b00      	ldr	r3, [sp, #0]
 80080cc:	6163      	str	r3, [r4, #20]
 80080ce:	9b01      	ldr	r3, [sp, #4]
 80080d0:	6120      	str	r0, [r4, #16]
 80080d2:	b15b      	cbz	r3, 80080ec <__smakebuf_r+0x74>
 80080d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080d8:	4630      	mov	r0, r6
 80080da:	f000 f8c9 	bl	8008270 <_isatty_r>
 80080de:	b128      	cbz	r0, 80080ec <__smakebuf_r+0x74>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	f023 0303 	bic.w	r3, r3, #3
 80080e6:	f043 0301 	orr.w	r3, r3, #1
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	89a0      	ldrh	r0, [r4, #12]
 80080ee:	4305      	orrs	r5, r0
 80080f0:	81a5      	strh	r5, [r4, #12]
 80080f2:	e7cd      	b.n	8008090 <__smakebuf_r+0x18>
 80080f4:	08007e89 	.word	0x08007e89

080080f8 <_raise_r>:
 80080f8:	291f      	cmp	r1, #31
 80080fa:	b538      	push	{r3, r4, r5, lr}
 80080fc:	4604      	mov	r4, r0
 80080fe:	460d      	mov	r5, r1
 8008100:	d904      	bls.n	800810c <_raise_r+0x14>
 8008102:	2316      	movs	r3, #22
 8008104:	6003      	str	r3, [r0, #0]
 8008106:	f04f 30ff 	mov.w	r0, #4294967295
 800810a:	bd38      	pop	{r3, r4, r5, pc}
 800810c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800810e:	b112      	cbz	r2, 8008116 <_raise_r+0x1e>
 8008110:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008114:	b94b      	cbnz	r3, 800812a <_raise_r+0x32>
 8008116:	4620      	mov	r0, r4
 8008118:	f000 f830 	bl	800817c <_getpid_r>
 800811c:	462a      	mov	r2, r5
 800811e:	4601      	mov	r1, r0
 8008120:	4620      	mov	r0, r4
 8008122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008126:	f000 b817 	b.w	8008158 <_kill_r>
 800812a:	2b01      	cmp	r3, #1
 800812c:	d00a      	beq.n	8008144 <_raise_r+0x4c>
 800812e:	1c59      	adds	r1, r3, #1
 8008130:	d103      	bne.n	800813a <_raise_r+0x42>
 8008132:	2316      	movs	r3, #22
 8008134:	6003      	str	r3, [r0, #0]
 8008136:	2001      	movs	r0, #1
 8008138:	e7e7      	b.n	800810a <_raise_r+0x12>
 800813a:	2400      	movs	r4, #0
 800813c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008140:	4628      	mov	r0, r5
 8008142:	4798      	blx	r3
 8008144:	2000      	movs	r0, #0
 8008146:	e7e0      	b.n	800810a <_raise_r+0x12>

08008148 <raise>:
 8008148:	4b02      	ldr	r3, [pc, #8]	; (8008154 <raise+0xc>)
 800814a:	4601      	mov	r1, r0
 800814c:	6818      	ldr	r0, [r3, #0]
 800814e:	f7ff bfd3 	b.w	80080f8 <_raise_r>
 8008152:	bf00      	nop
 8008154:	20000014 	.word	0x20000014

08008158 <_kill_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4d07      	ldr	r5, [pc, #28]	; (8008178 <_kill_r+0x20>)
 800815c:	2300      	movs	r3, #0
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	4611      	mov	r1, r2
 8008164:	602b      	str	r3, [r5, #0]
 8008166:	f7f9 fea9 	bl	8001ebc <_kill>
 800816a:	1c43      	adds	r3, r0, #1
 800816c:	d102      	bne.n	8008174 <_kill_r+0x1c>
 800816e:	682b      	ldr	r3, [r5, #0]
 8008170:	b103      	cbz	r3, 8008174 <_kill_r+0x1c>
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	bd38      	pop	{r3, r4, r5, pc}
 8008176:	bf00      	nop
 8008178:	20001504 	.word	0x20001504

0800817c <_getpid_r>:
 800817c:	f7f9 be96 	b.w	8001eac <_getpid>

08008180 <__sread>:
 8008180:	b510      	push	{r4, lr}
 8008182:	460c      	mov	r4, r1
 8008184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008188:	f000 f894 	bl	80082b4 <_read_r>
 800818c:	2800      	cmp	r0, #0
 800818e:	bfab      	itete	ge
 8008190:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008192:	89a3      	ldrhlt	r3, [r4, #12]
 8008194:	181b      	addge	r3, r3, r0
 8008196:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800819a:	bfac      	ite	ge
 800819c:	6563      	strge	r3, [r4, #84]	; 0x54
 800819e:	81a3      	strhlt	r3, [r4, #12]
 80081a0:	bd10      	pop	{r4, pc}

080081a2 <__swrite>:
 80081a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a6:	461f      	mov	r7, r3
 80081a8:	898b      	ldrh	r3, [r1, #12]
 80081aa:	05db      	lsls	r3, r3, #23
 80081ac:	4605      	mov	r5, r0
 80081ae:	460c      	mov	r4, r1
 80081b0:	4616      	mov	r6, r2
 80081b2:	d505      	bpl.n	80081c0 <__swrite+0x1e>
 80081b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b8:	2302      	movs	r3, #2
 80081ba:	2200      	movs	r2, #0
 80081bc:	f000 f868 	bl	8008290 <_lseek_r>
 80081c0:	89a3      	ldrh	r3, [r4, #12]
 80081c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081ca:	81a3      	strh	r3, [r4, #12]
 80081cc:	4632      	mov	r2, r6
 80081ce:	463b      	mov	r3, r7
 80081d0:	4628      	mov	r0, r5
 80081d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081d6:	f000 b817 	b.w	8008208 <_write_r>

080081da <__sseek>:
 80081da:	b510      	push	{r4, lr}
 80081dc:	460c      	mov	r4, r1
 80081de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e2:	f000 f855 	bl	8008290 <_lseek_r>
 80081e6:	1c43      	adds	r3, r0, #1
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	bf15      	itete	ne
 80081ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80081ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081f6:	81a3      	strheq	r3, [r4, #12]
 80081f8:	bf18      	it	ne
 80081fa:	81a3      	strhne	r3, [r4, #12]
 80081fc:	bd10      	pop	{r4, pc}

080081fe <__sclose>:
 80081fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008202:	f000 b813 	b.w	800822c <_close_r>
	...

08008208 <_write_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	4d07      	ldr	r5, [pc, #28]	; (8008228 <_write_r+0x20>)
 800820c:	4604      	mov	r4, r0
 800820e:	4608      	mov	r0, r1
 8008210:	4611      	mov	r1, r2
 8008212:	2200      	movs	r2, #0
 8008214:	602a      	str	r2, [r5, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	f7f9 fe87 	bl	8001f2a <_write>
 800821c:	1c43      	adds	r3, r0, #1
 800821e:	d102      	bne.n	8008226 <_write_r+0x1e>
 8008220:	682b      	ldr	r3, [r5, #0]
 8008222:	b103      	cbz	r3, 8008226 <_write_r+0x1e>
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	bd38      	pop	{r3, r4, r5, pc}
 8008228:	20001504 	.word	0x20001504

0800822c <_close_r>:
 800822c:	b538      	push	{r3, r4, r5, lr}
 800822e:	4d06      	ldr	r5, [pc, #24]	; (8008248 <_close_r+0x1c>)
 8008230:	2300      	movs	r3, #0
 8008232:	4604      	mov	r4, r0
 8008234:	4608      	mov	r0, r1
 8008236:	602b      	str	r3, [r5, #0]
 8008238:	f7f9 fe93 	bl	8001f62 <_close>
 800823c:	1c43      	adds	r3, r0, #1
 800823e:	d102      	bne.n	8008246 <_close_r+0x1a>
 8008240:	682b      	ldr	r3, [r5, #0]
 8008242:	b103      	cbz	r3, 8008246 <_close_r+0x1a>
 8008244:	6023      	str	r3, [r4, #0]
 8008246:	bd38      	pop	{r3, r4, r5, pc}
 8008248:	20001504 	.word	0x20001504

0800824c <_fstat_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4d07      	ldr	r5, [pc, #28]	; (800826c <_fstat_r+0x20>)
 8008250:	2300      	movs	r3, #0
 8008252:	4604      	mov	r4, r0
 8008254:	4608      	mov	r0, r1
 8008256:	4611      	mov	r1, r2
 8008258:	602b      	str	r3, [r5, #0]
 800825a:	f7f9 fe8e 	bl	8001f7a <_fstat>
 800825e:	1c43      	adds	r3, r0, #1
 8008260:	d102      	bne.n	8008268 <_fstat_r+0x1c>
 8008262:	682b      	ldr	r3, [r5, #0]
 8008264:	b103      	cbz	r3, 8008268 <_fstat_r+0x1c>
 8008266:	6023      	str	r3, [r4, #0]
 8008268:	bd38      	pop	{r3, r4, r5, pc}
 800826a:	bf00      	nop
 800826c:	20001504 	.word	0x20001504

08008270 <_isatty_r>:
 8008270:	b538      	push	{r3, r4, r5, lr}
 8008272:	4d06      	ldr	r5, [pc, #24]	; (800828c <_isatty_r+0x1c>)
 8008274:	2300      	movs	r3, #0
 8008276:	4604      	mov	r4, r0
 8008278:	4608      	mov	r0, r1
 800827a:	602b      	str	r3, [r5, #0]
 800827c:	f7f9 fe8d 	bl	8001f9a <_isatty>
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	d102      	bne.n	800828a <_isatty_r+0x1a>
 8008284:	682b      	ldr	r3, [r5, #0]
 8008286:	b103      	cbz	r3, 800828a <_isatty_r+0x1a>
 8008288:	6023      	str	r3, [r4, #0]
 800828a:	bd38      	pop	{r3, r4, r5, pc}
 800828c:	20001504 	.word	0x20001504

08008290 <_lseek_r>:
 8008290:	b538      	push	{r3, r4, r5, lr}
 8008292:	4d07      	ldr	r5, [pc, #28]	; (80082b0 <_lseek_r+0x20>)
 8008294:	4604      	mov	r4, r0
 8008296:	4608      	mov	r0, r1
 8008298:	4611      	mov	r1, r2
 800829a:	2200      	movs	r2, #0
 800829c:	602a      	str	r2, [r5, #0]
 800829e:	461a      	mov	r2, r3
 80082a0:	f7f9 fe86 	bl	8001fb0 <_lseek>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d102      	bne.n	80082ae <_lseek_r+0x1e>
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	b103      	cbz	r3, 80082ae <_lseek_r+0x1e>
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	20001504 	.word	0x20001504

080082b4 <_read_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d07      	ldr	r5, [pc, #28]	; (80082d4 <_read_r+0x20>)
 80082b8:	4604      	mov	r4, r0
 80082ba:	4608      	mov	r0, r1
 80082bc:	4611      	mov	r1, r2
 80082be:	2200      	movs	r2, #0
 80082c0:	602a      	str	r2, [r5, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	f7f9 fe14 	bl	8001ef0 <_read>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d102      	bne.n	80082d2 <_read_r+0x1e>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	b103      	cbz	r3, 80082d2 <_read_r+0x1e>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	bd38      	pop	{r3, r4, r5, pc}
 80082d4:	20001504 	.word	0x20001504

080082d8 <_init>:
 80082d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082da:	bf00      	nop
 80082dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082de:	bc08      	pop	{r3}
 80082e0:	469e      	mov	lr, r3
 80082e2:	4770      	bx	lr

080082e4 <_fini>:
 80082e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e6:	bf00      	nop
 80082e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ea:	bc08      	pop	{r3}
 80082ec:	469e      	mov	lr, r3
 80082ee:	4770      	bx	lr
