// Seed: 3316421460
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  initial id_1 <= 1'b0;
  assign id_1 = id_3;
  type_6(
      id_2 == 1
  ); type_7(
      1'h0
  );
  reg   id_3;
  logic id_5;
endmodule
