INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Wed Jun 05 16:27:36 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/3-Word_Width_Widening/m3'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/3-Word_Width_Widening/m3/m3/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project m3 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/3-Word_Width_Widening/m3/m3'.
INFO: [HLS 200-1510] Running: set_top word_width 
INFO: [HLS 200-1510] Running: add_files ../src/ww_write_mem.hpp 
INFO: [HLS 200-10] Adding design file '../src/ww_write_mem.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/ww_read_mem.hpp 
INFO: [HLS 200-10] Adding design file '../src/ww_read_mem.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/word_width_mem.hpp 
INFO: [HLS 200-10] Adding design file '../src/word_width_mem.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/word_width_manual.cpp 
INFO: [HLS 200-10] Adding design file '../src/word_width_manual.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/word_width.h 
INFO: [HLS 200-10] Adding design file '../src/word_width.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/word_width.cpp 
INFO: [HLS 200-10] Adding design file '../src/word_width.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb_word_width.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/tb_word_width.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/3-Word_Width_Widening/m3/m3/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/word_width.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/word_width_manual.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.889 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'word_width(ap_int<8>*, ap_int<8>*, bool)' (../src/word_width.cpp:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'word_width(ap_int<8>*, ap_int<8>*, bool)' (../src/word_width.cpp:29:33)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-248] Applying array_reshape to '_ZZ10word_widthP6ap_intILi8EES1_bE1x': Cyclic reshaping with factor 3 on dimension 1. (../src/word_width.cpp:13:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/word_width.cpp:24: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'word_width(ap_int<8>*, ap_int<8>*, bool)x' (../src/word_width.cpp:24:7)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/word_width.cpp:29:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'word_width' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'word_width_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'word_width_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'word_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'word_width_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'word_width_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'word_width_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'word_width_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'word_width_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'word_width_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'word_width_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'word_width_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'word_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'word_width/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'word_width/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'word_width/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'word_width' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'word_width/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'word_width/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'word_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'word_width_word_width_ap_int_8_ap_int_8_bool_x_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for word_width.
INFO: [VLOG 209-307] Generating Verilog RTL for word_width.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.941 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.82 seconds; peak allocated memory: 1.173 GB.
