/home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_dataflow

Top level modules:
	full_adder_dataflow

} {} {}} /home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} /home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ripple_adder_4_bit_dataflow

Top level modules:
	ripple_adder_4_bit_dataflow

} {} {}}
