INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dss545' on host 'hansolo.poly.edu' (Linux_x86_64 version 3.10.0-1127.18.2.el7.x86_64) on Fri Nov 19 13:33:36 EST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dss545/797241637346816514137
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fir_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dss545' on host 'hansolo.poly.edu' (Linux_x86_64 version 3.10.0-1127.18.2.el7.x86_64) on Fri Nov 19 13:33:47 EST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dss545/827121637346827828449
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
out = 0
out = 53
out = 106
out = 68
out = 30
out = 305
out = 1080
out = 2168
out = 3256
out = 4253
out = 5250
out = 6300
out = 7350
out = 8400
out = 9450
out = 10500
out = 11550
out = 12600
out = 13650
out = 14700
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir_C1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_C1_rom
INFO: [VRFC 10-311] analyzing module fir_C1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_C1_rom
Compiling module xil_defaultlib.fir_C1(DataWidth=10,AddressRange...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 13:34:03 2021...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex
## save_wave_config fir.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [100.00%] @ "565000"
// RTL Simulation : 2 / 20 [100.00%] @ "995000"
// RTL Simulation : 3 / 20 [100.00%] @ "1425000"
// RTL Simulation : 4 / 20 [100.00%] @ "1855000"
// RTL Simulation : 5 / 20 [100.00%] @ "2285000"
// RTL Simulation : 6 / 20 [100.00%] @ "2715000"
// RTL Simulation : 7 / 20 [100.00%] @ "3145000"
// RTL Simulation : 8 / 20 [100.00%] @ "3575000"
// RTL Simulation : 9 / 20 [100.00%] @ "4005000"
// RTL Simulation : 10 / 20 [100.00%] @ "4435000"
// RTL Simulation : 11 / 20 [100.00%] @ "4865000"
// RTL Simulation : 12 / 20 [100.00%] @ "5295000"
// RTL Simulation : 13 / 20 [100.00%] @ "5725000"
// RTL Simulation : 14 / 20 [100.00%] @ "6155000"
// RTL Simulation : 15 / 20 [100.00%] @ "6585000"
// RTL Simulation : 16 / 20 [100.00%] @ "7015000"
// RTL Simulation : 17 / 20 [100.00%] @ "7445000"
// RTL Simulation : 18 / 20 [100.00%] @ "7875000"
// RTL Simulation : 19 / 20 [100.00%] @ "8305000"
// RTL Simulation : 20 / 20 [100.00%] @ "8735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8775 ns : File "/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 19 13:34:24 2021...
out = 0
out = 53
out = 106
out = 68
out = 30
out = 305
out = 1080
out = 2168
out = 3256
out = 4253
out = 5250
out = 6300
out = 7350
out = 8400
out = 9450
out = 10500
out = 11550
out = 12600
out = 13650
out = 14700
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
