# Synchronous-FIFO-design-and-Verification
Created synchronous FIFO design using verilog and verified it using three scenarios.
