$date
	Fri Aug 22 14:56:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux_2x1 $end
$scope module uut $end
$var wire 1 ! in $end
$var wire 1 " s $end
$var reg 2 # out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
0!
$end
#2000
b1 #
1!
#4000
b0 #
0!
1"
#6000
b10 #
1!
#8000
