// Seed: 831920449
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 id_3
    , id_34,
    output tri id_4,
    output supply1 id_5,
    output wand id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10,
    output uwire id_11,
    output uwire id_12,
    output supply0 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output uwire id_20,
    input supply1 id_21,
    input supply1 id_22,
    input supply1 id_23,
    output wand id_24,
    input tri1 id_25,
    input tri0 id_26,
    output supply0 id_27,
    input uwire id_28,
    input supply1 id_29,
    output tri id_30,
    input supply1 id_31
    , id_35,
    input tri id_32
);
  logic id_36;
  assign id_14 = 1'b0 == id_8;
  wire id_37;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri1  id_3,
    output tri1  id_4,
    input  tri1  id_5,
    output tri   id_6,
    output tri0  id_7
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_0,
      id_6,
      id_4,
      id_7,
      id_5,
      id_0,
      id_3,
      id_0,
      id_7,
      id_6,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0,
      id_1,
      id_1,
      id_7,
      id_2,
      id_5,
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_2
  );
endmodule
