# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do PVZ_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is chich@BHONDU.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is chich@BHONDU.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/tb {C:/Users/chich/Repository/DAV/Capstone/tb/N_Point_FFT_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:52 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/tb" C:/Users/chich/Repository/DAV/Capstone/tb/N_Point_FFT_tb.sv 
# -- Compiling module N_Point_FFT_tb
# 
# Top level modules:
# 	N_Point_FFT_tb
# End time: 15:33:52 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/twiddleFactorCalculator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:52 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/twiddleFactorCalculator.sv 
# -- Compiling module twiddleFactorCalculator
# 
# Top level modules:
# 	twiddleFactorCalculator
# End time: 15:33:52 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/scrambleForFFT_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/scrambleForFFT_tb.sv 
# -- Compiling module scrambleForFFT_tb
# 
# Top level modules:
# 	scrambleForFFT_tb
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/scrambleForFFT.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/scrambleForFFT.sv 
# -- Compiling module scrambleForFFT
# 
# Top level modules:
# 	scrambleForFFT
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/prepareForFFT.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/prepareForFFT.sv 
# -- Compiling module prepareForFFT
# 
# Top level modules:
# 	prepareForFFT
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/N_point_fft_seq.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/N_point_fft_seq.sv 
# -- Compiling module N_point_fft_seq
# 
# Top level modules:
# 	N_point_fft_seq
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/FFT_step.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/FFT_step.sv 
# -- Compiling module FFT_step
# 
# Top level modules:
# 	FFT_step
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/ButterflyUnit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/ButterflyUnit.sv 
# -- Compiling module ButterflyUnit
# 
# Top level modules:
# 	ButterflyUnit
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/Bit_Reversal.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:53 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/Bit_Reversal.sv 
# -- Compiling module Bit_Reversal
# 
# Top level modules:
# 	Bit_Reversal
# End time: 15:33:53 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chich/Repository/DAV/Capstone/rtl {C:/Users/chich/Repository/DAV/Capstone/rtl/absolute_value.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:33:54 on Apr 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chich/Repository/DAV/Capstone/rtl" C:/Users/chich/Repository/DAV/Capstone/rtl/absolute_value.sv 
# -- Compiling module absolute_value
# 
# Top level modules:
# 	absolute_value
# End time: 15:33:54 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.N_Point_FFT_tb
# vsim -voptargs="+acc" work.N_Point_FFT_tb 
# Start time: 15:34:01 on Apr 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "N_point_fft_seq(fast)".
# Loading sv_std.std
# Loading work.N_Point_FFT_tb(fast)
# Loading work.N_point_fft_seq(fast)
# Loading work.scrambleForFFT_tb(fast)
# Loading work.scrambleForFFT(fast)
# Loading work.Bit_Reversal(fast)
# Loading work.prepareForFFT(fast)
# Loading work.FFT_step(fast)
# Loading work.twiddleFactorCalculator(fast)
# Loading work.ButterflyUnit(fast)
# Loading work.absolute_value(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'SAMPLES'. The port definition is at: C:/Users/chich/Repository/DAV/Capstone/rtl/twiddleFactorCalculator.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /N_Point_FFT_tb/tester/takeStep/getTwiddleForIteration2 File: C:/Users/chich/Repository/DAV/Capstone/rtl/FFT_step.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'which_factor'. The port definition is at: C:/Users/chich/Repository/DAV/Capstone/rtl/twiddleFactorCalculator.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /N_Point_FFT_tb/tester/takeStep/getTwiddleForIteration2 File: C:/Users/chich/Repository/DAV/Capstone/rtl/FFT_step.sv Line: 28
add wave -position insertpoint sim:/N_Point_FFT_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: chich  Hostname: BHONDU  ProcessID: 27136
#           Attempting to use alternate WLF file "./wlftbq9h0j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbq9h0j
run
# End time: 01:35:14 on Apr 17,2024, Elapsed time: 10:01:13
# Errors: 0, Warnings: 4
