<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_qspi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_qspi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__qspi_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_QSPI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_QSPI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a568109a701c00882bec4a6307f95b5dd">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a568109a701c00882bec4a6307f95b5dd">QSPI_CR</a>;       </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a6e5738c4defd648cbb9b8d376d24c3f8">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#a6e5738c4defd648cbb9b8d376d24c3f8">QSPI_MR</a>;       </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#ade5e7d885774eedf6c53ed64c96b5d0d">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_qspi.xhtml#ade5e7d885774eedf6c53ed64c96b5d0d">QSPI_RDR</a>;      </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a6dba40b323785845dee562016c2f9ab5">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a6dba40b323785845dee562016c2f9ab5">QSPI_TDR</a>;      </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a2bfac023f7b78002f45c1ab0f8676678">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a2bfac023f7b78002f45c1ab0f8676678">QSPI_SR</a>;       </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#ae658b151a8292cd68054ca58150d6bbf">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_qspi.xhtml#ae658b151a8292cd68054ca58150d6bbf">QSPI_IER</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a51a1eb144324df765856c394cc19d336">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a51a1eb144324df765856c394cc19d336">QSPI_IDR</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a0d157f3578d539ce48be0cd8b8eaec32">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a0d157f3578d539ce48be0cd8b8eaec32">QSPI_IMR</a>;      </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a0fd69b17320c731f217eb93ca080d004">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#a0fd69b17320c731f217eb93ca080d004">QSPI_SCR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a2a662e64360894ed113848a0e08f28bd">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[3];</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a70b72dad02643f1523b149eccf486c9b">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#a70b72dad02643f1523b149eccf486c9b">QSPI_IAR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#ab5c61d2cf8fca6d7cb39cb701366e366">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#ab5c61d2cf8fca6d7cb39cb701366e366">QSPI_ICR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a96864a59fec645179b97a341dabdeab7">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#a96864a59fec645179b97a341dabdeab7">QSPI_IFR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a3bc7238f5d61cd0d4f535fe7a0341225">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[1];</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#aa9d2e718e014af79dd4a8d0ce6851132">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#aa9d2e718e014af79dd4a8d0ce6851132">QSPI_SMR</a>;      </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a581d7496746e8c2db1e57e4c72690ea7">   57</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_qspi.xhtml#a581d7496746e8c2db1e57e4c72690ea7">QSPI_SKR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#af2256f13aa5fd92b83f673564f78e831">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[39];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#a0f668a6fc6c510f696d6f0c3cd83aaf9">   59</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_qspi.xhtml#a0f668a6fc6c510f696d6f0c3cd83aaf9">QSPI_WPMR</a>;     </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_qspi.xhtml#ab09bd23205fb10a7b74009efacd9d731">   60</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_qspi.xhtml#ab09bd23205fb10a7b74009efacd9d731">QSPI_WPSR</a>;     </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <a class="code" href="struct_qspi.xhtml">Qspi</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* -------- QSPI_CR : (QSPI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga90f0e9416d2f161c4889134ba8261a74">   64</a></span>&#160;<span class="preprocessor">#define QSPI_CR_QSPIEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">   65</a></span>&#160;<span class="preprocessor">#define QSPI_CR_QSPIDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae54af9f02ac1067f268df2720f3e0f81">   66</a></span>&#160;<span class="preprocessor">#define QSPI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2fcfcb5edd748a258d701567cf91eca1">   67</a></span>&#160;<span class="preprocessor">#define QSPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_MR : (QSPI Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa57cd613b8a2eb4aed847d4c89fd293b">   69</a></span>&#160;<span class="preprocessor">#define QSPI_MR_SMM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3985ad58e070e3fb0cca337ac25370e8">   70</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_SMM_SPI (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gabac78087b91cbf53bd1b5e1d496f9582">   71</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_SMM_MEMORY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga36a7d1c84df6dbece4003be557fd15aa">   72</a></span>&#160;<span class="preprocessor">#define QSPI_MR_LLB (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga272d9577ebceb0ba715cb4f862de278e">   73</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_LLB_DISABLED (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaedb85956f8f700bad0efd53c7081a073">   74</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_LLB_ENABLED (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga117191cc09fdf9f09c95f91db887268d">   75</a></span>&#160;<span class="preprocessor">#define QSPI_MR_WDRBT (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaf737adc289710f2188d4991c59a5e178">   76</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_WDRBT_DISABLED (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa6abbbc7e623a4407f56eac363657137">   77</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_WDRBT_ENABLED (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae4c5551e2ff4c0029ec58964682c32ee">   78</a></span>&#160;<span class="preprocessor">#define QSPI_MR_CSMODE_Pos 4</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa73f99d1567a6bb653cd5a5365453563">   79</a></span>&#160;<span class="preprocessor">#define QSPI_MR_CSMODE_Msk (0x3u &lt;&lt; QSPI_MR_CSMODE_Pos) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga5429d4912cfbf061d1d3ab18c6143cf3">   80</a></span>&#160;<span class="preprocessor">#define QSPI_MR_CSMODE(value) ((QSPI_MR_CSMODE_Msk &amp; ((value) &lt;&lt; QSPI_MR_CSMODE_Pos)))</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga04176fa522d50528b41dd4dd93ca247d">   81</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_CSMODE_NOT_RELOADED (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaec271e241e38a8fb74d899005ebdaa79">   82</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_CSMODE_LASTXFER (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae7afa526325d17b7ee44388372868137">   83</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_CSMODE_SYSTEMATICALLY (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga669af7b6f4b64977cb9edaffa1310b8b">   84</a></span>&#160;<span class="preprocessor">#define QSPI_MR_NBBITS_Pos 8</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga20d894ea74d40ffb32d138bf196d8715">   85</a></span>&#160;<span class="preprocessor">#define QSPI_MR_NBBITS_Msk (0xfu &lt;&lt; QSPI_MR_NBBITS_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1c4250d5ef0224a981c9966e460a5e11">   86</a></span>&#160;<span class="preprocessor">#define QSPI_MR_NBBITS(value) ((QSPI_MR_NBBITS_Msk &amp; ((value) &lt;&lt; QSPI_MR_NBBITS_Pos)))</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gab843b5d73785bfa4e918679f7c3997e8">   87</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_NBBITS_8_BIT (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga520db2b910d1ee82d9076135369e886f">   88</a></span>&#160;<span class="preprocessor">#define   QSPI_MR_NBBITS_16_BIT (0x8u &lt;&lt; 8) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaaacef4b68572206188c4a32dc8c9b2f1">   89</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYBCT_Pos 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa6ca542141b9cc396deb8576238dfd36">   90</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYBCT_Msk (0xffu &lt;&lt; QSPI_MR_DLYBCT_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2428eafa4be88522c9c4b2fa871faeba">   91</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYBCT(value) ((QSPI_MR_DLYBCT_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYBCT_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2618402d5c2b53e41fab3a8dcf13f2d5">   92</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYCS_Pos 24</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2eafdfdf99c3920f82e2d9a741972ffd">   93</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYCS_Msk (0xffu &lt;&lt; QSPI_MR_DLYCS_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2d78ea11180287cd2cc7dfffe5eef57b">   94</a></span>&#160;<span class="preprocessor">#define QSPI_MR_DLYCS(value) ((QSPI_MR_DLYCS_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYCS_Pos)))</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* -------- QSPI_RDR : (QSPI Offset: 0x08) Receive Data Register -------- */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacdfd3ccbe6f131c9b7a6044a43fb4b91">   96</a></span>&#160;<span class="preprocessor">#define QSPI_RDR_RD_Pos 0</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1ca321ce92d305206c3e2b0697429ca6">   97</a></span>&#160;<span class="preprocessor">#define QSPI_RDR_RD_Msk (0xffffu &lt;&lt; QSPI_RDR_RD_Pos) </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_TDR : (QSPI Offset: 0x0C) Transmit Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac6f7e20a8727b6f7c52b7e8c43327cc1">   99</a></span>&#160;<span class="preprocessor">#define QSPI_TDR_TD_Pos 0</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga625a8ad3280ced301bc8790c9b4621fb">  100</a></span>&#160;<span class="preprocessor">#define QSPI_TDR_TD_Msk (0xffffu &lt;&lt; QSPI_TDR_TD_Pos) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1d150a46bd5c4e2a9cf1f56917bd2149">  101</a></span>&#160;<span class="preprocessor">#define QSPI_TDR_TD(value) ((QSPI_TDR_TD_Msk &amp; ((value) &lt;&lt; QSPI_TDR_TD_Pos)))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* -------- QSPI_SR : (QSPI Offset: 0x10) Status Register -------- */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">  103</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga99da78df7a72a9d5fd24d2044f6e506a">  104</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga23fc7a629e3a6b81567a1aeb1e46ad90">  105</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TXEMPTY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga40463e521c12c00c33757b4f661b5f20">  106</a></span>&#160;<span class="preprocessor">#define QSPI_SR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga34062cee32e944d2b086b98ff81c30e7">  107</a></span>&#160;<span class="preprocessor">#define QSPI_SR_CSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1d043679c3a6c77dea3af2718eea3073">  108</a></span>&#160;<span class="preprocessor">#define QSPI_SR_CSS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga8d5f227a7a082483181e7f200aea1597">  109</a></span>&#160;<span class="preprocessor">#define QSPI_SR_INSTRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gabcf52f8782c519a757b644ab6dc638fc">  110</a></span>&#160;<span class="preprocessor">#define QSPI_SR_QSPIENS (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_IER : (QSPI Offset: 0x14) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga473ccd988a46d1705f06dc34fb8a2db3">  112</a></span>&#160;<span class="preprocessor">#define QSPI_IER_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga8255a0cdc1e85f0107dc5812af810b2f">  113</a></span>&#160;<span class="preprocessor">#define QSPI_IER_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga7c678874cee224ce438e86443e79172f">  114</a></span>&#160;<span class="preprocessor">#define QSPI_IER_TXEMPTY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacfb37967a13238160bf4513382ec5d45">  115</a></span>&#160;<span class="preprocessor">#define QSPI_IER_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga149fd9b77d35f1dbc48cbf9e5603773b">  116</a></span>&#160;<span class="preprocessor">#define QSPI_IER_CSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga886dcf43ec7db82626e9f07ef51c4c53">  117</a></span>&#160;<span class="preprocessor">#define QSPI_IER_CSS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga53643366c809573377321aed58a8078e">  118</a></span>&#160;<span class="preprocessor">#define QSPI_IER_INSTRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_IDR : (QSPI Offset: 0x18) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga70e2567d3c8ca1de2f2c3dca01be9880">  120</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga4b29edb2c07a368e0f0867dc0ed82b7e">  121</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaf46c057ed59ea88170b0a07099476533">  122</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_TXEMPTY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacefa932402e107b8fbc28c94d75bdcc6">  123</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga5ceb34bbfbd3e3484e11c67d23959612">  124</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_CSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae4a738ccfde3362dbabca4c979f6e3af">  125</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_CSS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1b77d8fb6922378b2c68de6f6ff00593">  126</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_INSTRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_IMR : (QSPI Offset: 0x1C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga96d1b8d72209e8eb2ca5869a0b92a357">  128</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2d9a4487c698c717e16adedc8b847752">  129</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga8de71210e2f445fa80f0f0d807360519">  130</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TXEMPTY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga0ca26630f4db85178a26959fb00a9423">  131</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1233bcc2baf7426b9e3a04052e50c692">  132</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_CSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gadd713b508287bc907fcbf6143b94fdf1">  133</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_CSS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga7169b7964b536fdc6dddb7bfab65f86d">  134</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_INSTRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_SCR : (QSPI Offset: 0x20) Serial Clock Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga01719064c05f4b55ab8f962b27ff1c6a">  136</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_CPOL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga285afb88d0b385f398c5b9147613c886">  137</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_CPHA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga4dfa832aca0e7bcb0806a60ca21ab0de">  138</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_SCBR_Pos 8</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga379cff34143591cea24f9d1aba9b4a6d">  139</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_SCBR_Msk (0xffu &lt;&lt; QSPI_SCR_SCBR_Pos) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac26c42ba74744ccbd107f3f47352e001">  140</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_SCBR(value) ((QSPI_SCR_SCBR_Msk &amp; ((value) &lt;&lt; QSPI_SCR_SCBR_Pos)))</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga73696f029eab8559ba2a714a37fc8df5">  141</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_DLYBS_Pos 16</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac89b22d3f0171cc5a573831412756030">  142</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_DLYBS_Msk (0xffu &lt;&lt; QSPI_SCR_DLYBS_Pos) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga0bf1c1f7ddf7dc61b3cd2af791de2143">  143</a></span>&#160;<span class="preprocessor">#define QSPI_SCR_DLYBS(value) ((QSPI_SCR_DLYBS_Msk &amp; ((value) &lt;&lt; QSPI_SCR_DLYBS_Pos)))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* -------- QSPI_IAR : (QSPI Offset: 0x30) Instruction Address Register -------- */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac776d6b2bf404637e1860ad5fad55da1">  145</a></span>&#160;<span class="preprocessor">#define QSPI_IAR_ADDR_Pos 0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa7c1946e8410005f2f9772044948a00f">  146</a></span>&#160;<span class="preprocessor">#define QSPI_IAR_ADDR_Msk (0xffffffffu &lt;&lt; QSPI_IAR_ADDR_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga05053afe8fce03e314e7516e99a6075f">  147</a></span>&#160;<span class="preprocessor">#define QSPI_IAR_ADDR(value) ((QSPI_IAR_ADDR_Msk &amp; ((value) &lt;&lt; QSPI_IAR_ADDR_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* -------- QSPI_ICR : (QSPI Offset: 0x34) Instruction Code Register -------- */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3db0baf35a0544c8b9b1385030363e2c">  149</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_INST_Pos 0</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gab5b1a5d04719b58db80aa102e0fbc177">  150</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_INST_Msk (0xffu &lt;&lt; QSPI_ICR_INST_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaeec7516ba6e49f908bd66aa747482656">  151</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_INST(value) ((QSPI_ICR_INST_Msk &amp; ((value) &lt;&lt; QSPI_ICR_INST_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gabd27adec5418ab3548eca474c7ba035b">  152</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_OPT_Pos 16</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacf0d9e66096379cdd717c045da1822eb">  153</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_OPT_Msk (0xffu &lt;&lt; QSPI_ICR_OPT_Pos) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga090f6407410f6087f684524641afee98">  154</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_OPT(value) ((QSPI_ICR_OPT_Msk &amp; ((value) &lt;&lt; QSPI_ICR_OPT_Pos)))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* -------- QSPI_IFR : (QSPI Offset: 0x38) Instruction Frame Register -------- */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa89c9b2ab54887b2554b24daad4054c5">  156</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_WIDTH_Pos 0</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga52a0d834539c68fffe979b00b96f44a7">  157</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_WIDTH_Msk (0x7u &lt;&lt; QSPI_IFR_WIDTH_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga4a3920b20dfbf3fbec7fde3d4f02939c">  158</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_WIDTH(value) ((QSPI_IFR_WIDTH_Msk &amp; ((value) &lt;&lt; QSPI_IFR_WIDTH_Pos)))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac2da150f455aa83b22d4e18c44acc9f6">  159</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_SINGLE_BIT_SPI (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaf96484640d019979e3541b6be5a30765">  160</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_OUTPUT (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga0181e18043567a80f112ba4144ced9d6">  161</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_OUTPUT (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gab0d153024ea47260bd236c74821c9675">  162</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_IO (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa8337832bb7c4e37cc5894fc86cf3beb">  163</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_IO (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga04b8bf3cf4a560a6229348a03d08f63e">  164</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_CMD (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gab09489b90d6996e831ac5b400510d48a">  165</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_CMD (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga797e1811a50f6427f5ecb3abb5b774c5">  166</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_INSTEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga1ca576d18922795c764bc9af387cf007">  167</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_ADDREN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">  168</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_OPTEN (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga521abe8a8e604b2829062843ce5eea3b">  169</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_DATAEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga6f1ed0c71122d1338762bb60503492e5">  170</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_OPTL_Pos 8</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaf2ea11568008e7625121bdcc6e16d064">  171</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_OPTL_Msk (0x3u &lt;&lt; QSPI_IFR_OPTL_Pos) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga60a92db7f40ebbde91b25cde5ceceedd">  172</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_OPTL(value) ((QSPI_IFR_OPTL_Msk &amp; ((value) &lt;&lt; QSPI_IFR_OPTL_Pos)))</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga9ac18e124baedb6379bad27f7509cb17">  173</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_1BIT (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga55288f73e854f517223e71c231239f5f">  174</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_2BIT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga8151619f92f23bb3aea97afb0932d0b8">  175</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_4BIT (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa764b0797a5ee477cfe8117bafd5856e">  176</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_8BIT (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga63a855e0e70b35056245bd35aa61e045">  177</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_ADDRL (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gad6e1bd556056bb120c0d41c54b3470a2">  178</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_ADDRL_24_BIT (0x0u &lt;&lt; 10) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga2be291885e3c03be42df7dddee63f8b1">  179</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_ADDRL_32_BIT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga8e18d6df08ab4f74c196a673c2bd69a6">  180</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_TFRTYP_Pos 12</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa4ae414774e43e034c4b41d8734114b3">  181</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_TFRTYP_Msk (0x3u &lt;&lt; QSPI_IFR_TFRTYP_Pos) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga77dde06acc13d6a9d7c75bc00003a8d3">  182</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_TFRTYP(value) ((QSPI_IFR_TFRTYP_Msk &amp; ((value) &lt;&lt; QSPI_IFR_TFRTYP_Pos)))</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaea9d44b068b8770d1fa539a37cdc72b0">  183</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_READ (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaef893438abea6552d97a0a52dbdfa7bb">  184</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga24e6637cd9be9f1a926b80b77c6639fa">  185</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_WRITE (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga7a748336b5c0e8af585247901c882d61">  186</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaae11675ca400ebc3e3ca61fba0b22dc0">  187</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_CRM (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaed869575fc0226820ed33c0b100f2a9e">  188</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_CRM_DISABLED (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac9f5415e3e242f4afc91dba9ba97313a">  189</a></span>&#160;<span class="preprocessor">#define   QSPI_IFR_CRM_ENABLED (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae4721e383f7b4c5c27d0396a9cb4ee3d">  190</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_NBDUM_Pos 16</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacd48ca168a7415d52b9e1ee084a9d4e0">  191</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_NBDUM_Msk (0x1fu &lt;&lt; QSPI_IFR_NBDUM_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa26fbbae13013a72ac8d3d6d63f70a6c">  192</a></span>&#160;<span class="preprocessor">#define QSPI_IFR_NBDUM(value) ((QSPI_IFR_NBDUM_Msk &amp; ((value) &lt;&lt; QSPI_IFR_NBDUM_Pos)))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* -------- QSPI_SMR : (QSPI Offset: 0x40) Scrambling Mode Register -------- */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga9c90e9e361ca92acd406e2afda2a0043">  194</a></span>&#160;<span class="preprocessor">#define QSPI_SMR_SCREN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gac804c41773eb3644f9962bb5bffb66fb">  195</a></span>&#160;<span class="preprocessor">#define   QSPI_SMR_SCREN_DISABLED (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gae3203087d62d8a8e612e2894f79abc18">  196</a></span>&#160;<span class="preprocessor">#define   QSPI_SMR_SCREN_ENABLED (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaa4d907f2286fe66e36de7e1d80a0963c">  197</a></span>&#160;<span class="preprocessor">#define QSPI_SMR_RVDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_SKR : (QSPI Offset: 0x44) Scrambling Key Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3fa347f76dde2aaaeef54ee4ef820e99">  199</a></span>&#160;<span class="preprocessor">#define QSPI_SKR_USRK_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gacccc83da56cd25997adb002cf04b888c">  200</a></span>&#160;<span class="preprocessor">#define QSPI_SKR_USRK_Msk (0xffffffffu &lt;&lt; QSPI_SKR_USRK_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga43d4411bf63b155117c18f0c1ea89365">  201</a></span>&#160;<span class="preprocessor">#define QSPI_SKR_USRK(value) ((QSPI_SKR_USRK_Msk &amp; ((value) &lt;&lt; QSPI_SKR_USRK_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- QSPI_WPMR : (QSPI Offset: 0xE4) Write Protection Mode Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga545eae7e621da4f5c7c4f0b9c5644980">  203</a></span>&#160;<span class="preprocessor">#define QSPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3da0e0550884ecca1036f9e2a09c6f29">  204</a></span>&#160;<span class="preprocessor">#define QSPI_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga0739ad759d041ed26a87514223f72956">  205</a></span>&#160;<span class="preprocessor">#define QSPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; QSPI_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga72f65a81d3632f59015c0cbe470fb327">  206</a></span>&#160;<span class="preprocessor">#define QSPI_WPMR_WPKEY(value) ((QSPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; QSPI_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gaff253ffe11d888b957bae4c25a57083c">  207</a></span>&#160;<span class="preprocessor">#define   QSPI_WPMR_WPKEY_PASSWD (0x515350u &lt;&lt; 8) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- QSPI_WPSR : (QSPI Offset: 0xE8) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga32565475f45767d7c0d4365f5718a834">  209</a></span>&#160;<span class="preprocessor">#define QSPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#ga3b09542f57db4ff8079f2eb7502fd8ae">  210</a></span>&#160;<span class="preprocessor">#define QSPI_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___q_s_p_i.xhtml#gab225658731bd850a2bfa6bd12ecb6cea">  211</a></span>&#160;<span class="preprocessor">#define QSPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; QSPI_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_QSPI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_qspi_xhtml_a51a1eb144324df765856c394cc19d336"><div class="ttname"><a href="struct_qspi.xhtml#a51a1eb144324df765856c394cc19d336">Qspi::QSPI_IDR</a></div><div class="ttdeci">__O uint32_t QSPI_IDR</div><div class="ttdoc">(Qspi Offset: 0x18) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:48</div></div>
<div class="ttc" id="struct_qspi_xhtml"><div class="ttname"><a href="struct_qspi.xhtml">Qspi</a></div><div class="ttdoc">Qspi hardware registers. </div><div class="ttdef"><b>Definition:</b> component_qspi.h:41</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_qspi_xhtml_a0fd69b17320c731f217eb93ca080d004"><div class="ttname"><a href="struct_qspi.xhtml#a0fd69b17320c731f217eb93ca080d004">Qspi::QSPI_SCR</a></div><div class="ttdeci">__IO uint32_t QSPI_SCR</div><div class="ttdoc">(Qspi Offset: 0x20) Serial Clock Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:50</div></div>
<div class="ttc" id="struct_qspi_xhtml_ab5c61d2cf8fca6d7cb39cb701366e366"><div class="ttname"><a href="struct_qspi.xhtml#ab5c61d2cf8fca6d7cb39cb701366e366">Qspi::QSPI_ICR</a></div><div class="ttdeci">__IO uint32_t QSPI_ICR</div><div class="ttdoc">(Qspi Offset: 0x34) Instruction Code Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:53</div></div>
<div class="ttc" id="struct_qspi_xhtml_a70b72dad02643f1523b149eccf486c9b"><div class="ttname"><a href="struct_qspi.xhtml#a70b72dad02643f1523b149eccf486c9b">Qspi::QSPI_IAR</a></div><div class="ttdeci">__IO uint32_t QSPI_IAR</div><div class="ttdoc">(Qspi Offset: 0x30) Instruction Address Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:52</div></div>
<div class="ttc" id="struct_qspi_xhtml_a568109a701c00882bec4a6307f95b5dd"><div class="ttname"><a href="struct_qspi.xhtml#a568109a701c00882bec4a6307f95b5dd">Qspi::QSPI_CR</a></div><div class="ttdeci">__O uint32_t QSPI_CR</div><div class="ttdoc">(Qspi Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:42</div></div>
<div class="ttc" id="struct_qspi_xhtml_aa9d2e718e014af79dd4a8d0ce6851132"><div class="ttname"><a href="struct_qspi.xhtml#aa9d2e718e014af79dd4a8d0ce6851132">Qspi::QSPI_SMR</a></div><div class="ttdeci">__IO uint32_t QSPI_SMR</div><div class="ttdoc">(Qspi Offset: 0x40) Scrambling Mode Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:56</div></div>
<div class="ttc" id="struct_qspi_xhtml_ade5e7d885774eedf6c53ed64c96b5d0d"><div class="ttname"><a href="struct_qspi.xhtml#ade5e7d885774eedf6c53ed64c96b5d0d">Qspi::QSPI_RDR</a></div><div class="ttdeci">__I uint32_t QSPI_RDR</div><div class="ttdoc">(Qspi Offset: 0x08) Receive Data Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:44</div></div>
<div class="ttc" id="struct_qspi_xhtml_a6e5738c4defd648cbb9b8d376d24c3f8"><div class="ttname"><a href="struct_qspi.xhtml#a6e5738c4defd648cbb9b8d376d24c3f8">Qspi::QSPI_MR</a></div><div class="ttdeci">__IO uint32_t QSPI_MR</div><div class="ttdoc">(Qspi Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:43</div></div>
<div class="ttc" id="struct_qspi_xhtml_ab09bd23205fb10a7b74009efacd9d731"><div class="ttname"><a href="struct_qspi.xhtml#ab09bd23205fb10a7b74009efacd9d731">Qspi::QSPI_WPSR</a></div><div class="ttdeci">__I uint32_t QSPI_WPSR</div><div class="ttdoc">(Qspi Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:60</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_qspi_xhtml_a0d157f3578d539ce48be0cd8b8eaec32"><div class="ttname"><a href="struct_qspi.xhtml#a0d157f3578d539ce48be0cd8b8eaec32">Qspi::QSPI_IMR</a></div><div class="ttdeci">__I uint32_t QSPI_IMR</div><div class="ttdoc">(Qspi Offset: 0x1C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:49</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_qspi_xhtml_a6dba40b323785845dee562016c2f9ab5"><div class="ttname"><a href="struct_qspi.xhtml#a6dba40b323785845dee562016c2f9ab5">Qspi::QSPI_TDR</a></div><div class="ttdeci">__O uint32_t QSPI_TDR</div><div class="ttdoc">(Qspi Offset: 0x0C) Transmit Data Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:45</div></div>
<div class="ttc" id="struct_qspi_xhtml_a96864a59fec645179b97a341dabdeab7"><div class="ttname"><a href="struct_qspi.xhtml#a96864a59fec645179b97a341dabdeab7">Qspi::QSPI_IFR</a></div><div class="ttdeci">__IO uint32_t QSPI_IFR</div><div class="ttdoc">(Qspi Offset: 0x38) Instruction Frame Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:54</div></div>
<div class="ttc" id="struct_qspi_xhtml_ae658b151a8292cd68054ca58150d6bbf"><div class="ttname"><a href="struct_qspi.xhtml#ae658b151a8292cd68054ca58150d6bbf">Qspi::QSPI_IER</a></div><div class="ttdeci">__O uint32_t QSPI_IER</div><div class="ttdoc">(Qspi Offset: 0x14) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:47</div></div>
<div class="ttc" id="struct_qspi_xhtml_a0f668a6fc6c510f696d6f0c3cd83aaf9"><div class="ttname"><a href="struct_qspi.xhtml#a0f668a6fc6c510f696d6f0c3cd83aaf9">Qspi::QSPI_WPMR</a></div><div class="ttdeci">__IO uint32_t QSPI_WPMR</div><div class="ttdoc">(Qspi Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:59</div></div>
<div class="ttc" id="struct_qspi_xhtml_a581d7496746e8c2db1e57e4c72690ea7"><div class="ttname"><a href="struct_qspi.xhtml#a581d7496746e8c2db1e57e4c72690ea7">Qspi::QSPI_SKR</a></div><div class="ttdeci">__O uint32_t QSPI_SKR</div><div class="ttdoc">(Qspi Offset: 0x44) Scrambling Key Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:57</div></div>
<div class="ttc" id="struct_qspi_xhtml_a2bfac023f7b78002f45c1ab0f8676678"><div class="ttname"><a href="struct_qspi.xhtml#a2bfac023f7b78002f45c1ab0f8676678">Qspi::QSPI_SR</a></div><div class="ttdeci">__I uint32_t QSPI_SR</div><div class="ttdoc">(Qspi Offset: 0x10) Status Register </div><div class="ttdef"><b>Definition:</b> component_qspi.h:46</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
