0.6
2017.2
Jun 15 2017
18:52:51
C:/FPGA_PRO/tutorial_2/tutorial_2.sim/sim_1/synth/timing/counter_tb_time_synth.v,1553053493,verilog,,,,counter;glbl,,,,,,,,
C:/FPGA_PRO/tutorial_2/tutorial_2.srcs/sim_1/new/counter_tb.vhd,1553053056,vhdl,,,,counter_tb,,,,,,,,
