read_verilog <<EOT
module test(input a, b, output q, p);
	assign p = a ^ b;
	assign q = 1'b0;
endmodule
EOT

eval -set a 0 -set b 0 -assert p 0
eval -set a 1 -set b 0 -assert p 1
eval -set a 1 -set b 1 -assert p 0
eval -set a 0 -set b 1 -assert p 1
eval -table a -table b -assert q 0
