{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483062010532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483062010532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 09:40:10 2016 " "Processing started: Fri Dec 30 09:40:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483062010532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483062010532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelinecpuio -c pipelinecpuio " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelinecpuio -c pipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483062010533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483062011049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_create.v 1 1 " "Found 1 design units, including 1 entities, in source file time_create.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_create " "Found entity 1: time_create" {  } { { "time_create.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/time_create.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipeif.v(18) " "Verilog HDL information at pipeif.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1483062011143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011189 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpuio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpuio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelinecpuio " "Found entity 1: pipelinecpuio" {  } { { "pipelinecpuio.bdf" "" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011204 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "io_input io_input.v(1) " "Verilog Module Declaration warning at io_input.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"io_input\"" {  } { { "io_input.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062011207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 1 1 " "Found 1 design units, including 1 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y86decode.v 0 0 " "Found 0 design units, including 0 entities, in source file y86decode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsrtequ pipeid.v(31) " "Verilog HDL Implicit Net warning at pipeid.v(31): created implicit net for \"rsrtequ\"" {  } { { "pipeid.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeid.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062011219 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(5) " "Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sevenseg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483062011223 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(4) " "HDL info at sevenseg.v(4): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sevenseg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062011223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelinecpuio " "Elaborating entity \"pipelinecpuio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483062011278 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "time_create inst2 " "Block or symbol \"time_create\" of instance \"inst2\" overlaps another block or symbol" {  } { { "pipelinecpuio.bdf" "" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 112 72 208 192 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1483062011280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output io_output:inst10 " "Elaborating entity \"io_output\" for hierarchy \"io_output:inst10\"" {  } { { "pipelinecpuio.bdf" "inst10" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 312 848 1032 392 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_output.v(14) " "Verilog HDL assignment warning at io_output.v(14): truncated value with size 32 to match size of target (4)" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011284 "|pipelinecpuio|io_output:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_output.v(15) " "Verilog HDL assignment warning at io_output.v(15): truncated value with size 32 to match size of target (4)" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011284 "|pipelinecpuio|io_output:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg io_output:inst10\|sevenseg:display_dt_1 " "Elaborating entity \"sevenseg\" for hierarchy \"io_output:inst10\|sevenseg:display_dt_1\"" {  } { { "io_output.v" "display_dt_1" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer pipelined_computer:inst " "Elaborating entity \"pipelined_computer\" for hierarchy \"pipelined_computer:inst\"" {  } { { "pipelinecpuio.bdf" "inst" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 88 552 792 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer:inst\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer:inst\|pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipelined_computer:inst\|pipepc:prog_cnt\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipelined_computer:inst\|pipepc:prog_cnt\|dffe32:next_pc\"" {  } { { "pipepc.v" "next_pc" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipepc.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer:inst\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(21) " "Verilog HDL assignment warning at pipeif.v(21): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011310 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(23) " "Verilog HDL assignment warning at pipeif.v(23): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011310 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(25) " "Verilog HDL assignment warning at pipeif.v(25): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011310 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(39) " "Verilog HDL assignment warning at pipeif.v(39): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(40) " "Verilog HDL assignment warning at pipeif.v(40): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeif.v(41) " "Verilog HDL assignment warning at pipeif.v(41): truncated value with size 32 to match size of target (4)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pipeif.v(18) " "Verilog HDL Case Statement warning at pipeif.v(18): incomplete case statement has no default case item" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins pipeif.v(18) " "Verilog HDL Always Construct warning at pipeif.v(18): inferring latch(es) for variable \"ins\", which holds its previous value in one or more paths through the always construct" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump pipeif.v(18) " "Verilog HDL Always Construct warning at pipeif.v(18): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[0\] pipeif.v(18) " "Inferred latch for \"jump\[0\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[1\] pipeif.v(18) " "Inferred latch for \"jump\[1\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[2\] pipeif.v(18) " "Inferred latch for \"jump\[2\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[3\] pipeif.v(18) " "Inferred latch for \"jump\[3\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[4\] pipeif.v(18) " "Inferred latch for \"jump\[4\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[5\] pipeif.v(18) " "Inferred latch for \"jump\[5\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[6\] pipeif.v(18) " "Inferred latch for \"jump\[6\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011311 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[7\] pipeif.v(18) " "Inferred latch for \"jump\[7\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[8\] pipeif.v(18) " "Inferred latch for \"jump\[8\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[9\] pipeif.v(18) " "Inferred latch for \"jump\[9\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[10\] pipeif.v(18) " "Inferred latch for \"jump\[10\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[11\] pipeif.v(18) " "Inferred latch for \"jump\[11\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[12\] pipeif.v(18) " "Inferred latch for \"jump\[12\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[13\] pipeif.v(18) " "Inferred latch for \"jump\[13\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[14\] pipeif.v(18) " "Inferred latch for \"jump\[14\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[15\] pipeif.v(18) " "Inferred latch for \"jump\[15\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[16\] pipeif.v(18) " "Inferred latch for \"jump\[16\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011312 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[17\] pipeif.v(18) " "Inferred latch for \"jump\[17\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[18\] pipeif.v(18) " "Inferred latch for \"jump\[18\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[19\] pipeif.v(18) " "Inferred latch for \"jump\[19\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[20\] pipeif.v(18) " "Inferred latch for \"jump\[20\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[21\] pipeif.v(18) " "Inferred latch for \"jump\[21\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[22\] pipeif.v(18) " "Inferred latch for \"jump\[22\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[23\] pipeif.v(18) " "Inferred latch for \"jump\[23\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[24\] pipeif.v(18) " "Inferred latch for \"jump\[24\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[25\] pipeif.v(18) " "Inferred latch for \"jump\[25\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[26\] pipeif.v(18) " "Inferred latch for \"jump\[26\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[27\] pipeif.v(18) " "Inferred latch for \"jump\[27\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[28\] pipeif.v(18) " "Inferred latch for \"jump\[28\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[29\] pipeif.v(18) " "Inferred latch for \"jump\[29\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011313 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[30\] pipeif.v(18) " "Inferred latch for \"jump\[30\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[31\] pipeif.v(18) " "Inferred latch for \"jump\[31\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[0\] pipeif.v(18) " "Inferred latch for \"ins\[0\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[1\] pipeif.v(18) " "Inferred latch for \"ins\[1\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[2\] pipeif.v(18) " "Inferred latch for \"ins\[2\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[3\] pipeif.v(18) " "Inferred latch for \"ins\[3\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[4\] pipeif.v(18) " "Inferred latch for \"ins\[4\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[5\] pipeif.v(18) " "Inferred latch for \"ins\[5\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[6\] pipeif.v(18) " "Inferred latch for \"ins\[6\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[7\] pipeif.v(18) " "Inferred latch for \"ins\[7\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[8\] pipeif.v(18) " "Inferred latch for \"ins\[8\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[9\] pipeif.v(18) " "Inferred latch for \"ins\[9\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[10\] pipeif.v(18) " "Inferred latch for \"ins\[10\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[11\] pipeif.v(18) " "Inferred latch for \"ins\[11\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[12\] pipeif.v(18) " "Inferred latch for \"ins\[12\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[13\] pipeif.v(18) " "Inferred latch for \"ins\[13\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011314 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[14\] pipeif.v(18) " "Inferred latch for \"ins\[14\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[15\] pipeif.v(18) " "Inferred latch for \"ins\[15\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[16\] pipeif.v(18) " "Inferred latch for \"ins\[16\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[17\] pipeif.v(18) " "Inferred latch for \"ins\[17\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[18\] pipeif.v(18) " "Inferred latch for \"ins\[18\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[19\] pipeif.v(18) " "Inferred latch for \"ins\[19\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[20\] pipeif.v(18) " "Inferred latch for \"ins\[20\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[21\] pipeif.v(18) " "Inferred latch for \"ins\[21\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[22\] pipeif.v(18) " "Inferred latch for \"ins\[22\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[23\] pipeif.v(18) " "Inferred latch for \"ins\[23\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[24\] pipeif.v(18) " "Inferred latch for \"ins\[24\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[25\] pipeif.v(18) " "Inferred latch for \"ins\[25\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[26\] pipeif.v(18) " "Inferred latch for \"ins\[26\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[27\] pipeif.v(18) " "Inferred latch for \"ins\[27\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[28\] pipeif.v(18) " "Inferred latch for \"ins\[28\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[29\] pipeif.v(18) " "Inferred latch for \"ins\[29\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011315 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[30\] pipeif.v(18) " "Inferred latch for \"ins\[30\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011316 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[31\] pipeif.v(18) " "Inferred latch for \"ins\[31\]\" at pipeif.v(18)" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011316 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer:inst\|pipeif:if_stage\|mux4x32:selectnpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|mux4x32:selectnpc\"" {  } { { "pipeif.v" "selectnpc" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipelined_computer:inst\|pipeif:if_stage\|cla32:pcplus4 " "Elaborating entity \"cla32\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|cla32:pcplus4\"" {  } { { "pipeif.v" "pcplus4" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipeif.v" "irom" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011371 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062011371 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 1322 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1483062011466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9im1 " "Found entity 1: altsyncram_9im1" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9im1 pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated " "Elaborating entity \"altsyncram_9im1\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011468 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "50 64 0 12 10 " "50 out of 64 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 12 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2 6 " "Addresses ranging from 2 to 6 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8 12 " "Addresses ranging from 8 to 12 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "14 18 " "Addresses ranging from 14 to 18 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20 24 " "Addresses ranging from 20 to 24 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "26 30 " "Addresses ranging from 26 to 30 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 36 " "Addresses ranging from 32 to 36 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "38 42 " "Addresses ranging from 38 to 42 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "44 " "Memory Initialization File Address 44 is not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "46 " "Memory Initialization File Address 46 is not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "48 52 " "Addresses ranging from 48 to 52 are not initialized" {  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1483062011476 ""}  } { { "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/sc_instmem_IO_addpipe.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1483062011476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipelined_computer:inst\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipelined_computer:inst\|pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer:inst\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu pipelined_computer:inst\|pipeid:id_stage\|cu:controlunit " "Elaborating entity \"cu\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|cu:controlunit\"" {  } { { "pipeid.v" "controlunit" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeid.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer:inst\|pipeid:id_stage\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|regfile:reg_file\"" {  } { { "pipeid.v" "reg_file" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeid.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011648 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483062011688 "|pipelinecpuio|pipelined_computer:inst|pipeid:id_stage|regfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer:inst\|pipeid:id_stage\|mux2x5:decidedesreg " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|mux2x5:decidedesreg\"" {  } { { "pipeid.v" "decidedesreg" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeid.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer:inst\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer:inst\|pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer:inst\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_ina " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_ina\"" {  } { { "pipeexe.v" "alu_ina" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer:inst\|pipeexe:exe_stage\|alu:exealu " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|alu:exealu\"" {  } { { "pipeexe.v" "exealu" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeexe.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer:inst\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer:inst\|pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer:inst\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipemem.v" "dram" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipemem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/pipelinecpuio/sc_datamem.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/pipelinecpuio/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011753 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062011753 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_4to1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_4to1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1483062011845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4to1 " "Found entity 1: altsyncram_4to1" {  } { { "db/altsyncram_4to1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_4to1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062011846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062011846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4to1 pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_4to1:auto_generated " "Elaborating entity \"altsyncram_4to1\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_4to1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "pipemem.v" "io_output_regx2" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipemem.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "pipemem.v" "io_input_regx2" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipemem.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011878 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(23) " "Verilog HDL Case Statement warning at io_input_reg.v(23): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(23) " "Verilog HDL Always Construct warning at io_input_reg.v(23): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(23) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(23) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(23) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(23) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011881 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(23) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(23) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(23) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(23) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(23) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(23) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(23) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(23) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(23) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(23) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(23) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(23) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(23) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(23) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(23) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(23) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011882 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(23) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(23) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(23) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(23) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(23) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(23) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(23) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(23) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(23) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(23) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(23) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(23) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483062011883 "|pipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer:inst\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer:inst\|pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipelined_computer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_create time_create:inst2 " "Elaborating entity \"time_create\" for hierarchy \"time_create:inst2\"" {  } { { "pipelinecpuio.bdf" "inst2" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 112 72 208 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input io_input:inst5 " "Elaborating entity \"io_input\" for hierarchy \"io_input:inst5\"" {  } { { "pipelinecpuio.bdf" "inst5" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 184 -32 128 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062011893 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outdt\[31..5\] io_input.v(3) " "Output port \"outdt\[31..5\]\" at io_input.v(3) has no driver" {  } { { "io_input.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483062011919 "|pipelinecpuio|io_input:inst5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst10\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst10\|Mod1\"" {  } { { "io_output.v" "Mod1" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst10\|Div0\"" {  } { { "io_output.v" "Div0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst10\|Mod0\"" {  } { { "io_output.v" "Mod0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst9\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst9\|Mod1\"" {  } { { "io_output.v" "Mod1" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst9\|Div0\"" {  } { { "io_output.v" "Div0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst9\|Mod0\"" {  } { { "io_output.v" "Mod0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst8\|Mod1\"" {  } { { "io_output.v" "Mod1" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst8\|Div0\"" {  } { { "io_output.v" "Div0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "io_output:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"io_output:inst8\|Mod0\"" {  } { { "io_output.v" "Mod0" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062013886 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483062013886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "io_output:inst10\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"io_output:inst10\|lpm_divide:Mod1\"" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062014037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "io_output:inst10\|lpm_divide:Mod1 " "Instantiated megafunction \"io_output:inst10\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014037 ""}  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062014037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062014154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062014154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062014208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062014208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062014302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062014302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "io_output:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"io_output:inst10\|lpm_divide:Div0\"" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062014366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "io_output:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"io_output:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014366 ""}  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062014366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483062014441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483062014441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "io_output:inst10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"io_output:inst10\|lpm_divide:Mod0\"" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062014480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "io_output:inst10\|lpm_divide:Mod0 " "Instantiated megafunction \"io_output:inst10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014481 ""}  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062014481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "io_output:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"io_output:inst8\|lpm_divide:Div0\"" {  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062014541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "io_output:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"io_output:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062014542 ""}  } { { "io_output.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_output.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483062014542 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1483062015496 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipelined_computer:inst\|pipeif:if_stage\|ins\[26\] pipelined_computer:inst\|pipeif:if_stage\|ins\[31\] " "Duplicate LATCH primitive \"pipelined_computer:inst\|pipeif:if_stage\|ins\[26\]\" merged with LATCH primitive \"pipelined_computer:inst\|pipeif:if_stage\|ins\[31\]\"" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483062015557 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1483062015557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015561 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015561 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015561 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015561 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015561 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[16\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015562 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[17\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015562 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[18\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015562 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[19\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015562 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[7\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[31\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015562 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[31\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015563 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[29\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[41\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[41\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015563 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[27\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015563 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[21\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[32\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[32\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015563 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[22\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015563 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[23\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015564 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[24\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[46\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015564 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[13\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015564 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[3\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015564 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[2\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015564 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[5\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015565 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[4\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[28\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015565 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[1\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015565 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[0\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[24\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[24\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015565 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[14\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015566 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[11\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015566 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[12\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015566 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|ins\[6\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|ins\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015566 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|jump\[4\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|jump\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[32\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[32\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015566 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|jump\[3\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|jump\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015567 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipeif:if_stage\|jump\[2\] " "Latch pipelined_computer:inst\|pipeif:if_stage\|jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|q_a\[40\]" {  } { { "db/altsyncram_9im1.tdf" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/db/altsyncram_9im1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483062015567 ""}  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/pipelinecpuio/pipeif.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483062015567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483062018769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "602 " "602 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1483062019439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/mydesign/pipelinecpuio/output_files/pipelinecpuio.map.smsg " "Generated suppressed messages file E:/altera/13.1/mydesign/pipelinecpuio/output_files/pipelinecpuio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1483062019655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483062020104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062020104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "pipelinecpuio.bdf" "" { Schematic "E:/altera/13.1/mydesign/pipelinecpuio/pipelinecpuio.bdf" { { 160 320 488 176 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483062020853 "|pipelinecpuio|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483062020853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3176 " "Implemented 3176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483062020863 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483062020863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3025 " "Implemented 3025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483062020863 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483062020863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483062020863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483062020922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 09:40:20 2016 " "Processing ended: Fri Dec 30 09:40:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483062020922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483062020922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483062020922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483062020922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483062024276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483062024277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 09:40:22 2016 " "Processing started: Fri Dec 30 09:40:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483062024277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483062024277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483062024278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483062024674 ""}
{ "Info" "0" "" "Project  = pipelinecpuio" {  } {  } 0 0 "Project  = pipelinecpuio" 0 0 "Fitter" 0 0 1483062024675 ""}
{ "Info" "0" "" "Revision = pipelinecpuio" {  } {  } 0 0 "Revision = pipelinecpuio" 0 0 "Fitter" 0 0 1483062024675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1483062025003 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipelinecpuio 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"pipelinecpuio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483062025041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483062025099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483062025099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483062025520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483062025587 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483062026403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1483062026463 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483062035693 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483062035883 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483062036099 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "time_create:inst2\|outdt0~CLKENA0 739 global CLKCTRL_G3 " "time_create:inst2\|outdt0~CLKENA0 with 739 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483062036114 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483062036114 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY0~inputCLKENA0 739 global CLKCTRL_G4 " "KEY0~inputCLKENA0 with 739 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483062036114 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483062036114 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 138 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 138 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483062036114 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483062036114 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483062036334 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062036347 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1483062038473 ""}
{ "Info" "ISTA_SDC_FOUND" "pipelinecpuio.sdc " "Reading SDC File: 'pipelinecpuio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483062038477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1483062038491 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "time_create:inst2\|outdt0 " "Node: time_create:inst2\|outdt0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1483062038498 "|pipelinecpuio|time_create:inst2|outdt0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node: pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1483062038499 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9im1:auto_generated|ram_block1a0~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] " "Node: pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1483062038499 "|pipelinecpuio|pipelined_computer:inst|pipeemreg:em_reg|malu[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483062038517 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1483062038524 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483062038524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483062038524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483062038524 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1483062038524 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483062038683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483062038688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483062038697 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483062038705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483062038705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483062038713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483062038792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1483062038799 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483062038799 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062039310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483062050095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062051653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483062051669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483062053498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062053498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483062056540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "E:/altera/13.1/mydesign/pipelinecpuio/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1483062069120 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483062069120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062071101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1483062071104 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1483062071104 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483062071104 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1483062077283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483062077467 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1483062077467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483062081138 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483062081251 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1483062081251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483062084559 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483062091560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/mydesign/pipelinecpuio/output_files/pipelinecpuio.fit.smsg " "Generated suppressed messages file E:/altera/13.1/mydesign/pipelinecpuio/output_files/pipelinecpuio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483062092846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1828 " "Peak virtual memory: 1828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483062094449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 09:41:34 2016 " "Processing ended: Fri Dec 30 09:41:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483062094449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483062094449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483062094449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483062094449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483062096780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483062096781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 09:41:36 2016 " "Processing started: Fri Dec 30 09:41:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483062096781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483062096781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483062096781 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483062109187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483062112724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 09:41:52 2016 " "Processing ended: Fri Dec 30 09:41:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483062112724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483062112724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483062112724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483062112724 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483062328363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483062329963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483062329964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 09:45:29 2016 " "Processing started: Fri Dec 30 09:45:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483062329964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483062329964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipelinecpuio -c pipelinecpuio " "Command: quartus_sta pipelinecpuio -c pipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483062329964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1483062330174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483062331700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483062331773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483062331773 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1483062333592 ""}
{ "Info" "ISTA_SDC_FOUND" "pipelinecpuio.sdc " "Reading SDC File: 'pipelinecpuio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1483062334928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1483062334942 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "time_create:inst2\|outdt0 " "Node: time_create:inst2\|outdt0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062334965 "|pipelinecpuio|time_create:inst2|outdt0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062334965 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9im1:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] " "Node: pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062334965 "|pipelinecpuio|pipelined_computer:inst|pipeemreg:em_reg|malu[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483062334970 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1483062334975 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1483062335232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.952 " "Worst-case setup slack is 13.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.952               0.000 CLOCK_50  " "   13.952               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062335248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.807 " "Worst-case hold slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 CLOCK_50  " "    0.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062335253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062335257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062335260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.818 " "Worst-case minimum pulse width slack is 8.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 CLOCK_50  " "    8.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062335264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062335264 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1483062335325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483062335434 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1483062335435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483062340715 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "time_create:inst2\|outdt0 " "Node: time_create:inst2\|outdt0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062341026 "|pipelinecpuio|time_create:inst2|outdt0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062341026 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9im1:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] " "Node: pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062341026 "|pipelinecpuio|pipelined_computer:inst|pipeemreg:em_reg|malu[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.265 " "Worst-case setup slack is 14.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.265               0.000 CLOCK_50  " "   14.265               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062341044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.815 " "Worst-case hold slack is 0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 CLOCK_50  " "    0.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062341051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062341056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062341060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.810 " "Worst-case minimum pulse width slack is 8.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.810               0.000 CLOCK_50  " "    8.810               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062341066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062341066 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1483062341120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483062341368 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1483062341368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483062345784 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "time_create:inst2\|outdt0 " "Node: time_create:inst2\|outdt0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346044 "|pipelinecpuio|time_create:inst2|outdt0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346044 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9im1:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] " "Node: pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346044 "|pipelinecpuio|pipelined_computer:inst|pipeemreg:em_reg|malu[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.187 " "Worst-case setup slack is 16.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.187               0.000 CLOCK_50  " "   16.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 CLOCK_50  " "    0.388               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062346066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062346071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.791 " "Worst-case minimum pulse width slack is 8.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.791               0.000 CLOCK_50  " "    8.791               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1483062346126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "time_create:inst2\|outdt0 " "Node: time_create:inst2\|outdt0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346774 "|pipelinecpuio|time_create:inst2|outdt0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_9im1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346775 "|pipelinecpuio|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9im1:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] " "Node: pipelined_computer:inst\|pipeemreg:em_reg\|malu\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1483062346775 "|pipelinecpuio|pipelined_computer:inst|pipeemreg:em_reg|malu[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.556 " "Worst-case setup slack is 16.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.556               0.000 CLOCK_50  " "   16.556               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062346983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483062346990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.785 " "Worst-case minimum pulse width slack is 8.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.785               0.000 CLOCK_50  " "    8.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483062346995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483062346995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483062348813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483062348816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483062349102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 09:45:49 2016 " "Processing ended: Fri Dec 30 09:45:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483062349102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483062349102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483062349102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483062349102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483062351240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483062351240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 09:45:51 2016 " "Processing started: Fri Dec 30 09:45:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483062351240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483062351240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipelinecpuio -c pipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483062351241 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1483062352705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483062352846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 09:45:52 2016 " "Processing ended: Fri Dec 30 09:45:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483062352846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483062352846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483062352846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483062352846 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus II Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483062353540 ""}
