module chia (clk, i1, i2, out, donee, reset);
input clk;
input [31:0] i1, i2;
output [31:0] out;
output donee;
input reset;
wire [49:0] out_quotient;
ct_div_test22  jjjjsas(clk, {1'b1,i1[22:0]}, {1'b1,i2[22:0]}, out_quotient, donee, reset);


//ex
wire [22:0] out_temp;
assign out[30:23] = (i1[30:23] > i2[30:23]) ? (7'd127 - (i1[30:23] - i2[30:23]) - 1'b1 ) : (7'd127 - (i2[30:23] - i1[30:23]) - 1'b1); 
assign out[31] = i1[31]^i2[31];
assign out_temp = out_quotient[49:27];
assign out[22:0] = (donee) ? out_temp : 23'b0;
endmodule