<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>ADC Blocks on MPLAB Blockset for MATLAB/Simulink</title><link>/block_reference/adc/index.html</link><description>Recent content in ADC Blocks on MPLAB Blockset for MATLAB/Simulink</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Thu, 16 Oct 2025 00:00:00 +0000</lastBuildDate><atom:link href="/block_reference/adc/index.xml" rel="self" type="application/rss+xml"/><item><title>ADC - Standard ADC Block</title><link>/block_reference/adc/adc.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC.png" alt="Adc Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 &lt;ul&gt;
&lt;li&gt;&lt;strong&gt;dsPIC30F&lt;/strong&gt; - 16-bit DSCs with 10-bit ADC - &lt;strong&gt;dsPIC33F&lt;/strong&gt; - Digital Signal Controllers with 10-bit ADC - &lt;strong&gt;dsPIC33E&lt;/strong&gt; - Enhanced DSCs with 10/12-bit ADC - &lt;strong&gt;dsPIC33C&lt;/strong&gt; - Dual-core DSCs with 12-bit ADC - &lt;strong&gt;PIC24F/H&lt;/strong&gt; - 16-bit microcontrollers with 10/12-bit ADC&lt;/li&gt;
&lt;/ul&gt;

 &lt;/div&gt;
&lt;/div&gt;

&lt;h2 id="supported-device-families"&gt;Supported Device Families&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;dsPIC30F&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33F&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33E&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33C&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;PIC24F/H&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Resolution&lt;/strong&gt; 10-bit or 12-bit selectable (chip dependent) &lt;strong&gt;Sampling&lt;/strong&gt; Simultaneous or sequential sampling modes &lt;strong&gt;Channels&lt;/strong&gt; Up to 32 analog inputs (chip dependent) &lt;strong&gt;Scan Mode&lt;/strong&gt; Automatic multi-channel scanning &lt;strong&gt;DMA Support&lt;/strong&gt; Optional DMA for high-speed transfers &lt;strong&gt;Triggers&lt;/strong&gt; PWM, Timer, External, Manual triggers&lt;/p&gt;</description></item><item><title>ADC HighSpeed SAR - High-Speed SAR ADC Block</title><link>/block_reference/adc/adc_highspeed_sar.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc_highspeed_sar.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_HighSpeed_SAR.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_HighSpeed_SAR.png" alt="Adc Highspeed Sar Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 High-speed SAR ADC with dedicated cores for simultaneous multi-channel acquisition. Ideal for motor control and high-throughput applications.
 &lt;/div&gt;
&lt;/div&gt;

&lt;h3 id="device-family-support-matrix"&gt;Device Family Support Matrix&lt;/h3&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Device Family&lt;/th&gt;
 &lt;th&gt;Module Type&lt;/th&gt;
 &lt;th&gt;Dedicated Cores&lt;/th&gt;
 &lt;th&gt;Shared ADC&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;PIC32MK&lt;/td&gt;
 &lt;td&gt;DOS_02508_adc_sar_ctrl_upb_v1_PIC32MK&lt;/td&gt;
 &lt;td&gt;6 (ADC0-ADC5)&lt;/td&gt;
 &lt;td&gt;ADC7 (configurable)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;dsPIC33C (WACP)&lt;/td&gt;
 &lt;td&gt;DOS_02508_WACP_adc_sar_ctrl_upb_v1&lt;/td&gt;
 &lt;td&gt;3 (ADC0-ADC2)&lt;/td&gt;
 &lt;td&gt;ADC7 (configurable)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;dsPIC33C (Standard)&lt;/td&gt;
 &lt;td&gt;DOS_02508_adc_sar_ctrl_upb_v1&lt;/td&gt;
 &lt;td&gt;5 (ADC0-ADC4)&lt;/td&gt;
 &lt;td&gt;ADC7 (configurable)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="supported-device-families"&gt;Supported Device Families&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;PIC32MK&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33C (WAC)&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33C (Standard)&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Resolution&lt;/strong&gt; 6/8/10/12-bit selectable per core &lt;strong&gt;Dedicated Cores&lt;/strong&gt; 3-6 dedicated ADC cores (chip dependent) &lt;strong&gt;Shared ADC7&lt;/strong&gt; Software-configurable multiplexed core &lt;strong&gt;Speed&lt;/strong&gt; Up to 3.25 Msps per core &lt;strong&gt;Triggers&lt;/strong&gt; Independent triggers per core &lt;strong&gt;Special Inputs&lt;/strong&gt; VBat, IVref, Temperature, CTMU&lt;/p&gt;</description></item><item><title>ADC HighSpeed SAR dsPIC - High-Speed SAR ADC for dsPIC33C</title><link>/block_reference/adc/adc_highspeed_sar_dspic.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc_highspeed_sar_dspic.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_PIC32_High_Speed_SAR.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_PIC32_High_Speed_SAR.png" alt="Adc Highspeed Sar Dspic Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 MCHP_ADC_HighSpeed_SAR_dsPIC - dsPIC-style interface (this block) MCHP_ADC_HighSpeed_SAR - PIC32-style interface Both blocks configure the same hardware but with different parameter organization.
 &lt;/div&gt;
&lt;/div&gt;

&lt;pre&gt;&lt;code&gt; MCHP_ADC_HighSpeed_SAR_dsPIC - dsPIC-style interface (this block)
 MCHP_ADC_HighSpeed_SAR - PIC32-style interface
 
 Both blocks configure the same hardware but with different parameter organization.
&lt;/code&gt;&lt;/pre&gt;
&lt;h2 id="supported-devices"&gt;Supported Devices&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33CH&lt;/strong&gt; - Dual-core devices with master/slave architecture&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;dsPIC33CK&lt;/strong&gt; - Single-core high-performance DSCs&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;3-6 dedicated ADC cores depending on device&lt;/li&gt;
&lt;li&gt;Shared ADC7 for auxiliary channels&lt;/li&gt;
&lt;li&gt;6/8/10/12-bit resolution per core&lt;/li&gt;
&lt;li&gt;Up to 3.25 Msps per core&lt;/li&gt;
&lt;li&gt;PWM-synchronized acquisition&lt;/li&gt;
&lt;li&gt;DMA support&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="configuration-parameters"&gt;Configuration Parameters&lt;/h2&gt;
&lt;p&gt;dsPIC-style parameter interface with array-based configuration for dedicated cores.&lt;/p&gt;</description></item><item><title>ADC HS 12b - 12-bit High-Speed ADC for dsPIC33A</title><link>/block_reference/adc/adc_hs_12b.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc_hs_12b.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_HS_12b_dsPICA.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_HS_12b_dsPICA.png" alt="Adc Hs 12B Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 Advanced 12-bit high-speed ADC with flexible software sequencing for dsPIC33A. Each ADC core supports 6 independent sequences with 6 conversions per sequence, enabling complex multi-channel acquisition strategies.
 &lt;/div&gt;
&lt;/div&gt;

&lt;h3 id="dspic33a-variant-support-matrix"&gt;dsPIC33A Variant Support Matrix&lt;/h3&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Variant&lt;/th&gt;
 &lt;th&gt;Module Type&lt;/th&gt;
 &lt;th&gt;ADC Cores&lt;/th&gt;
 &lt;th&gt;Max Channels per Core&lt;/th&gt;
 &lt;th&gt;Example Device&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;Perseus (STX04)&lt;/td&gt;
 &lt;td&gt;DOS_03459_adc_pc_ctrl_upb_v2&lt;/td&gt;
 &lt;td&gt;2 (ADC1, ADC2)&lt;/td&gt;
 &lt;td&gt;20 each&lt;/td&gt;
 &lt;td&gt;33AK128MC106&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Pegasus (STX32)&lt;/td&gt;
 &lt;td&gt;DOS_02976_adc_12b_upb_v2&lt;/td&gt;
 &lt;td&gt;5 (ADC1-5)&lt;/td&gt;
 &lt;td&gt;16 each&lt;/td&gt;
 &lt;td&gt;33AK512MPS512&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Blue Ridge (STX33)&lt;/td&gt;
 &lt;td&gt;DOS_05972_adc_12b_upb_v3_itc&lt;/td&gt;
 &lt;td&gt;3 (ADC1-3)&lt;/td&gt;
 &lt;td&gt;12 each&lt;/td&gt;
 &lt;td&gt;33AK256MPS306&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Serpens (STX21)&lt;/td&gt;
 &lt;td&gt;DOS_05972_adc_12b_upb_v3_adc&lt;/td&gt;
 &lt;td&gt;2 (ADC1, ADC2)&lt;/td&gt;
 &lt;td&gt;20, 39&lt;/td&gt;
 &lt;td&gt;33AKV512GM510&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="quick-reference"&gt;Quick Reference&lt;/h2&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Application&lt;/th&gt;
 &lt;th&gt;Recommended Strategy&lt;/th&gt;
 &lt;th&gt;Key Configuration&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;3-Phase FOC Motor Control&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;⭐ PWM → ADC → Task&lt;/td&gt;
 &lt;td&gt;&lt;code&gt;ADC1_seq0: AN0,AN1,AN2&lt;/code&gt;&lt;br&gt;&lt;code&gt;Trigger: 'PWM1 Special Event'&lt;/code&gt;&lt;br&gt;&lt;code&gt;SEVTCMP: 0&lt;/code&gt; (PWM valley)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Single-Shunt FOC&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Multiple Triggers/Period&lt;/td&gt;
 &lt;td&gt;&lt;code&gt;seq0-2: AN0&lt;/code&gt; (shunt)&lt;br&gt;&lt;code&gt;Triggers: TRIG1, SEVTCMP, TRIG2&lt;/code&gt;&lt;br&gt;3 samples/PWM cycle&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Dual Motor Control&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Independent ADC cores&lt;/td&gt;
 &lt;td&gt;&lt;code&gt;ADC1: Motor1 (SCCP1 trigger)&lt;/code&gt;&lt;br&gt;&lt;code&gt;ADC2: Motor2 (SCCP5 trigger)&lt;/code&gt;&lt;br&gt;Parallel sampling&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Multi-Channel DAQ&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Timer → ADC → Task&lt;/td&gt;
 &lt;td&gt;&lt;code&gt;18 channels across seq0-2&lt;/code&gt;&lt;br&gt;&lt;code&gt;Trigger: SCCP1&lt;/code&gt;&lt;br&gt;Simultaneous acquisition&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;DC-DC Converter&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;PWM → ADC → Task&lt;/td&gt;
 &lt;td&gt;&lt;code&gt;seq0: Vout, Iout&lt;/code&gt;&lt;br&gt;&lt;code&gt;Trigger: PWM Special Event&lt;/code&gt;&lt;br&gt;Sample during FET ON&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;p&gt;⭐ &lt;strong&gt;Most Common&lt;/strong&gt;: Use PWM Special Event trigger at valley (&lt;code&gt;SEVTCMP: 0&lt;/code&gt;) for center-aligned motor control PWM&lt;/p&gt;</description></item><item><title>ADC SAME5x - ADC for SAM E5x/D5x/C2x Families</title><link>/block_reference/adc/adc_same5x.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc_same5x.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_SAMx5_SAMC2x.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_SAMx5_SAMC2x.png" alt="Adc Same5X Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 &lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAM E5x&lt;/strong&gt; - High-performance Cortex-M4F (SAME51, SAME53, SAME54) - &lt;strong&gt;SAM D5x&lt;/strong&gt; - Cost-optimized Cortex-M4F (SAMD51) - &lt;strong&gt;SAM C2x&lt;/strong&gt; - Motor control focused (SAMC20, SAMC21)&lt;/li&gt;
&lt;/ul&gt;

 &lt;/div&gt;
&lt;/div&gt;

&lt;h2 id="supported-device-families"&gt;Supported Device Families&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAM E5x&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;SAM D5x&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;SAM C2x&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Feature&lt;/th&gt;
 &lt;th&gt;Description&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;Resolution&lt;/td&gt;
 &lt;td&gt;12-bit SAR ADC&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Cores&lt;/td&gt;
 &lt;td&gt;Dual ADC (ADC0, ADC1) on SAMC2x, single ADC on SAMD&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Sequencing&lt;/td&gt;
 &lt;td&gt;6 sequences × 6 conversions = 36 programmable slots&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Channels&lt;/td&gt;
 &lt;td&gt;Up to 20 single-ended or 10 differential inputs&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Speed&lt;/td&gt;
 &lt;td&gt;Up to 1 Msps&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="configuration"&gt;Configuration&lt;/h2&gt;
&lt;h3 id="sequence-based-configuration"&gt;Sequence-Based Configuration&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;ADC0_seq0 through ADC0_seq5&lt;/strong&gt; - Primary ADC sequences&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;ADC1_seq0 through ADC1_seq5&lt;/strong&gt; - Secondary ADC sequences (SAMC2x only)&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Each sequence:&lt;/strong&gt; Configure up to 6 channel conversions&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pin selection:&lt;/strong&gt; Dropdown shows available ANx pins with port mapping&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="applications"&gt;Applications&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Motor control feedback (position, current, voltage)&lt;/li&gt;
&lt;li&gt;Multi-channel sensor acquisition&lt;/li&gt;
&lt;li&gt;Power supply monitoring&lt;/li&gt;
&lt;li&gt;Industrial automation&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="related-blocks"&gt;Related Blocks&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="afec_sam7x.html"&gt;AFEC SAM7x&lt;/a&gt; - For SAM E7x/S7x/V7x families&lt;/li&gt;
&lt;li&gt;&lt;a href="adc_samrh707x.html"&gt;ADC SAMRH707x&lt;/a&gt; - For radiation-hardened SAM RH707x&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="see-also"&gt;See Also&lt;/h2&gt;
&lt;p&gt;&lt;a href="../adc_blocks.html"&gt;ADC Blocks Overview&lt;/a&gt;&lt;/p&gt;</description></item><item><title>ADC SAMRH707x - ADC for SAM RH707x Radiation-Hardened MCU</title><link>/block_reference/adc/adc_samrh707x.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/adc_samrh707x.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_SAMRH707x.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_SAMRH707x.png" alt="Adc Samrh707X Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 &lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAMRH707&lt;/strong&gt; - 300 MHz Arm Cortex-M7 with radiation hardening - &lt;strong&gt;SAMRH70&lt;/strong&gt; - Radiation-tolerant variant&lt;/li&gt;
&lt;/ul&gt;

 &lt;/div&gt;
&lt;/div&gt;

&lt;h2 id="supported-device-families"&gt;Supported Device Families&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAM RH707x&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Feature&lt;/th&gt;
 &lt;th&gt;Specification&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;Resolution&lt;/td&gt;
 &lt;td&gt;12-bit SAR ADC&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Speed&lt;/td&gt;
 &lt;td&gt;Up to 1 Msps&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Channels&lt;/td&gt;
 &lt;td&gt;Multiple analog inputs (device dependent)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Reliability&lt;/td&gt;
 &lt;td&gt;Radiation hardening, ECC, fault detection&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Operating Temperature&lt;/td&gt;
 &lt;td&gt;Extended range for space applications&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="configuration"&gt;Configuration&lt;/h2&gt;
&lt;p&gt;Similar sequence-based configuration to SAM E5x ADC block, with additional reliability features and radiation-aware timing parameters.&lt;/p&gt;</description></item><item><title>AFEC SAM7x - Analog Front-End Controller for SAM 7x</title><link>/block_reference/adc/afec_sam7x.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/adc/afec_sam7x.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;picture class="block-icon-image"&gt;
 &lt;source srcset="../../assets/images/blocks/analog/ADC_SAMx7.svg" type="image/svg+xml"&gt;
 &lt;img src="../../assets/images/blocks/analog/ADC_SAMx7.png" alt="Afec Sam7X Block Icon"&gt;
 &lt;/picture&gt;
 &lt;div class="block-icon-description"&gt;
 &lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAM E70&lt;/strong&gt; - High-performance Cortex-M7 (up to 300 MHz) - &lt;strong&gt;SAM S70&lt;/strong&gt; - Secure Cortex-M7 with TrustZone - &lt;strong&gt;SAM V70/V71&lt;/strong&gt; - Automotive-qualified Cortex-M7&lt;/li&gt;
&lt;/ul&gt;

 &lt;/div&gt;
&lt;/div&gt;

&lt;h2 id="supported-device-families"&gt;Supported Device Families&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;SAM E70&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;SAM S70&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;SAM V70&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;SAM V71&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-features"&gt;Key Features&lt;/h2&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Feature&lt;/th&gt;
 &lt;th&gt;Description&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;Dual AFEC&lt;/td&gt;
 &lt;td&gt;AFEC0 and AFEC1 (12 channels each)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Resolution&lt;/td&gt;
 &lt;td&gt;12-bit with up to 16-bit oversampling&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Programmable Gain&lt;/td&gt;
 &lt;td&gt;1x, 2x, 4x amplification per channel&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Offset Compensation&lt;/td&gt;
 &lt;td&gt;Automatic offset cancellation&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Temperature Sensor&lt;/td&gt;
 &lt;td&gt;Integrated temperature measurement (AD11)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Speed&lt;/td&gt;
 &lt;td&gt;Up to 1 Msps per AFEC&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="afec-architecture"&gt;AFEC Architecture&lt;/h2&gt;
&lt;h3 id="dual-afec-configuration"&gt;Dual AFEC Configuration&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;AFEC0:&lt;/strong&gt; Channels AD0-AD11 (AD11 = Temperature sensor)&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;AFEC1:&lt;/strong&gt; Channels AD0-AD11&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Independent operation:&lt;/strong&gt; Each AFEC can sample simultaneously&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pin mapping:&lt;/strong&gt; ADx channels map to specific port pins (e.g., AD0 → PE5)&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="analog-front-end-features"&gt;Analog Front-End Features&lt;/h3&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Feature&lt;/th&gt;
 &lt;th&gt;Configuration&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;Single-ended/Differential&lt;/td&gt;
 &lt;td&gt;Configurable per channel&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Gain&lt;/td&gt;
 &lt;td&gt;1x, 2x, 4x (programmable per channel)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Offset&lt;/td&gt;
 &lt;td&gt;Automatic offset correction&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;Averaging&lt;/td&gt;
 &lt;td&gt;Hardware averaging for noise reduction&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="configuration-parameters"&gt;Configuration Parameters&lt;/h2&gt;
&lt;h3 id="channel-selection"&gt;Channel Selection&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;AFEC0_ADx checkboxes:&lt;/strong&gt; Enable individual channels on AFEC0&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;AFEC1_ADx checkboxes:&lt;/strong&gt; Enable individual channels on AFEC1&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Temperature sensor:&lt;/strong&gt; AD11 on AFEC0 (special handling)&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="per-channel-settings"&gt;Per-Channel Settings&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Gain:&lt;/strong&gt; Select 1x, 2x, or 4x amplification&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Differential mode:&lt;/strong&gt; Enable differential measurement&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Offset compensation:&lt;/strong&gt; Enable automatic offset correction&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="trigger-sources"&gt;Trigger Sources&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Software trigger (manual conversion)&lt;/li&gt;
&lt;li&gt;TC (Timer Counter) output&lt;/li&gt;
&lt;li&gt;PWM events&lt;/li&gt;
&lt;li&gt;External trigger pins&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="pin-mapping"&gt;Pin Mapping&lt;/h2&gt;
&lt;p&gt;The block automatically displays pin assignments for enabled channels (e.g., &amp;ldquo;AD0 / PE5 / Pin[X]&amp;rdquo;).&lt;/p&gt;</description></item></channel></rss>