

================================================================
== Vitis HLS Report for 'implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1'
================================================================
* Date:           Sun May  5 21:30:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  0.870 us|  0.870 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_init_A_VITIS_LOOP_91_1  |      259|      259|         5|          1|          1|   256|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 4 5 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 13 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln89 = store i5 0, i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 15 'store' 'store_ln89' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 0, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 16 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln89 = icmp_eq  i9 %indvar_flatten_load, i9 256" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 19 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln89_1 = add i9 %indvar_flatten_load, i9 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 20 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc55.i, void %for.end57.i.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 21 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln89 = add i5 %i_load, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 24 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln91 = icmp_eq  i5 %j_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 25 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln89 = select i1 %icmp_ln91, i5 0, i5 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 26 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln89_1 = select i1 %icmp_ln91, i5 %add_ln89, i5 %i_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 27 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 28 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 29 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.88ns)   --->   "%cmp6_i = icmp_slt  i32 %zext_ln89_1, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 30 'icmp' 'cmp6_i' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 31 'zext' 'zext_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln94 = icmp_slt  i32 %zext_ln91, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->./pca.hpp:174]   --->   Operation 32 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns)   --->   "%and_ln94 = and i1 %cmp6_i, i1 %icmp_ln94" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->./pca.hpp:174]   --->   Operation 33 'and' 'and_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94, void %if.else.i, void %if.then.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:94->./pca.hpp:174]   --->   Operation 34 'br' 'br_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln89 & !and_ln94)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:99->./pca.hpp:174]   --->   Operation 36 'br' 'br_ln99' <Predicate = (!icmp_ln89 & and_ln94)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln91 = add i5 %select_ln89, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 37 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln89 = store i9 %add_ln89_1, i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 38 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln89 = store i5 %select_ln89_1, i5 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 39 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 %add_ln91, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 40 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body5.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174]   --->   Operation 41 'br' 'br_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_init_A_VITIS_LOOP_91_1_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%select_ln89_1_cast1 = zext i5 %select_ln89_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 45 'zext' 'select_ln89_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln89, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 46 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%empty_84 = add i8 %tmp_11, i8 %select_ln89_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 47 'add' 'empty_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_84" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%dataA_2D_addr = getelementptr i64 %dataA_2D, i64 0, i64 %p_cast" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 49 'getelementptr' 'dataA_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.55ns)   --->   "%empty_85 = mul i8 %tmp, i8 %select_ln89_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 50 'mul' 'empty_85' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174]   --->   Operation 51 'getelementptr' 'eigVals_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 52 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln95_1 = add i8 %tmp_11, i8 %zext_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 53 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %add_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 54 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dataA_2D_addr_1 = getelementptr i64 %dataA_2D, i64 0, i64 %zext_ln95_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 55 'getelementptr' 'dataA_2D_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:93->./pca.hpp:174]   --->   Operation 56 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln96 = icmp_eq  i5 %select_ln89_1, i5 %select_ln89" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:96->./pca.hpp:174]   --->   Operation 57 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln96, void %if.else40.i, void %if.then27.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:99->./pca.hpp:174]   --->   Operation 58 'br' 'br_ln99' <Predicate = (!and_ln94)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln95 = add i8 %empty_85, i8 %zext_ln95_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 59 'add' 'add_ln95' <Predicate = (and_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %if.end.i, void %if.then23.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:96->./pca.hpp:174]   --->   Operation 60 'br' 'br_ln96' <Predicate = (and_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.71ns)   --->   "%store_ln97 = store i64 0, i4 %eigVals_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:97->./pca.hpp:174]   --->   Operation 61 'store' 'store_ln97' <Predicate = (and_ln94 & icmp_ln96)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:98->./pca.hpp:174]   --->   Operation 62 'br' 'br_ln98' <Predicate = (and_ln94 & icmp_ln96)> <Delay = 0.00>

State 3 <SV = 4> <Delay = 2.23>
ST_3 : Operation 63 [1/1] (2.23ns)   --->   "%store_ln102 = store i64 0, i8 %dataA_2D_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:102->./pca.hpp:174]   --->   Operation 63 'store' 'store_ln102' <Predicate = (!and_ln94 & !icmp_ln96)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end53.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!and_ln94 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.23ns)   --->   "%store_ln100 = store i64 1, i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:100->./pca.hpp:174]   --->   Operation 65 'store' 'store_ln100' <Predicate = (!and_ln94 & icmp_ln96)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln101 = br void %if.end53.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:101->./pca.hpp:174]   --->   Operation 66 'br' 'br_ln101' <Predicate = (!and_ln94 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.23ns)   --->   "%store_ln95 = store i64 %standarisedData_load, i8 %dataA_2D_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 67 'store' 'store_ln95' <Predicate = (and_ln94)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 2> <Delay = 1.20>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %add_ln95" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 68 'zext' 'zext_ln95' <Predicate = (and_ln94)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%standarisedData_addr = getelementptr i64 %standarisedData, i64 0, i64 %zext_ln95" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 69 'getelementptr' 'standarisedData_addr' <Predicate = (and_ln94)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.20ns)   --->   "%standarisedData_load = load i8 %standarisedData_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 70 'load' 'standarisedData_load' <Predicate = (and_ln94)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>

State 5 <SV = 3> <Delay = 1.20>
ST_5 : Operation 71 [1/2] (1.20ns)   --->   "%standarisedData_load = load i8 %standarisedData_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174]   --->   Operation 71 'load' 'standarisedData_load' <Predicate = (and_ln94)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.466ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [14]  (0.387 ns)
	'load' operation 5 bit ('j_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) [27]  (0.707 ns)
	'select' operation 5 bit ('select_ln89', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174) [28]  (0.278 ns)
	'add' operation 5 bit ('add_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) [74]  (0.707 ns)
	'store' operation 0 bit ('store_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174) of variable 'add_ln91', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:91->./pca.hpp:174 [77]  (0.387 ns)

 <State 2>: 2.255ns
The critical path consists of the following:
	'mul' operation 8 bit ('empty_85', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:89->./pca.hpp:174) [39]  (1.550 ns)
	'add' operation 8 bit ('add_ln95', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174) [62]  (0.705 ns)

 <State 3>: 2.235ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln102', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:102->./pca.hpp:174) of constant 0 on array 'dataA_2D' [54]  (2.235 ns)

 <State 4>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('standarisedData_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174) [64]  (0.000 ns)
	'load' operation 64 bit ('standarisedData_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174) on array 'standarisedData' [65]  (1.200 ns)

 <State 5>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('standarisedData_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:95->./pca.hpp:174) on array 'standarisedData' [65]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
