Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  6 15:33:40 2023
| Host         : guido-Neptune-series-i9 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    124         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (341)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: design_1_i/DivideBy50_2MHz/U0/clk_track_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (341)
--------------------------------------------------
 There are 341 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.184        0.000                      0                  114        0.122        0.000                      0                  114        4.020        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.184        0.000                      0                  108        0.122        0.000                      0                  108        4.020        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.979        0.000                      0                    6        1.030        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/C
                         clock pessimism              0.290    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    12.294    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/C
                         clock pessimism              0.290    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    12.294    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                         clock pessimism              0.290    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    12.294    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/C
                         clock pessimism              0.268    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    12.367    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/C
                         clock pessimism              0.268    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    12.367    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.430ns (34.556%)  route 2.708ns (65.444%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.664     2.972    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/Q
                         net (fo=8, routed)           0.983     4.433    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.295     4.728 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_10_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.261 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     6.198    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     7.110    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490    12.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/C
                         clock pessimism              0.268    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.429    12.367    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/clock_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.186ns (27.818%)  route 3.077ns (72.182%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.724     3.032    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X1Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.885     4.373    design_1_i/ad9851gfsk_0/U0/clock_counter[12]
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.497 r  design_1_i/ad9851gfsk_0/U0/valid_i_7/O
                         net (fo=4, routed)           0.961     5.458    design_1_i/ad9851gfsk_0/U0/valid_i_7_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.150     5.608 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5/O
                         net (fo=2, routed)           0.522     6.130    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.332     6.462 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_4/O
                         net (fo=7, routed)           0.710     7.171    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_4_n_0
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.295    design_1_i/ad9851gfsk_0/U0/p_0_out[16]
    SLICE_X2Y48          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.552    12.744    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X2Y48          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[16]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y48          FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.186ns (27.862%)  route 3.071ns (72.138%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.724     3.032    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X1Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.885     4.373    design_1_i/ad9851gfsk_0/U0/clock_counter[12]
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.497 r  design_1_i/ad9851gfsk_0/U0/valid_i_7/O
                         net (fo=4, routed)           0.961     5.458    design_1_i/ad9851gfsk_0/U0/valid_i_7_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.150     5.608 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5/O
                         net (fo=2, routed)           0.522     6.130    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.332     6.462 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_4/O
                         net (fo=7, routed)           0.703     7.165    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_4_n_0
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  design_1_i/ad9851gfsk_0/U0/clock_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.289    design_1_i/ad9851gfsk_0/U0/p_0_out[10]
    SLICE_X2Y48          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.552    12.744    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X2Y48          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[10]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y48          FDRE (Setup_fdre_C_D)        0.032    12.853    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/clock_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.186ns (28.092%)  route 3.036ns (71.908%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.724     3.032    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X1Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     3.488 f  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.885     4.373    design_1_i/ad9851gfsk_0/U0/clock_counter[12]
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.497 f  design_1_i/ad9851gfsk_0/U0/valid_i_7/O
                         net (fo=4, routed)           0.961     5.458    design_1_i/ad9851gfsk_0/U0/valid_i_7_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.150     5.608 f  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5/O
                         net (fo=2, routed)           0.512     6.120    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I1_O)        0.332     6.452 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_2/O
                         net (fo=7, routed)           0.678     7.130    design_1_i/ad9851gfsk_0/U0/read_data_out_t
    SLICE_X2Y47          LUT5 (Prop_lut5_I2_O)        0.124     7.254 r  design_1_i/ad9851gfsk_0/U0/clock_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.254    design_1_i/ad9851gfsk_0/U0/p_0_out[9]
    SLICE_X2Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.552    12.744    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X2Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[9]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.186ns (28.248%)  route 3.013ns (71.752%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.724     3.032    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X1Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     3.488 f  design_1_i/ad9851gfsk_0/U0/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.885     4.373    design_1_i/ad9851gfsk_0/U0/clock_counter[12]
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.497 f  design_1_i/ad9851gfsk_0/U0/valid_i_7/O
                         net (fo=4, routed)           0.961     5.458    design_1_i/ad9851gfsk_0/U0/valid_i_7_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.150     5.608 f  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5/O
                         net (fo=2, routed)           0.512     6.120    design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I1_O)        0.332     6.452 r  design_1_i/ad9851gfsk_0/U0/clock_counter[16]_i_2/O
                         net (fo=7, routed)           0.655     7.107    design_1_i/ad9851gfsk_0/U0/read_data_out_t
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.124     7.231 r  design_1_i/ad9851gfsk_0/U0/read_data_out_t_i_1/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/ad9851gfsk_0/U0/read_data_out_t_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.552    12.744    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.902    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.075     0.977    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.109    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X18Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.830     1.200    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.903    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.075     0.978    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.110     1.153    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.075     0.993    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y38         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDSE (Prop_fdse_C_Q)         0.141     1.043 f  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.086     1.128    design_1_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X19Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.173 r  design_1_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.173    design_1_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.284     0.915    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.091     1.006    design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.559     0.900    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X19Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.092     1.132    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X18Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.177 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X18Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.826     1.196    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.283     0.913    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.091     1.004    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.110     1.153    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.198 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.198    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X18Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.284     0.915    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.007    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.098    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X19Y39         LUT5 (Prop_lut5_I2_O)        0.099     1.197 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.197    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.297     0.902    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.091     0.993    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.076     1.105    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X18Y39         LUT5 (Prop_lut5_I2_O)        0.099     1.204 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.204    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.297     0.902    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.091     0.993    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.562     0.903    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/Q
                         net (fo=9, routed)           0.127     1.194    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]
    SLICE_X31Y50         LUT5 (Prop_lut5_I2_O)        0.048     1.242 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/ad9851gfsk_0/U0/plusOp[4]
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/C
                         clock pessimism             -0.285     0.916    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.107     1.023    design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.989%)  route 0.135ns (42.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.559     0.900    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X19Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.135     1.175    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.220 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.220    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X19Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.826     1.196    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X19Y36         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.296     0.900    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.092     0.992    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y46    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y47    design_1_i/ad9851gfsk_0/U0/clock_counter_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X22Y46   design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.608ns (19.662%)  route 2.484ns (80.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.671     2.979    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.802     5.237    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.152     5.389 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.682     6.071    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.495    12.687    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.050    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/clk_track_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.184ns (16.235%)  route 0.949ns (83.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.561     0.901    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.709     1.752    design_1_i/DivideBy50_2MHz/U0/resetn
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.043     1.795 f  design_1_i/DivideBy50_2MHz/U0/clk_track_i_2/O
                         net (fo=6, routed)           0.240     2.035    design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0
    SLICE_X22Y46         FDCE                                         f  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.828     1.198    design_1_i/DivideBy50_2MHz/U0/clk
    SLICE_X22Y46         FDCE                                         r  design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.005    design_1_i/DivideBy50_2MHz/U0/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.030    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.823ns  (logic 0.124ns (6.801%)  route 1.699ns (93.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.699     1.699    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.823 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.498     2.690    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.715%)  route 0.742ns (94.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.742     0.742    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.787    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.829     1.199    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.731ns  (logic 6.640ns (37.449%)  route 11.091ns (62.551%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.623    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.845 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    15.441    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.290 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.624 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.803    17.428    design_1_i/ad9851gfsk_0/U0/data_out_t0[29]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.303    17.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t[29]_i_1/O
                         net (fo=1, routed)           0.000    17.731    design_1_i/ad9851gfsk_0/U0/data_out_t[29]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.719ns  (logic 6.622ns (37.373%)  route 11.097ns (62.627%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.623    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.845 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    15.441    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.290 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.603 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.809    17.413    design_1_i/ad9851gfsk_0/U0/data_out_t0[31]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.306    17.719 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_3/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_3_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.628ns  (logic 6.524ns (37.009%)  route 11.104ns (62.991%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.623    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.845 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    15.441    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.290 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.512 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.817    17.329    design_1_i/ad9851gfsk_0/U0/data_out_t0[28]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.299    17.628 r  design_1_i/ad9851gfsk_0/U0/data_out_t[28]_i_1/O
                         net (fo=1, routed)           0.000    17.628    design_1_i/ad9851gfsk_0/U0/data_out_t[28]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.614ns  (logic 6.526ns (37.049%)  route 11.088ns (62.951%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.172 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.172    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.506 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.805    17.311    design_1_i/ad9851gfsk_0/U0/data_out_t0[25]
    SLICE_X16Y51         LUT5 (Prop_lut5_I1_O)        0.303    17.614 r  design_1_i/ad9851gfsk_0/U0/data_out_t[25]_i_1/O
                         net (fo=1, routed)           0.000    17.614    design_1_i/ad9851gfsk_0/U0/data_out_t[25]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.613ns  (logic 6.544ns (37.154%)  route 11.069ns (62.846%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.623    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.845 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    15.441    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.290 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.529 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.782    17.311    design_1_i/ad9851gfsk_0/U0/data_out_t0[30]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.302    17.613 r  design_1_i/ad9851gfsk_0/U0/data_out_t[30]_i_1/O
                         net (fo=1, routed)           0.000    17.613    design_1_i/ad9851gfsk_0/U0/data_out_t[30]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.606ns  (logic 6.508ns (36.964%)  route 11.098ns (63.036%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.172 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.172    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.485 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.815    17.300    design_1_i/ad9851gfsk_0/U0/data_out_t0[27]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.306    17.606 r  design_1_i/ad9851gfsk_0/U0/data_out_t[27]_i_1/O
                         net (fo=1, routed)           0.000    17.606    design_1_i/ad9851gfsk_0/U0/data_out_t[27]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 6.410ns (36.595%)  route 11.106ns (63.405%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.172 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.172    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.394 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.823    17.217    design_1_i/ad9851gfsk_0/U0/data_out_t0[24]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.299    17.516 r  design_1_i/ad9851gfsk_0/U0/data_out_t[24]_i_1/O
                         net (fo=1, routed)           0.000    17.516    design_1_i/ad9851gfsk_0/U0/data_out_t[24]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.504ns  (logic 6.430ns (36.735%)  route 11.074ns (63.265%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    16.172 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.172    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.411 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.791    17.202    design_1_i/ad9851gfsk_0/U0/data_out_t0[26]
    SLICE_X16Y51         LUT5 (Prop_lut5_I1_O)        0.302    17.504 r  design_1_i/ad9851gfsk_0/U0/data_out_t[26]_i_1/O
                         net (fo=1, routed)           0.000    17.504    design_1_i/ad9851gfsk_0/U0/data_out_t[26]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.314ns  (logic 6.221ns (35.930%)  route 11.093ns (64.070%))
  Logic Levels:           20  (CARRY4=8 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    16.202 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.810    17.012    design_1_i/ad9851gfsk_0/U0/data_out_t0[22]
    SLICE_X21Y50         LUT5 (Prop_lut5_I1_O)        0.302    17.314 r  design_1_i/ad9851gfsk_0/U0/data_out_t[22]_i_1/O
                         net (fo=1, routed)           0.000    17.314    design_1_i/ad9851gfsk_0/U0/data_out_t[22]_i_1_n_0
    SLICE_X21Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.221ns  (logic 6.285ns (36.495%)  route 10.936ns (63.505%))
  Logic Levels:           20  (CARRY4=8 FDRE=1 LUT1=1 LUT2=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[0]/Q
                         net (fo=141, routed)         2.875     3.331    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.455 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222/O
                         net (fo=1, routed)           0.000     3.455    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_222_n_0
    SLICE_X23Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     3.700 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_181_n_0
    SLICE_X23Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     3.804 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161/O
                         net (fo=1, routed)           0.801     4.605    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_161_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.316     4.921 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105/O
                         net (fo=1, routed)           0.964     5.885    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_105_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.009 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     7.056    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     7.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     8.171    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     8.531 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     9.371    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     9.703 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.216 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.669 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    11.637    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    11.932 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    11.932    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.572 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    13.805    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    14.111 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.509 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    14.509    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.731 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    15.323    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    16.262 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.653    16.915    design_1_i/ad9851gfsk_0/U0/data_out_t0[23]
    SLICE_X21Y50         LUT5 (Prop_lut5_I1_O)        0.306    17.221 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_1/O
                         net (fo=1, routed)           0.000    17.221    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_1_n_0
    SLICE_X21Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sample_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/sample_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sample_counter_reg[5]/C
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/sample_counter_reg[5]/Q
                         net (fo=8, routed)           0.143     0.284    design_1_i/ad9851gfsk_0/U0/sample_counter_reg__0[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  design_1_i/ad9851gfsk_0/U0/sample_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     0.329    design_1_i/ad9851gfsk_0/U0/p_0_in[6]
    SLICE_X22Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/sample_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[10]/C
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/serial_data_reg[10]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[10]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.042     0.339 r  design_1_i/AD9851_0/U0/serial_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/AD9851_0/U0/serial_data[9]_i_1_n_0
    SLICE_X9Y51          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[33]/C
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/serial_data_reg[33]/Q
                         net (fo=1, routed)           0.159     0.300    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[33]
    SLICE_X9Y53          LUT2 (Prop_lut2_I1_O)        0.042     0.342 r  design_1_i/AD9851_0/U0/serial_data[32]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/AD9851_0/U0/serial_data[32]_i_1_n_0
    SLICE_X9Y53          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/Q
                         net (fo=13, routed)          0.157     0.298    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[5]
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  design_1_i/ad9851gfsk_0/U0/sym_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    design_1_i/ad9851gfsk_0/U0/sym_counter[5]
    SLICE_X25Y54         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_reg[1]/C
    SLICE_X7Y48          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    design_1_i/AD9851_0/U0/serial_data_reg_n_0_[1]
    SLICE_X7Y48          LUT3 (Prop_lut3_I2_O)        0.045     0.344 r  design_1_i/AD9851_0/U0/serial_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    design_1_i/AD9851_0/U0/serial_data[0]_i_1_n_0
    SLICE_X7Y48          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/sym_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[5]/Q
                         net (fo=13, routed)          0.162     0.303    design_1_i/ad9851gfsk_0/U0/sym_counter_reg_n_0_[5]
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  design_1_i/ad9851gfsk_0/U0/sym_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     0.348    design_1_i/ad9851gfsk_0/U0/sym_counter[6]
    SLICE_X24Y54         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/sym_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[7]/C
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[7]/Q
                         net (fo=3, routed)           0.168     0.309    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[7]
    SLICE_X29Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  design_1_i/ad9851gfsk_0/U0/pwm_dc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/ad9851gfsk_0/U0/pwm_dc[7]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/ad9851_ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/ad9851_ctrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/ad9851_ctrl_reg[2]/C
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/ad9851_ctrl_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    design_1_i/ad9851gfsk_0/U0/phi_out[32]
    SLICE_X25Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  design_1_i/ad9851gfsk_0/U0/ad9851_ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/ad9851gfsk_0/U0/ad9851_ctrl[2]_i_1_n_0
    SLICE_X25Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/ad9851_ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/serial_data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/AD9851_0/U0/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE                         0.000     0.000 r  design_1_i/AD9851_0/U0/serial_data_out_reg/C
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/serial_data_out_reg/Q
                         net (fo=2, routed)           0.170     0.311    design_1_i/AD9851_0/U0/serial_data_out
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  design_1_i/AD9851_0/U0/serial_data_out_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/AD9851_0/U0/serial_data_out_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  design_1_i/AD9851_0/U0/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD9851_0/U0/fq_ud_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AD9851_0/U0/fq_ud_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE                         0.000     0.000 r  design_1_i/AD9851_0/U0/fq_ud_reg/C
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AD9851_0/U0/fq_ud_reg/Q
                         net (fo=2, routed)           0.170     0.311    design_1_i/AD9851_0/U0/fq_ud_out
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  design_1_i/AD9851_0/U0/fq_ud_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/AD9851_0/U0/fq_ud_i_1_n_0
    SLICE_X15Y60         FDCE                                         r  design_1_i/AD9851_0/U0/fq_ud_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.831ns  (logic 4.263ns (30.822%)  route 9.568ns (69.178%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.469     4.957    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.081 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_21/O
                         net (fo=1, routed)           0.000     5.081    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_21_n_0
    SLICE_X20Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.295 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]_i_8/O
                         net (fo=1, routed)           0.452     5.748    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]_i_8_n_0
    SLICE_X20Y52         LUT5 (Prop_lut5_I0_O)        0.297     6.045 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_4/O
                         net (fo=2, routed)           0.667     6.711    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_4_n_0
    SLICE_X21Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.835 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_3/O
                         net (fo=31, routed)          2.191     9.026    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_3_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.150 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_77/O
                         net (fo=3, routed)           0.780     9.930    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_77_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I4_O)        0.150    10.080 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_41/O
                         net (fo=2, routed)           0.826    10.906    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_41_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.348    11.254 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_45/O
                         net (fo=1, routed)           0.000    11.254    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_45_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.786 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.786    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_22_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.120 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_22/O[1]
                         net (fo=1, routed)           1.134    13.254    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_22_n_6
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.303    13.557 r  design_1_i/ad9851gfsk_0/U0/data_out_t[9]_i_7/O
                         net (fo=1, routed)           0.000    13.557    design_1_i/ad9851gfsk_0/U0/data_out_t[9]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.107 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.107    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.329 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.949    15.278    design_1_i/ad9851gfsk_0/U0/data_out_t03_out[12]
    SLICE_X19Y48         LUT6 (Prop_lut6_I4_O)        0.299    15.577 f  design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_3/O
                         net (fo=1, routed)           1.100    16.677    design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_3_n_0
    SLICE_X20Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.801 r  design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_1/O
                         net (fo=1, routed)           0.000    16.801    design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.797ns  (logic 6.037ns (43.756%)  route 7.760ns (56.244%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.660    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.882 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    14.478    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.327 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.661 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.803    16.464    design_1_i/ad9851gfsk_0/U0/data_out_t0[29]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.303    16.767 r  design_1_i/ad9851gfsk_0/U0/data_out_t[29]_i_1/O
                         net (fo=1, routed)           0.000    16.767    design_1_i/ad9851gfsk_0/U0/data_out_t[29]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.785ns  (logic 6.019ns (43.664%)  route 7.766ns (56.336%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.660    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.882 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    14.478    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.327 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.640 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.809    16.449    design_1_i/ad9851gfsk_0/U0/data_out_t0[31]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.306    16.755 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_3/O
                         net (fo=1, routed)           0.000    16.755    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_3_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.695ns  (logic 5.921ns (43.236%)  route 7.774ns (56.764%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.660    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.882 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    14.478    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.327 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.549 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.817    16.366    design_1_i/ad9851gfsk_0/U0/data_out_t0[28]
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.299    16.665 r  design_1_i/ad9851gfsk_0/U0/data_out_t[28]_i_1/O
                         net (fo=1, routed)           0.000    16.665    design_1_i/ad9851gfsk_0/U0/data_out_t[28]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.681ns  (logic 5.923ns (43.295%)  route 7.758ns (56.705%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.768 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    14.359    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.208    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.542 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.805    16.348    design_1_i/ad9851gfsk_0/U0/data_out_t0[25]
    SLICE_X16Y51         LUT5 (Prop_lut5_I1_O)        0.303    16.651 r  design_1_i/ad9851gfsk_0/U0/data_out_t[25]_i_1/O
                         net (fo=1, routed)           0.000    16.651    design_1_i/ad9851gfsk_0/U0/data_out_t[25]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.680ns  (logic 5.941ns (43.430%)  route 7.739ns (56.570%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.660    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.882 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.596    14.478    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_12_n_7
    SLICE_X18Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.327 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.566 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.782    16.348    design_1_i/ad9851gfsk_0/U0/data_out_t0[30]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.302    16.650 r  design_1_i/ad9851gfsk_0/U0/data_out_t[30]_i_1/O
                         net (fo=1, routed)           0.000    16.650    design_1_i/ad9851gfsk_0/U0/data_out_t[30]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 5.905ns (43.188%)  route 7.768ns (56.812%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.768 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    14.359    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.208    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.521 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.815    16.337    design_1_i/ad9851gfsk_0/U0/data_out_t0[27]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.306    16.643 r  design_1_i/ad9851gfsk_0/U0/data_out_t[27]_i_1/O
                         net (fo=1, routed)           0.000    16.643    design_1_i/ad9851gfsk_0/U0/data_out_t[27]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.582ns  (logic 5.807ns (42.754%)  route 7.775ns (57.246%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.768 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    14.359    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.208    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.430 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.823    16.253    design_1_i/ad9851gfsk_0/U0/data_out_t0[24]
    SLICE_X15Y51         LUT5 (Prop_lut5_I1_O)        0.299    16.552 r  design_1_i/ad9851gfsk_0/U0/data_out_t[24]_i_1/O
                         net (fo=1, routed)           0.000    16.552    design_1_i/ad9851gfsk_0/U0/data_out_t[24]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.570ns  (logic 5.827ns (42.941%)  route 7.743ns (57.059%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.027     4.515    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104/O
                         net (fo=1, routed)           0.282     4.921    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_104_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.045 f  design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69/O
                         net (fo=19, routed)          1.047     6.093    design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_69_n_0
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.245 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86/O
                         net (fo=3, routed)           0.962     7.207    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_86_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.360     7.567 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63/O
                         net (fo=2, routed)           0.841     8.408    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_63_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.740 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_67_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.253 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.253    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_31_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.370 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_19_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.487 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.487    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[15]_i_8_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.706 f  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[19]_i_8/O[0]
                         net (fo=2, routed)           0.967    10.673    design_1_i/ad9851gfsk_0/U0_n_52
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.295    10.968 r  design_1_i/ad9851gfsk_0/data_out_t[19]_i_9/O
                         net (fo=1, routed)           0.000    10.968    design_1_i/ad9851gfsk_0/data_out_t[19]_i_9_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.608 r  design_1_i/ad9851gfsk_0/data_out_t_reg[19]_i_5/O[3]
                         net (fo=2, routed)           1.233    12.841    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_0[3]
    SLICE_X19Y49         LUT5 (Prop_lut5_I3_O)        0.306    13.147 r  design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11/O
                         net (fo=1, routed)           0.000    13.147    design_1_i/ad9851gfsk_0/U0/data_out_t[23]_i_11_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.545 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.546    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_5_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.768 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.592    14.359    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_5_n_7
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.208 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.208    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[23]_i_3_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.447 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.791    16.238    design_1_i/ad9851gfsk_0/U0/data_out_t0[26]
    SLICE_X16Y51         LUT5 (Prop_lut5_I1_O)        0.302    16.540 r  design_1_i/ad9851gfsk_0/U0/data_out_t[26]_i_1/O
                         net (fo=1, routed)           0.000    16.540    design_1_i/ad9851gfsk_0/U0/data_out_t[26]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.490ns  (logic 4.138ns (30.675%)  route 9.352ns (69.325%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.662     2.970    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           1.469     4.957    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X20Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.081 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_21/O
                         net (fo=1, routed)           0.000     5.081    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_21_n_0
    SLICE_X20Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.295 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]_i_8/O
                         net (fo=1, routed)           0.452     5.748    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]_i_8_n_0
    SLICE_X20Y52         LUT5 (Prop_lut5_I0_O)        0.297     6.045 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_4/O
                         net (fo=2, routed)           0.667     6.711    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_4_n_0
    SLICE_X21Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.835 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_3/O
                         net (fo=31, routed)          2.191     9.026    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_3_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.150 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_77/O
                         net (fo=3, routed)           0.780     9.930    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_77_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I4_O)        0.150    10.080 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_41/O
                         net (fo=2, routed)           0.826    10.906    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_41_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.348    11.254 r  design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_45/O
                         net (fo=1, routed)           0.000    11.254    design_1_i/ad9851gfsk_0/U0/data_out_t[7]_i_45_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.786 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.786    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[7]_i_22_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.120 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_22/O[1]
                         net (fo=1, routed)           1.134    13.254    design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_22_n_6
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.303    13.557 r  design_1_i/ad9851gfsk_0/U0/data_out_t[9]_i_7/O
                         net (fo=1, routed)           0.000    13.557    design_1_i/ad9851gfsk_0/U0/data_out_t[9]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.197 r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.731    14.927    design_1_i/ad9851gfsk_0/U0/data_out_t03_out[11]
    SLICE_X19Y48         LUT6 (Prop_lut6_I4_O)        0.306    15.233 f  design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_2/O
                         net (fo=1, routed)           1.102    16.336    design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_2_n_0
    SLICE_X20Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.460 r  design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_1/O
                         net (fo=1, routed)           0.000    16.460    design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.226%)  route 0.254ns (57.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.558     0.899    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X21Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][1]/Q
                         net (fo=6, routed)           0.254     1.294    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[1]
    SLICE_X20Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.339 r  design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/ad9851gfsk_0/U0/data_out_t[11]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.209ns (35.074%)  route 0.387ns (64.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.558     0.899    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X20Y55         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][0]/Q
                         net (fo=6, routed)           0.387     1.449    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[0]
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.494 r  design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_1/O
                         net (fo=1, routed)           0.000     1.494    design_1_i/ad9851gfsk_0/U0/data_out_t[10]_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.227ns (38.205%)  route 0.367ns (61.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.367     1.422    design_1_i/AD9851_0/U0/valid_in
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.099     1.521 r  design_1_i/AD9851_0/U0/serial_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.521    design_1_i/AD9851_0/U0/serial_data[1]_i_1_n_0
    SLICE_X7Y48          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.228ns (38.308%)  route 0.367ns (61.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.367     1.422    design_1_i/AD9851_0/U0/valid_in
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.100     1.522 r  design_1_i/AD9851_0/U0/serial_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/AD9851_0/U0/serial_data[2]_i_1_n_0
    SLICE_X7Y48          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/symbols_reg[79][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad9851gfsk_0/U0/data_out_t_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.186ns (27.339%)  route 0.494ns (72.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.558     0.899    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X21Y54         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ad9851gfsk_0/U0/symbols_reg[79][2]/Q
                         net (fo=6, routed)           0.494     1.534    design_1_i/ad9851gfsk_0/U0/symbols_reg[79]_118[2]
    SLICE_X20Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.579 r  design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_1/O
                         net (fo=1, routed)           0.000     1.579    design_1_i/ad9851gfsk_0/U0/data_out_t[12]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/data_out_t_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.227ns (34.760%)  route 0.426ns (65.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.426     1.481    design_1_i/AD9851_0/U0/valid_in
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.099     1.580 r  design_1_i/AD9851_0/U0/serial_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.580    design_1_i/AD9851_0/U0/serial_data_out_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  design_1_i/AD9851_0/U0/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.227ns (33.472%)  route 0.451ns (66.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.451     1.506    design_1_i/AD9851_0/U0/valid_in
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.099     1.605 r  design_1_i/AD9851_0/U0/serial_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.605    design_1_i/AD9851_0/U0/serial_data[0]_i_1_n_0
    SLICE_X7Y48          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.224ns (29.963%)  route 0.524ns (70.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.524     1.578    design_1_i/AD9851_0/U0/valid_in
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.096     1.674 r  design_1_i/AD9851_0/U0/serial_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.674    design_1_i/AD9851_0/U0/serial_data[4]_i_1_n_0
    SLICE_X9Y50          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.227ns (30.245%)  route 0.524ns (69.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.524     1.578    design_1_i/AD9851_0/U0/valid_in
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.099     1.677 r  design_1_i/AD9851_0/U0/serial_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.677    design_1_i/AD9851_0/U0/serial_data[10]_i_1_n_0
    SLICE_X9Y51          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9851_0/U0/serial_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.225ns (29.977%)  route 0.526ns (70.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.586     0.927    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X5Y47          FDRE                                         r  design_1_i/ad9851gfsk_0/U0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ad9851gfsk_0/U0/valid_reg/Q
                         net (fo=72, routed)          0.526     1.580    design_1_i/AD9851_0/U0/valid_in
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.097     1.677 r  design_1_i/AD9851_0/U0/serial_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.677    design_1_i/AD9851_0/U0/serial_data[6]_i_1_n_0
    SLICE_X9Y50          FDCE                                         r  design_1_i/AD9851_0/U0/serial_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.142ns (28.770%)  route 2.827ns (71.230%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.937     3.057    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.788     3.969    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 1.142ns (36.428%)  route 1.993ns (63.572%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[6]/Q
                         net (fo=3, routed)           1.103     1.621    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[6]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.745 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.121 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.890     3.011    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.124     3.135 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_1/O
                         net (fo=1, routed)           0.000     3.135    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          1.490     2.682    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.313ns (37.449%)  route 0.523ns (62.551%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.314     0.791    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.836 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_1/O
                         net (fo=1, routed)           0.000     0.836    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y51         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X30Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.313ns (27.500%)  route 0.825ns (72.500%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE                         0.000     0.000 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/C
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/ad9851gfsk_0/U0/pwm_dc_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    design_1_i/ad9851gfsk_0/U0/pwm_dc_reg_n_0_[5]
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.043     0.392 r  design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/ad9851gfsk_0/U0/pwm_am_out_i_5_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.476 f  design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3/CO[3]
                         net (fo=2, routed)           0.344     0.820    design_1_i/ad9851gfsk_0/U0/pwm_am_out_reg_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ad9851gfsk_0/U0/pwm_counter[5]_i_1/O
                         net (fo=6, routed)           0.273     1.138    design_1_i/ad9851gfsk_0/U0/pwm_counter
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=71, routed)          0.831     1.201    design_1_i/ad9851gfsk_0/U0/S_AXI_ACLK
    SLICE_X31Y50         FDRE                                         r  design_1_i/ad9851gfsk_0/U0/pwm_counter_reg[5]/C





