#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED_R */
LED_R__0__DM__MASK EQU 0x07
LED_R__0__DM__SHIFT EQU 0
LED_R__0__DR EQU CYREG_PRT2_DR
LED_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_R__0__HSIOM_MASK EQU 0x0000000F
LED_R__0__HSIOM_SHIFT EQU 0
LED_R__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_R__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_R__0__MASK EQU 0x01
LED_R__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_R__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_R__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_R__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_R__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_R__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_R__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_R__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_R__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_R__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_R__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_R__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_R__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_R__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_R__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_R__0__PC EQU CYREG_PRT2_PC
LED_R__0__PC2 EQU CYREG_PRT2_PC2
LED_R__0__PORT EQU 2
LED_R__0__PS EQU CYREG_PRT2_PS
LED_R__0__SHIFT EQU 0
LED_R__DR EQU CYREG_PRT2_DR
LED_R__INTCFG EQU CYREG_PRT2_INTCFG
LED_R__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_R__MASK EQU 0x01
LED_R__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_R__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_R__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_R__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_R__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_R__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_R__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_R__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_R__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_R__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_R__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_R__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_R__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_R__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_R__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_R__PC EQU CYREG_PRT2_PC
LED_R__PC2 EQU CYREG_PRT2_PC2
LED_R__PORT EQU 2
LED_R__PS EQU CYREG_PRT2_PS
LED_R__SHIFT EQU 0

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* SCBCLK */
SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SCBCLK__ENABLE_MASK EQU 0x80000000
SCBCLK__MASK EQU 0x80000000
SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* DEBUGPIN0 */
DEBUGPIN0__0__DM__MASK EQU 0x07
DEBUGPIN0__0__DM__SHIFT EQU 0
DEBUGPIN0__0__DR EQU CYREG_PRT3_DR
DEBUGPIN0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DEBUGPIN0__0__HSIOM_MASK EQU 0x0000000F
DEBUGPIN0__0__HSIOM_SHIFT EQU 0
DEBUGPIN0__0__INTCFG EQU CYREG_PRT3_INTCFG
DEBUGPIN0__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DEBUGPIN0__0__MASK EQU 0x01
DEBUGPIN0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DEBUGPIN0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DEBUGPIN0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DEBUGPIN0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DEBUGPIN0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DEBUGPIN0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DEBUGPIN0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DEBUGPIN0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DEBUGPIN0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DEBUGPIN0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DEBUGPIN0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DEBUGPIN0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DEBUGPIN0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DEBUGPIN0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DEBUGPIN0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DEBUGPIN0__0__PC EQU CYREG_PRT3_PC
DEBUGPIN0__0__PC2 EQU CYREG_PRT3_PC2
DEBUGPIN0__0__PORT EQU 3
DEBUGPIN0__0__PS EQU CYREG_PRT3_PS
DEBUGPIN0__0__SHIFT EQU 0
DEBUGPIN0__DR EQU CYREG_PRT3_DR
DEBUGPIN0__INTCFG EQU CYREG_PRT3_INTCFG
DEBUGPIN0__INTSTAT EQU CYREG_PRT3_INTSTAT
DEBUGPIN0__MASK EQU 0x01
DEBUGPIN0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DEBUGPIN0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DEBUGPIN0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DEBUGPIN0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DEBUGPIN0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DEBUGPIN0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DEBUGPIN0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DEBUGPIN0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DEBUGPIN0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DEBUGPIN0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DEBUGPIN0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DEBUGPIN0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DEBUGPIN0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DEBUGPIN0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DEBUGPIN0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DEBUGPIN0__PC EQU CYREG_PRT3_PC
DEBUGPIN0__PC2 EQU CYREG_PRT3_PC2
DEBUGPIN0__PORT EQU 3
DEBUGPIN0__PS EQU CYREG_PRT3_PS
DEBUGPIN0__SHIFT EQU 0

/* DEBUGPIN1 */
DEBUGPIN1__0__DM__MASK EQU 0x38
DEBUGPIN1__0__DM__SHIFT EQU 3
DEBUGPIN1__0__DR EQU CYREG_PRT3_DR
DEBUGPIN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DEBUGPIN1__0__HSIOM_MASK EQU 0x000000F0
DEBUGPIN1__0__HSIOM_SHIFT EQU 4
DEBUGPIN1__0__INTCFG EQU CYREG_PRT3_INTCFG
DEBUGPIN1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DEBUGPIN1__0__MASK EQU 0x02
DEBUGPIN1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DEBUGPIN1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DEBUGPIN1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DEBUGPIN1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DEBUGPIN1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DEBUGPIN1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DEBUGPIN1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DEBUGPIN1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DEBUGPIN1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DEBUGPIN1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DEBUGPIN1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DEBUGPIN1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DEBUGPIN1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DEBUGPIN1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DEBUGPIN1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DEBUGPIN1__0__PC EQU CYREG_PRT3_PC
DEBUGPIN1__0__PC2 EQU CYREG_PRT3_PC2
DEBUGPIN1__0__PORT EQU 3
DEBUGPIN1__0__PS EQU CYREG_PRT3_PS
DEBUGPIN1__0__SHIFT EQU 1
DEBUGPIN1__DR EQU CYREG_PRT3_DR
DEBUGPIN1__INTCFG EQU CYREG_PRT3_INTCFG
DEBUGPIN1__INTSTAT EQU CYREG_PRT3_INTSTAT
DEBUGPIN1__MASK EQU 0x02
DEBUGPIN1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DEBUGPIN1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DEBUGPIN1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DEBUGPIN1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DEBUGPIN1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DEBUGPIN1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DEBUGPIN1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DEBUGPIN1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DEBUGPIN1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DEBUGPIN1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DEBUGPIN1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DEBUGPIN1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DEBUGPIN1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DEBUGPIN1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DEBUGPIN1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DEBUGPIN1__PC EQU CYREG_PRT3_PC
DEBUGPIN1__PC2 EQU CYREG_PRT3_PC2
DEBUGPIN1__PORT EQU 3
DEBUGPIN1__PS EQU CYREG_PRT3_PS
DEBUGPIN1__SHIFT EQU 1

/* DEBUGPIN2 */
DEBUGPIN2__0__DM__MASK EQU 0x07
DEBUGPIN2__0__DM__SHIFT EQU 0
DEBUGPIN2__0__DR EQU CYREG_PRT4_DR
DEBUGPIN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DEBUGPIN2__0__HSIOM_MASK EQU 0x0000000F
DEBUGPIN2__0__HSIOM_SHIFT EQU 0
DEBUGPIN2__0__INTCFG EQU CYREG_PRT4_INTCFG
DEBUGPIN2__0__INTSTAT EQU CYREG_PRT4_INTSTAT
DEBUGPIN2__0__MASK EQU 0x01
DEBUGPIN2__0__PC EQU CYREG_PRT4_PC
DEBUGPIN2__0__PC2 EQU CYREG_PRT4_PC2
DEBUGPIN2__0__PORT EQU 4
DEBUGPIN2__0__PS EQU CYREG_PRT4_PS
DEBUGPIN2__0__SHIFT EQU 0
DEBUGPIN2__DR EQU CYREG_PRT4_DR
DEBUGPIN2__INTCFG EQU CYREG_PRT4_INTCFG
DEBUGPIN2__INTSTAT EQU CYREG_PRT4_INTSTAT
DEBUGPIN2__MASK EQU 0x01
DEBUGPIN2__PC EQU CYREG_PRT4_PC
DEBUGPIN2__PC2 EQU CYREG_PRT4_PC2
DEBUGPIN2__PORT EQU 4
DEBUGPIN2__PS EQU CYREG_PRT4_PS
DEBUGPIN2__SHIFT EQU 0

/* DEBUGPIN3 */
DEBUGPIN3__0__DM__MASK EQU 0x38
DEBUGPIN3__0__DM__SHIFT EQU 3
DEBUGPIN3__0__DR EQU CYREG_PRT4_DR
DEBUGPIN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DEBUGPIN3__0__HSIOM_MASK EQU 0x000000F0
DEBUGPIN3__0__HSIOM_SHIFT EQU 4
DEBUGPIN3__0__INTCFG EQU CYREG_PRT4_INTCFG
DEBUGPIN3__0__INTSTAT EQU CYREG_PRT4_INTSTAT
DEBUGPIN3__0__MASK EQU 0x02
DEBUGPIN3__0__PC EQU CYREG_PRT4_PC
DEBUGPIN3__0__PC2 EQU CYREG_PRT4_PC2
DEBUGPIN3__0__PORT EQU 4
DEBUGPIN3__0__PS EQU CYREG_PRT4_PS
DEBUGPIN3__0__SHIFT EQU 1
DEBUGPIN3__DR EQU CYREG_PRT4_DR
DEBUGPIN3__INTCFG EQU CYREG_PRT4_INTCFG
DEBUGPIN3__INTSTAT EQU CYREG_PRT4_INTSTAT
DEBUGPIN3__MASK EQU 0x02
DEBUGPIN3__PC EQU CYREG_PRT4_PC
DEBUGPIN3__PC2 EQU CYREG_PRT4_PC2
DEBUGPIN3__PORT EQU 4
DEBUGPIN3__PS EQU CYREG_PRT4_PS
DEBUGPIN3__SHIFT EQU 1

/* P2_3_MODE */
P2_3_MODE__0__DM__MASK EQU 0xE00
P2_3_MODE__0__DM__SHIFT EQU 9
P2_3_MODE__0__DR EQU CYREG_PRT2_DR
P2_3_MODE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_3_MODE__0__HSIOM_MASK EQU 0x0000F000
P2_3_MODE__0__HSIOM_SHIFT EQU 12
P2_3_MODE__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_MODE__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_MODE__0__MASK EQU 0x08
P2_3_MODE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_MODE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_MODE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_MODE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_MODE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_MODE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_MODE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_MODE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_MODE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_MODE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_MODE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_MODE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_MODE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_MODE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_MODE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_MODE__0__PC EQU CYREG_PRT2_PC
P2_3_MODE__0__PC2 EQU CYREG_PRT2_PC2
P2_3_MODE__0__PORT EQU 2
P2_3_MODE__0__PS EQU CYREG_PRT2_PS
P2_3_MODE__0__SHIFT EQU 3
P2_3_MODE__DR EQU CYREG_PRT2_DR
P2_3_MODE__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_MODE__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_MODE__MASK EQU 0x08
P2_3_MODE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_MODE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_MODE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_MODE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_MODE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_MODE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_MODE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_MODE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_MODE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_MODE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_MODE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_MODE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_MODE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_MODE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_MODE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_MODE__PC EQU CYREG_PRT2_PC
P2_3_MODE__PC2 EQU CYREG_PRT2_PC2
P2_3_MODE__PORT EQU 2
P2_3_MODE__PS EQU CYREG_PRT2_PS
P2_3_MODE__SHIFT EQU 3

/* P2_4_A_PH */
P2_4_A_PH__0__DM__MASK EQU 0x7000
P2_4_A_PH__0__DM__SHIFT EQU 12
P2_4_A_PH__0__DR EQU CYREG_PRT2_DR
P2_4_A_PH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_4_A_PH__0__HSIOM_MASK EQU 0x000F0000
P2_4_A_PH__0__HSIOM_SHIFT EQU 16
P2_4_A_PH__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_A_PH__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_A_PH__0__MASK EQU 0x10
P2_4_A_PH__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_4_A_PH__0__OUT_SEL_SHIFT EQU 8
P2_4_A_PH__0__OUT_SEL_VAL EQU -1
P2_4_A_PH__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_A_PH__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_A_PH__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_A_PH__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_A_PH__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_A_PH__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_A_PH__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_A_PH__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_A_PH__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_A_PH__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_A_PH__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_A_PH__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_A_PH__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_A_PH__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_A_PH__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_A_PH__0__PC EQU CYREG_PRT2_PC
P2_4_A_PH__0__PC2 EQU CYREG_PRT2_PC2
P2_4_A_PH__0__PORT EQU 2
P2_4_A_PH__0__PS EQU CYREG_PRT2_PS
P2_4_A_PH__0__SHIFT EQU 4
P2_4_A_PH__DR EQU CYREG_PRT2_DR
P2_4_A_PH__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_A_PH__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_A_PH__MASK EQU 0x10
P2_4_A_PH__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_A_PH__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_A_PH__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_A_PH__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_A_PH__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_A_PH__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_A_PH__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_A_PH__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_A_PH__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_A_PH__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_A_PH__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_A_PH__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_A_PH__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_A_PH__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_A_PH__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_A_PH__PC EQU CYREG_PRT2_PC
P2_4_A_PH__PC2 EQU CYREG_PRT2_PC2
P2_4_A_PH__PORT EQU 2
P2_4_A_PH__PS EQU CYREG_PRT2_PS
P2_4_A_PH__SHIFT EQU 4

/* P2_5_A_EN */
P2_5_A_EN__0__DM__MASK EQU 0x38000
P2_5_A_EN__0__DM__SHIFT EQU 15
P2_5_A_EN__0__DR EQU CYREG_PRT2_DR
P2_5_A_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_5_A_EN__0__HSIOM_MASK EQU 0x00F00000
P2_5_A_EN__0__HSIOM_SHIFT EQU 20
P2_5_A_EN__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_5_A_EN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_5_A_EN__0__MASK EQU 0x20
P2_5_A_EN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_5_A_EN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_5_A_EN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_5_A_EN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_5_A_EN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_5_A_EN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_5_A_EN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_5_A_EN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_5_A_EN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_5_A_EN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_5_A_EN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_5_A_EN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_5_A_EN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_5_A_EN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_5_A_EN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_5_A_EN__0__PC EQU CYREG_PRT2_PC
P2_5_A_EN__0__PC2 EQU CYREG_PRT2_PC2
P2_5_A_EN__0__PORT EQU 2
P2_5_A_EN__0__PS EQU CYREG_PRT2_PS
P2_5_A_EN__0__SHIFT EQU 5
P2_5_A_EN__DR EQU CYREG_PRT2_DR
P2_5_A_EN__INTCFG EQU CYREG_PRT2_INTCFG
P2_5_A_EN__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_5_A_EN__MASK EQU 0x20
P2_5_A_EN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_5_A_EN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_5_A_EN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_5_A_EN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_5_A_EN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_5_A_EN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_5_A_EN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_5_A_EN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_5_A_EN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_5_A_EN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_5_A_EN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_5_A_EN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_5_A_EN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_5_A_EN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_5_A_EN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_5_A_EN__PC EQU CYREG_PRT2_PC
P2_5_A_EN__PC2 EQU CYREG_PRT2_PC2
P2_5_A_EN__PORT EQU 2
P2_5_A_EN__PS EQU CYREG_PRT2_PS
P2_5_A_EN__SHIFT EQU 5

/* P2_6_B_PH */
P2_6_B_PH__0__DM__MASK EQU 0x1C0000
P2_6_B_PH__0__DM__SHIFT EQU 18
P2_6_B_PH__0__DR EQU CYREG_PRT2_DR
P2_6_B_PH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_6_B_PH__0__HSIOM_MASK EQU 0x0F000000
P2_6_B_PH__0__HSIOM_SHIFT EQU 24
P2_6_B_PH__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_B_PH__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_B_PH__0__MASK EQU 0x40
P2_6_B_PH__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_6_B_PH__0__OUT_SEL_SHIFT EQU 12
P2_6_B_PH__0__OUT_SEL_VAL EQU -1
P2_6_B_PH__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_B_PH__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_B_PH__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_B_PH__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_B_PH__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_B_PH__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_B_PH__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_B_PH__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_B_PH__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_B_PH__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_B_PH__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_B_PH__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_B_PH__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_B_PH__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_B_PH__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_B_PH__0__PC EQU CYREG_PRT2_PC
P2_6_B_PH__0__PC2 EQU CYREG_PRT2_PC2
P2_6_B_PH__0__PORT EQU 2
P2_6_B_PH__0__PS EQU CYREG_PRT2_PS
P2_6_B_PH__0__SHIFT EQU 6
P2_6_B_PH__DR EQU CYREG_PRT2_DR
P2_6_B_PH__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_B_PH__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_B_PH__MASK EQU 0x40
P2_6_B_PH__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_B_PH__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_B_PH__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_B_PH__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_B_PH__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_B_PH__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_B_PH__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_B_PH__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_B_PH__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_B_PH__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_B_PH__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_B_PH__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_B_PH__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_B_PH__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_B_PH__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_B_PH__PC EQU CYREG_PRT2_PC
P2_6_B_PH__PC2 EQU CYREG_PRT2_PC2
P2_6_B_PH__PORT EQU 2
P2_6_B_PH__PS EQU CYREG_PRT2_PS
P2_6_B_PH__SHIFT EQU 6

/* P2_7_B_EN */
P2_7_B_EN__0__DM__MASK EQU 0xE00000
P2_7_B_EN__0__DM__SHIFT EQU 21
P2_7_B_EN__0__DR EQU CYREG_PRT2_DR
P2_7_B_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_7_B_EN__0__HSIOM_MASK EQU 0xF0000000
P2_7_B_EN__0__HSIOM_SHIFT EQU 28
P2_7_B_EN__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_B_EN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_B_EN__0__MASK EQU 0x80
P2_7_B_EN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_B_EN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_B_EN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_B_EN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_B_EN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_B_EN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_B_EN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_B_EN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_B_EN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_B_EN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_B_EN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_B_EN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_B_EN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_B_EN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_B_EN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_B_EN__0__PC EQU CYREG_PRT2_PC
P2_7_B_EN__0__PC2 EQU CYREG_PRT2_PC2
P2_7_B_EN__0__PORT EQU 2
P2_7_B_EN__0__PS EQU CYREG_PRT2_PS
P2_7_B_EN__0__SHIFT EQU 7
P2_7_B_EN__DR EQU CYREG_PRT2_DR
P2_7_B_EN__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_B_EN__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_B_EN__MASK EQU 0x80
P2_7_B_EN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_B_EN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_B_EN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_B_EN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_B_EN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_B_EN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_B_EN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_B_EN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_B_EN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_B_EN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_B_EN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_B_EN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_B_EN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_B_EN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_B_EN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_B_EN__PC EQU CYREG_PRT2_PC
P2_7_B_EN__PC2 EQU CYREG_PRT2_PC2
P2_7_B_EN__PORT EQU 2
P2_7_B_EN__PS EQU CYREG_PRT2_PS
P2_7_B_EN__SHIFT EQU 7

/* USER_PORT_SCB */
USER_PORT_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
USER_PORT_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
USER_PORT_SCB__CTRL EQU CYREG_SCB1_CTRL
USER_PORT_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
USER_PORT_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
USER_PORT_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
USER_PORT_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
USER_PORT_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
USER_PORT_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
USER_PORT_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
USER_PORT_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
USER_PORT_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
USER_PORT_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
USER_PORT_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
USER_PORT_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
USER_PORT_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
USER_PORT_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
USER_PORT_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
USER_PORT_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
USER_PORT_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
USER_PORT_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
USER_PORT_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
USER_PORT_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
USER_PORT_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
USER_PORT_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
USER_PORT_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
USER_PORT_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
USER_PORT_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
USER_PORT_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
USER_PORT_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
USER_PORT_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
USER_PORT_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
USER_PORT_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
USER_PORT_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
USER_PORT_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
USER_PORT_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
USER_PORT_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
USER_PORT_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
USER_PORT_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
USER_PORT_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
USER_PORT_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
USER_PORT_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
USER_PORT_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
USER_PORT_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
USER_PORT_SCB__INTR_M EQU CYREG_SCB1_INTR_M
USER_PORT_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
USER_PORT_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
USER_PORT_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
USER_PORT_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
USER_PORT_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
USER_PORT_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
USER_PORT_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
USER_PORT_SCB__INTR_S EQU CYREG_SCB1_INTR_S
USER_PORT_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
USER_PORT_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
USER_PORT_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
USER_PORT_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
USER_PORT_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
USER_PORT_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
USER_PORT_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
USER_PORT_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
USER_PORT_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
USER_PORT_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
USER_PORT_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
USER_PORT_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
USER_PORT_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
USER_PORT_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
USER_PORT_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
USER_PORT_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
USER_PORT_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
USER_PORT_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
USER_PORT_SCB__SS0_POSISTION EQU 0
USER_PORT_SCB__SS1_POSISTION EQU 1
USER_PORT_SCB__SS2_POSISTION EQU 2
USER_PORT_SCB__SS3_POSISTION EQU 3
USER_PORT_SCB__STATUS EQU CYREG_SCB1_STATUS
USER_PORT_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
USER_PORT_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
USER_PORT_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
USER_PORT_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
USER_PORT_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
USER_PORT_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
USER_PORT_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
USER_PORT_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* USER_PORT_SCB_IRQ */
USER_PORT_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USER_PORT_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USER_PORT_SCB_IRQ__INTC_MASK EQU 0x800
USER_PORT_SCB_IRQ__INTC_NUMBER EQU 11
USER_PORT_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
USER_PORT_SCB_IRQ__INTC_PRIOR_NUM EQU 3
USER_PORT_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
USER_PORT_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USER_PORT_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* USER_PORT_spi_miso_i2c_sda_uart_tx */
USER_PORT_spi_miso_i2c_sda_uart_tx__0__DM__MASK EQU 0x38000
USER_PORT_spi_miso_i2c_sda_uart_tx__0__DM__SHIFT EQU 15
USER_PORT_spi_miso_i2c_sda_uart_tx__0__DR EQU CYREG_PRT0_DR
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_GPIO EQU 0
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C EQU 14
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C_SDA EQU 14
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_MASK EQU 0x00F00000
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SHIFT EQU 20
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI EQU 15
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI_MISO EQU 15
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART EQU 9
USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART_TX EQU 9
USER_PORT_spi_miso_i2c_sda_uart_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_miso_i2c_sda_uart_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_miso_i2c_sda_uart_tx__0__MASK EQU 0x20
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PC EQU CYREG_PRT0_PC
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PORT EQU 0
USER_PORT_spi_miso_i2c_sda_uart_tx__0__PS EQU CYREG_PRT0_PS
USER_PORT_spi_miso_i2c_sda_uart_tx__0__SHIFT EQU 5
USER_PORT_spi_miso_i2c_sda_uart_tx__DR EQU CYREG_PRT0_DR
USER_PORT_spi_miso_i2c_sda_uart_tx__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_miso_i2c_sda_uart_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_miso_i2c_sda_uart_tx__MASK EQU 0x20
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_miso_i2c_sda_uart_tx__PC EQU CYREG_PRT0_PC
USER_PORT_spi_miso_i2c_sda_uart_tx__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_miso_i2c_sda_uart_tx__PORT EQU 0
USER_PORT_spi_miso_i2c_sda_uart_tx__PS EQU CYREG_PRT0_PS
USER_PORT_spi_miso_i2c_sda_uart_tx__SHIFT EQU 5

/* USER_PORT_spi_mosi_i2c_scl_uart_rx */
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__MASK EQU 0x7000
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__SHIFT EQU 12
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DR EQU CYREG_PRT0_DR
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_GPIO EQU 0
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C EQU 14
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C_SCL EQU 14
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_MASK EQU 0x000F0000
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SHIFT EQU 16
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI EQU 15
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI_MOSI EQU 15
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART EQU 9
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART_RX EQU 9
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__MASK EQU 0x10
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PC EQU CYREG_PRT0_PC
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PORT EQU 0
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PS EQU CYREG_PRT0_PS
USER_PORT_spi_mosi_i2c_scl_uart_rx__0__SHIFT EQU 4
USER_PORT_spi_mosi_i2c_scl_uart_rx__DR EQU CYREG_PRT0_DR
USER_PORT_spi_mosi_i2c_scl_uart_rx__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_mosi_i2c_scl_uart_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_mosi_i2c_scl_uart_rx__MASK EQU 0x10
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_mosi_i2c_scl_uart_rx__PC EQU CYREG_PRT0_PC
USER_PORT_spi_mosi_i2c_scl_uart_rx__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_mosi_i2c_scl_uart_rx__PORT EQU 0
USER_PORT_spi_mosi_i2c_scl_uart_rx__PS EQU CYREG_PRT0_PS
USER_PORT_spi_mosi_i2c_scl_uart_rx__SHIFT EQU 4

/* USER_PORT_spi_sclk */
USER_PORT_spi_sclk__0__DM__MASK EQU 0x1C0000
USER_PORT_spi_sclk__0__DM__SHIFT EQU 18
USER_PORT_spi_sclk__0__DR EQU CYREG_PRT0_DR
USER_PORT_spi_sclk__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
USER_PORT_spi_sclk__0__HSIOM_GPIO EQU 0
USER_PORT_spi_sclk__0__HSIOM_MASK EQU 0x0F000000
USER_PORT_spi_sclk__0__HSIOM_SHIFT EQU 24
USER_PORT_spi_sclk__0__HSIOM_SPI EQU 15
USER_PORT_spi_sclk__0__HSIOM_SPI_CLK EQU 15
USER_PORT_spi_sclk__0__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_sclk__0__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_sclk__0__MASK EQU 0x40
USER_PORT_spi_sclk__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_sclk__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_sclk__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_sclk__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_sclk__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_sclk__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_sclk__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_sclk__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_sclk__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_sclk__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_sclk__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_sclk__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_sclk__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_sclk__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_sclk__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_sclk__0__PC EQU CYREG_PRT0_PC
USER_PORT_spi_sclk__0__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_sclk__0__PORT EQU 0
USER_PORT_spi_sclk__0__PS EQU CYREG_PRT0_PS
USER_PORT_spi_sclk__0__SHIFT EQU 6
USER_PORT_spi_sclk__DR EQU CYREG_PRT0_DR
USER_PORT_spi_sclk__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_sclk__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_sclk__MASK EQU 0x40
USER_PORT_spi_sclk__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_sclk__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_sclk__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_sclk__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_sclk__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_sclk__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_sclk__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_sclk__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_sclk__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_sclk__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_sclk__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_sclk__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_sclk__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_sclk__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_sclk__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_sclk__PC EQU CYREG_PRT0_PC
USER_PORT_spi_sclk__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_sclk__PORT EQU 0
USER_PORT_spi_sclk__PS EQU CYREG_PRT0_PS
USER_PORT_spi_sclk__SHIFT EQU 6

/* USER_PORT_spi_ss0 */
USER_PORT_spi_ss0__0__DM__MASK EQU 0xE00000
USER_PORT_spi_ss0__0__DM__SHIFT EQU 21
USER_PORT_spi_ss0__0__DR EQU CYREG_PRT0_DR
USER_PORT_spi_ss0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
USER_PORT_spi_ss0__0__HSIOM_GPIO EQU 0
USER_PORT_spi_ss0__0__HSIOM_MASK EQU 0xF0000000
USER_PORT_spi_ss0__0__HSIOM_SHIFT EQU 28
USER_PORT_spi_ss0__0__HSIOM_SPI EQU 15
USER_PORT_spi_ss0__0__HSIOM_SPI_SSEL0 EQU 15
USER_PORT_spi_ss0__0__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_ss0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_ss0__0__MASK EQU 0x80
USER_PORT_spi_ss0__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_ss0__0__OUT_SEL_SHIFT EQU 14
USER_PORT_spi_ss0__0__OUT_SEL_VAL EQU -1
USER_PORT_spi_ss0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_ss0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_ss0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_ss0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_ss0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_ss0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_ss0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_ss0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_ss0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_ss0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_ss0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_ss0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_ss0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_ss0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_ss0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_ss0__0__PC EQU CYREG_PRT0_PC
USER_PORT_spi_ss0__0__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_ss0__0__PORT EQU 0
USER_PORT_spi_ss0__0__PS EQU CYREG_PRT0_PS
USER_PORT_spi_ss0__0__SHIFT EQU 7
USER_PORT_spi_ss0__DR EQU CYREG_PRT0_DR
USER_PORT_spi_ss0__INTCFG EQU CYREG_PRT0_INTCFG
USER_PORT_spi_ss0__INTSTAT EQU CYREG_PRT0_INTSTAT
USER_PORT_spi_ss0__MASK EQU 0x80
USER_PORT_spi_ss0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
USER_PORT_spi_ss0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
USER_PORT_spi_ss0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
USER_PORT_spi_ss0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
USER_PORT_spi_ss0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
USER_PORT_spi_ss0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
USER_PORT_spi_ss0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
USER_PORT_spi_ss0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
USER_PORT_spi_ss0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
USER_PORT_spi_ss0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
USER_PORT_spi_ss0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
USER_PORT_spi_ss0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
USER_PORT_spi_ss0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
USER_PORT_spi_ss0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
USER_PORT_spi_ss0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
USER_PORT_spi_ss0__PC EQU CYREG_PRT0_PC
USER_PORT_spi_ss0__PC2 EQU CYREG_PRT0_PC2
USER_PORT_spi_ss0__PORT EQU 0
USER_PORT_spi_ss0__PS EQU CYREG_PRT0_PS
USER_PORT_spi_ss0__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
