Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Dec 12 20:51:47 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MMU_0/ram1_ce_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MMU_0/ram2_ce_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 82 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                   93       -4.168      -88.542                     23                   93        9.500        0.000                       0                   106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.000        0.000                      0                   93       -4.168      -88.542                     23                   93        9.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :           23  Failing Endpoints,  Worst Slack       -4.168ns,  Total Violation      -88.542ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[9]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        16.944ns  (logic 1.570ns (9.264%)  route 15.374ns (90.736%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 19.416 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.011ns
    Computed max time borrow:         9.989ns
    Time borrowed from endpoint:      7.564ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.873    16.338    PC_0/clk_IBUF
    SLICE_X88Y63         LUT2 (Prop_lut2_I1_O)        0.105    16.443 r  PC_0/addr_o_reg[9]_i_1/O
                         net (fo=1, routed)          10.501    26.944    MEM_CONTROLL_0/pc_o_reg[31][8]
    SLICE_X88Y63         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.348    19.416    MEM_CONTROLL_0/E[0]
    SLICE_X88Y63         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[9]/G
                         clock pessimism              0.000    19.416    
                         clock uncertainty           -0.035    19.380    
                         time borrowed                7.564    26.944    
  -------------------------------------------------------------------
                         required time                         26.944    
                         arrival time                         -26.944    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        16.927ns  (logic 1.570ns (9.274%)  route 15.357ns (90.726%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.415ns = ( 19.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.004ns
    Computed max time borrow:         10.004ns
    Time borrowed from endpoint:      7.547ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.973    16.438    PC_0/clk_IBUF
    SLICE_X88Y64         LUT2 (Prop_lut2_I1_O)        0.105    16.543 r  PC_0/addr_o_reg[5]_i_1/O
                         net (fo=1, routed)          10.383    26.927    MEM_CONTROLL_0/pc_o_reg[31][4]
    SLICE_X88Y64         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.347    19.415    MEM_CONTROLL_0/E[0]
    SLICE_X88Y64         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.000    19.415    
                         clock uncertainty           -0.035    19.379    
                         time borrowed                7.547    26.927    
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                         -26.927    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        16.898ns  (logic 1.570ns (9.289%)  route 15.329ns (90.711%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 19.416 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         9.962ns
    Time borrowed from endpoint:      7.518ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.937    16.402    PC_0/clk_IBUF
    SLICE_X88Y63         LUT2 (Prop_lut2_I1_O)        0.105    16.507 r  PC_0/addr_o_reg[7]_i_1/O
                         net (fo=1, routed)          10.392    26.898    MEM_CONTROLL_0/pc_o_reg[31][6]
    SLICE_X86Y63         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.348    19.416    MEM_CONTROLL_0/E[0]
    SLICE_X86Y63         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/G
                         clock pessimism              0.000    19.416    
                         clock uncertainty           -0.035    19.380    
                         time borrowed                7.518    26.898    
  -------------------------------------------------------------------
                         required time                         26.898    
                         arrival time                         -26.898    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[19]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        16.826ns  (logic 1.570ns (9.329%)  route 15.256ns (90.671%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.412ns = ( 19.412 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.018ns
    Computed max time borrow:         9.982ns
    Time borrowed from endpoint:      7.450ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.902    16.366    PC_0/clk_IBUF
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.105    16.471 r  PC_0/addr_o_reg[19]_i_1/O
                         net (fo=1, routed)          10.354    26.826    MEM_CONTROLL_0/pc_o_reg[31][18]
    SLICE_X86Y68         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.344    19.412    MEM_CONTROLL_0/E[0]
    SLICE_X86Y68         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/G
                         clock pessimism              0.000    19.412    
                         clock uncertainty           -0.035    19.376    
                         time borrowed                7.450    26.826    
  -------------------------------------------------------------------
                         required time                         26.826    
                         arrival time                         -26.826    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        15.603ns  (logic 1.570ns (10.060%)  route 14.034ns (89.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.415ns = ( 19.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.001ns
    Computed max time borrow:         10.001ns
    Time borrowed from endpoint:      6.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.582    18.047    PC_0/clk_IBUF
    SLICE_X88Y63         LUT2 (Prop_lut2_I1_O)        0.105    18.152 r  PC_0/addr_o_reg[11]_i_1/O
                         net (fo=1, routed)           7.451    25.603    MEM_CONTROLL_0/pc_o_reg[31][10]
    SLICE_X88Y64         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.347    19.415    MEM_CONTROLL_0/E[0]
    SLICE_X88Y64         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.000    19.415    
                         clock uncertainty           -0.035    19.379    
                         time borrowed                6.224    25.603    
  -------------------------------------------------------------------
                         required time                         25.603    
                         arrival time                         -25.603    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[23]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        14.960ns  (logic 1.570ns (10.493%)  route 13.390ns (89.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.411ns = ( 19.411 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.018ns
    Computed max time borrow:         9.982ns
    Time borrowed from endpoint:      5.585ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.600    18.065    PC_0/clk_IBUF
    SLICE_X88Y70         LUT2 (Prop_lut2_I1_O)        0.105    18.170 r  PC_0/addr_o_reg[23]_i_1/O
                         net (fo=1, routed)           6.790    24.960    MEM_CONTROLL_0/pc_o_reg[31][20]
    SLICE_X87Y69         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.343    19.411    MEM_CONTROLL_0/E[0]
    SLICE_X87Y69         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[23]/G
                         clock pessimism              0.000    19.411    
                         clock uncertainty           -0.035    19.375    
                         time borrowed                5.585    24.960    
  -------------------------------------------------------------------
                         required time                         24.960    
                         arrival time                         -24.960    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[29]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        14.921ns  (logic 1.570ns (10.520%)  route 13.351ns (89.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.408ns = ( 19.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.004ns
    Computed max time borrow:         10.004ns
    Time borrowed from endpoint:      5.549ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.770    18.235    PC_0/clk_IBUF
    SLICE_X88Y71         LUT2 (Prop_lut2_I1_O)        0.105    18.340 r  PC_0/addr_o_reg[29]_i_1/O
                         net (fo=1, routed)           6.581    24.921    MEM_CONTROLL_0/pc_o_reg[31][26]
    SLICE_X88Y71         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.340    19.408    MEM_CONTROLL_0/E[0]
    SLICE_X88Y71         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
                         clock pessimism              0.000    19.408    
                         clock uncertainty           -0.035    19.372    
                         time borrowed                5.549    24.921    
  -------------------------------------------------------------------
                         required time                         24.921    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        14.558ns  (logic 1.570ns (10.783%)  route 12.988ns (89.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        9.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.408ns = ( 19.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.004ns
    Computed max time borrow:         10.004ns
    Time borrowed from endpoint:      5.186ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         5.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.774    18.239    PC_0/clk_IBUF
    SLICE_X88Y71         LUT2 (Prop_lut2_I1_O)        0.105    18.344 r  PC_0/addr_o_reg[28]_i_1/O
                         net (fo=1, routed)           6.214    24.558    MEM_CONTROLL_0/pc_o_reg[31][25]
    SLICE_X88Y71         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          5.840    17.238    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.093    17.331 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.523    17.855    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.213    18.068 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.340    19.408    MEM_CONTROLL_0/E[0]
    SLICE_X88Y71         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/G
                         clock pessimism              0.000    19.408    
                         clock uncertainty           -0.035    19.372    
                         time borrowed                5.186    24.558    
  -------------------------------------------------------------------
                         required time                         24.558    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        4.802ns  (logic 0.545ns (11.360%)  route 4.256ns (88.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489    10.489 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.256    14.746    PC_0/clk_IBUF
    SLICE_X88Y70         LUT2 (Prop_lut2_I1_O)        0.056    14.802 r  PC_0/addr_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    14.802    MEM_CONTROLL_0/pc_o_reg[31][21]
    SLICE_X88Y70         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301    10.301 f  clk_IBUF_inst/O
                         net (fo=34, routed)          3.631    13.932    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.043    13.975 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268    14.243    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    14.336 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          0.596    14.932    MEM_CONTROLL_0/E[0]
    SLICE_X88Y70         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[24]/G
                         clock pessimism              0.000    14.932    
                         clock uncertainty           -0.035    14.897    
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        4.722ns  (logic 0.542ns (11.487%)  route 4.180ns (88.513%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489    10.489 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.180    14.669    PC_0/clk_IBUF
    SLICE_X88Y72         LUT2 (Prop_lut2_I1_O)        0.053    14.722 r  PC_0/addr_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    14.722    MEM_CONTROLL_0/pc_o_reg[31][27]
    SLICE_X88Y72         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301    10.301 f  clk_IBUF_inst/O
                         net (fo=34, routed)          3.631    13.932    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.043    13.975 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268    14.243    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    14.336 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          0.595    14.931    MEM_CONTROLL_0/E[0]
    SLICE_X88Y72         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
                         clock pessimism              0.000    14.931    
                         clock uncertainty           -0.035    14.896    
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.168ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.482ns (21.533%)  route 5.402ns (78.467%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.402     6.800    PC_0/clk_IBUF
    SLICE_X88Y70         LUT2 (Prop_lut2_I1_O)        0.084     6.884 f  PC_0/addr_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     6.884    MEM_CONTROLL_0/pc_o_reg[31][22]
    SLICE_X88Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.450    10.744    MEM_CONTROLL_0/E[0]
    SLICE_X88Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[25]/G
                         clock pessimism              0.000    10.744    
                         clock uncertainty            0.035    10.779    
    SLICE_X88Y70         LDCE (Hold_ldce_G_D)         0.273    11.052    MEM_CONTROLL_0/addr_o_reg[25]
  -------------------------------------------------------------------
                         required time                        -11.052    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                 -4.168    

Slack (VIOLATED) :        -4.149ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 1.482ns (21.477%)  route 5.420ns (78.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.420     6.818    PC_0/clk_IBUF
    SLICE_X88Y72         LUT2 (Prop_lut2_I1_O)        0.084     6.902 f  PC_0/addr_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     6.902    MEM_CONTROLL_0/pc_o_reg[31][28]
    SLICE_X88Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.447    10.741    MEM_CONTROLL_0/E[0]
    SLICE_X88Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/G
                         clock pessimism              0.000    10.741    
                         clock uncertainty            0.035    10.776    
    SLICE_X88Y72         LDCE (Hold_ldce_G_D)         0.275    11.051    MEM_CONTROLL_0/addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                        -11.051    
                         arrival time                           6.902    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -3.964ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 1.482ns (20.856%)  route 5.625ns (79.144%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.625     7.023    PC_0/clk_IBUF
    SLICE_X88Y63         LUT2 (Prop_lut2_I1_O)        0.084     7.107 f  PC_0/addr_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.107    MEM_CONTROLL_0/pc_o_reg[31][9]
    SLICE_X88Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.458    10.752    MEM_CONTROLL_0/E[0]
    SLICE_X88Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/G
                         clock pessimism              0.000    10.752    
                         clock uncertainty            0.035    10.787    
    SLICE_X88Y63         LDCE (Hold_ldce_G_D)         0.284    11.071    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                        -11.071    
                         arrival time                           7.107    
  -------------------------------------------------------------------
                         slack                                 -3.964    

Slack (VIOLATED) :        -3.951ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[22]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 1.482ns (20.841%)  route 5.630ns (79.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.630     7.029    PC_0/clk_IBUF
    SLICE_X88Y70         LUT2 (Prop_lut2_I1_O)        0.084     7.113 f  PC_0/addr_o_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     7.113    MEM_CONTROLL_0/pc_o_reg[31][19]
    SLICE_X88Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.450    10.744    MEM_CONTROLL_0/E[0]
    SLICE_X88Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/G
                         clock pessimism              0.000    10.744    
                         clock uncertainty            0.035    10.779    
    SLICE_X88Y70         LDCE (Hold_ldce_G_D)         0.284    11.063    MEM_CONTROLL_0/addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                        -11.063    
                         arrival time                           7.113    
  -------------------------------------------------------------------
                         slack                                 -3.951    

Slack (VIOLATED) :        -3.919ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[14]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.498ns (20.964%)  route 5.649ns (79.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.649     7.047    PC_0/clk_IBUF
    SLICE_X88Y67         LUT2 (Prop_lut2_I1_O)        0.100     7.147 f  PC_0/addr_o_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     7.147    MEM_CONTROLL_0/pc_o_reg[31][13]
    SLICE_X88Y67         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.453    10.747    MEM_CONTROLL_0/E[0]
    SLICE_X88Y67         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/G
                         clock pessimism              0.000    10.747    
                         clock uncertainty            0.035    10.782    
    SLICE_X88Y67         LDCE (Hold_ldce_G_D)         0.284    11.066    MEM_CONTROLL_0/addr_o_reg[14]
  -------------------------------------------------------------------
                         required time                        -11.066    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                 -3.919    

Slack (VIOLATED) :        -3.910ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 1.498ns (20.955%)  route 5.652ns (79.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.652     7.050    PC_0/clk_IBUF
    SLICE_X88Y72         LUT2 (Prop_lut2_I1_O)        0.100     7.150 f  PC_0/addr_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     7.150    MEM_CONTROLL_0/pc_o_reg[31][27]
    SLICE_X88Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.447    10.741    MEM_CONTROLL_0/E[0]
    SLICE_X88Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/G
                         clock pessimism              0.000    10.741    
                         clock uncertainty            0.035    10.776    
    SLICE_X88Y72         LDCE (Hold_ldce_G_D)         0.284    11.060    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        -11.060    
                         arrival time                           7.150    
  -------------------------------------------------------------------
                         slack                                 -3.910    

Slack (VIOLATED) :        -3.908ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[8]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.482ns (20.874%)  route 5.619ns (79.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.619     7.017    PC_0/clk_IBUF
    SLICE_X89Y63         LUT2 (Prop_lut2_I1_O)        0.084     7.101 f  PC_0/addr_o_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.101    MEM_CONTROLL_0/pc_o_reg[31][7]
    SLICE_X89Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.458    10.752    MEM_CONTROLL_0/E[0]
    SLICE_X89Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/G
                         clock pessimism              0.000    10.752    
                         clock uncertainty            0.035    10.787    
    SLICE_X89Y63         LDCE (Hold_ldce_G_D)         0.222    11.009    MEM_CONTROLL_0/addr_o_reg[8]
  -------------------------------------------------------------------
                         required time                        -11.009    
                         arrival time                           7.101    
  -------------------------------------------------------------------
                         slack                                 -3.908    

Slack (VIOLATED) :        -3.907ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[3]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.482ns (20.877%)  route 5.618ns (79.123%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.618     7.016    PC_0/clk_IBUF
    SLICE_X87Y64         LUT2 (Prop_lut2_I1_O)        0.084     7.100 f  PC_0/addr_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.100    MEM_CONTROLL_0/pc_o_reg[31][2]
    SLICE_X87Y64         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.456    10.750    MEM_CONTROLL_0/E[0]
    SLICE_X87Y64         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/G
                         clock pessimism              0.000    10.750    
                         clock uncertainty            0.035    10.785    
    SLICE_X87Y64         LDCE (Hold_ldce_G_D)         0.222    11.007    MEM_CONTROLL_0/addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.007    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                 -3.907    

Slack (VIOLATED) :        -3.883ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.482ns (20.802%)  route 5.644ns (79.198%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.644     7.042    PC_0/clk_IBUF
    SLICE_X89Y63         LUT2 (Prop_lut2_I1_O)        0.084     7.126 f  PC_0/addr_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.126    MEM_CONTROLL_0/pc_o_reg[31][5]
    SLICE_X89Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.458    10.752    MEM_CONTROLL_0/E[0]
    SLICE_X89Y63         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/G
                         clock pessimism              0.000    10.752    
                         clock uncertainty            0.035    10.787    
    SLICE_X89Y63         LDCE (Hold_ldce_G_D)         0.222    11.009    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.009    
                         arrival time                           7.126    
  -------------------------------------------------------------------
                         slack                                 -3.883    

Slack (VIOLATED) :        -3.876ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[2]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.485ns (20.799%)  route 5.656ns (79.201%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        10.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.656     7.055    PC_0/clk_IBUF
    SLICE_X86Y64         LUT2 (Prop_lut2_I1_O)        0.087     7.142 f  PC_0/addr_o_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.142    MEM_CONTROLL_0/pc_o_reg[31][1]
    SLICE_X86Y64         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          6.876     8.341    PC_0/clk_IBUF
    SLICE_X52Y94         LUT3 (Prop_lut3_I0_O)        0.115     8.456 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.587     9.043    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.251     9.294 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.456    10.750    MEM_CONTROLL_0/E[0]
    SLICE_X86Y64         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[2]/G
                         clock pessimism              0.000    10.750    
                         clock uncertainty            0.035    10.785    
    SLICE_X86Y64         LDCE (Hold_ldce_G_D)         0.232    11.017    MEM_CONTROLL_0/addr_o_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.017    
                         arrival time                           7.142    
  -------------------------------------------------------------------
                         slack                                 -3.876    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I    n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I    n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0   n_1_102_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X87Y74    PC_0/en_o_reg/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X88Y74    PC_0/en_o_reg_lopt_replica/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y67    PC_0/pc_o_reg[10]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y67    PC_0/pc_o_reg[11]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y67    PC_0/pc_o_reg[12]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y68    PC_0/pc_o_reg[13]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y68    PC_0/pc_o_reg[15]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X89Y68    PC_0/pc_o_reg[16]/C
Low Pulse Width   Slow    LDCE/G    n/a            0.500         10.000      9.500      SLICE_X88Y63    MEM_CONTROLL_0/addr_o_reg[10]/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         10.000      9.500      SLICE_X89Y63    MEM_CONTROLL_0/addr_o_reg[6]/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         10.000      9.500      SLICE_X86Y63    MEM_CONTROLL_0/addr_o_reg[7]/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         10.000      9.500      SLICE_X89Y63    MEM_CONTROLL_0/addr_o_reg[8]/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         10.000      9.500      SLICE_X88Y63    MEM_CONTROLL_0/addr_o_reg[9]/G
Low Pulse Width   Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y69    PC_0/pc_o_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y69    PC_0/pc_o_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y69    PC_0/pc_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y65    PC_0/pc_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y69    PC_0/pc_o_reg[20]/C
High Pulse Width  Slow    LDPE/PRE  n/a            0.500         10.000      9.500      SLICE_X78Y72    BASE_SRAM_CONTROLL/ram_ce_n_o_reg/PRE
High Pulse Width  Slow    LDPE/PRE  n/a            0.500         10.000      9.500      SLICE_X78Y67    EXTEND_RAM_CONTROLL/ram_ce_n_o_reg/PRE
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X87Y74    PC_0/en_o_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X87Y74    PC_0/en_o_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X88Y74    PC_0/en_o_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X88Y74    PC_0/en_o_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y67    PC_0/pc_o_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y67    PC_0/pc_o_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y67    PC_0/pc_o_reg[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X89Y65    PC_0/pc_o_reg[1]/C



