Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 15:30:34 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Mouse_Clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2850 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fll1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vrt1/slowclk/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.413      -58.554                     27                  409        0.261        0.000                      0                  409        3.000        0.000                       0                   251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   5.246        0.000                      0                  169        0.261        0.000                      0                  169        3.000        0.000                       0                   149  
  clk_out1_clk_wiz_0         -5.413      -55.937                     16                  204        0.267        0.000                      0                  204        4.130        0.000                       0                    88  
  clk_out1_clk_wiz_0_1        3.126        0.000                      0                    3        0.743        0.000                      0                    3        4.130        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.249        0.000                      0                   12        0.472        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.621       -2.618                     11                   36        0.709        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 vc1/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.076ns (22.831%)  route 3.637ns (77.169%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.625     5.146    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  vc1/count2_reg[9]/Q
                         net (fo=11, routed)          0.997     6.599    vc1/count2_reg[9]
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.723 r  vc1/sclk_i_18/O
                         net (fo=1, routed)           0.802     7.525    vc1/sclk_i_18_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.594     8.243    vc1/sclk_i_15_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.689     9.056    vc1/sclk_i_10_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.180 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.555     9.735    vc1/sclk_i_4_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.859 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.859    vc1/sclk_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.031    15.105    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.819     8.196    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.819     8.196    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.750%)  route 2.558ns (82.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.281    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.377 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.708    clr1/slowclk/counter_reg[3]
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.708    clr1/slowclk/counter_reg[7]
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X13Y1          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  grd1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.708    grd1/slowclk/counter_reg[3]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  grd1/slowclk/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    grd1/slowclk/counter_reg[0]_i_1__0_n_4
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    grd1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clr1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.706    clr1/slowclk/counter_reg[1]
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.816 r  clr1/slowclk/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    clr1/slowclk/counter_reg[0]_i_1_n_6
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    clr1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  grd1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.706    grd1/slowclk/counter_reg[1]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.816 r  grd1/slowclk/counter_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.816    grd1/slowclk/counter_reg[0]_i_1__0_n_6
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  grd1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    grd1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.566     1.449    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  dpt1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  dpt1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.708    dpt1/slowclk/counter_reg[7]
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  dpt1/slowclk/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.816    dpt1/slowclk/counter_reg[4]_i_1__1_n_4
    SLICE_X15Y3          FDRE                                         r  dpt1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.836     1.963    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  dpt1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    dpt1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  grd1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  grd1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.709    grd1/slowclk/counter_reg[11]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  grd1/slowclk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.817    grd1/slowclk/counter_reg[8]_i_1__0_n_4
    SLICE_X9Y2           FDRE                                         r  grd1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  grd1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.105     1.555    grd1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.566     1.449    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.708    clr1/slowclk/counter_reg[15]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X13Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.836     1.963    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y2          FDRE                                         r  dpt1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  dpt1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.709    dpt1/slowclk/counter_reg[3]
    SLICE_X15Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  dpt1/slowclk/counter_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.817    dpt1/slowclk/counter_reg[0]_i_1__1_n_4
    SLICE_X15Y2          FDRE                                         r  dpt1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y2          FDRE                                         r  dpt1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    dpt1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.567     1.450    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  grd1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  grd1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    grd1/slowclk/counter_reg[7]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  grd1/slowclk/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.818    grd1/slowclk/counter_reg[4]_i_1__0_n_4
    SLICE_X9Y1           FDRE                                         r  grd1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.837     1.964    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  grd1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.105     1.555    grd1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y48     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y48     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y47     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y48     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y48     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y47     c0/counter_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y3      clr1/slowclk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y3      clr1/slowclk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y3      clr1/slowclk/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y3      clr1/slowclk/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y4      clr1/slowclk/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y4      clr1/slowclk/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -5.413ns,  Total Violation      -55.937ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.413ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 7.441ns (50.996%)  route 7.150ns (49.004%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 r  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 r  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.560    16.819    d10/VGA_GREEN_reg[1]_11
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.943 r  d10/VGA_RED[3]_i_73/O
                         net (fo=1, routed)           0.398    17.341    d10/VGA_RED[3]_i_73_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.465 r  d10/VGA_RED[3]_i_43/O
                         net (fo=1, routed)           0.295    17.760    vi1/VGA_Red_Grid5__0_7
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.884 r  vi1/VGA_RED[3]_i_22/O
                         net (fo=3, routed)           0.451    18.335    vi1/VGA_RED[3]_i_22_n_0
    SLICE_X48Y6          LUT4 (Prop_lut4_I1_O)        0.124    18.459 f  vi1/VGA_RED[0]_i_7/O
                         net (fo=2, routed)           0.292    18.752    vi1/VGA_RED[0]_i_7_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124    18.876 r  vi1/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.296    19.172    d10/VGA_CONTROL/VGA_Rvol[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.124    19.296 r  d10/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.263    19.559    d10/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.124    19.683 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.683    d10/VGA_RED0[2]
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X49Y8          FDRE (Setup_fdre_C_D)        0.031    14.269    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                 -5.413    

Slack (VIOLATED) :        -5.326ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 7.317ns (50.444%)  route 7.188ns (49.556%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 r  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 r  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.472    16.731    vi1/VGA_Red_Grid5__0_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.855 r  vi1/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.151    17.007    vi1/VGA_RED[3]_i_75_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.131 r  vi1/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           0.154    17.285    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.409 f  vi1/VGA_RED[3]_i_23/O
                         net (fo=3, routed)           0.944    18.353    vi1/VGA_RED[3]_i_23_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.124    18.477 f  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.609    19.086    vi1/VGA_RED_reg[3]
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.124    19.210 r  vi1/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.263    19.473    d10/VGA_CONTROL/v_cntr_reg_reg[8]_1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124    19.597 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.597    d10/VGA_RED0[1]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X49Y6          FDRE (Setup_fdre_C_D)        0.031    14.270    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -19.597    
  -------------------------------------------------------------------
                         slack                                 -5.326    

Slack (VIOLATED) :        -5.186ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.379ns  (logic 7.317ns (50.885%)  route 7.062ns (49.115%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 r  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 r  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.472    16.731    vi1/VGA_Red_Grid5__0_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.855 r  vi1/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.151    17.007    vi1/VGA_RED[3]_i_75_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.131 r  vi1/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           0.154    17.285    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.409 f  vi1/VGA_RED[3]_i_23/O
                         net (fo=3, routed)           0.944    18.353    vi1/VGA_RED[3]_i_23_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.124    18.477 f  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.482    18.958    vi1/VGA_RED_reg[3]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    19.082 r  vi1/VGA_RED[3]_i_3/O
                         net (fo=1, routed)           0.264    19.347    d10/VGA_CONTROL/v_cntr_reg_reg[8]_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I1_O)        0.124    19.471 r  d10/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    19.471    d10/VGA_RED0[3]
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.274    14.326    
                         clock uncertainty           -0.072    14.253    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)        0.031    14.284    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                 -5.186    

Slack (VIOLATED) :        -5.179ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.371ns  (logic 7.317ns (50.916%)  route 7.054ns (49.084%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 r  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 r  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.560    16.819    d10/VGA_GREEN_reg[1]_11
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.943 r  d10/VGA_RED[3]_i_73/O
                         net (fo=1, routed)           0.398    17.341    d10/VGA_RED[3]_i_73_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.465 r  d10/VGA_RED[3]_i_43/O
                         net (fo=1, routed)           0.295    17.760    vi1/VGA_Red_Grid5__0_7
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.884 r  vi1/VGA_RED[3]_i_22/O
                         net (fo=3, routed)           0.451    18.335    vi1/VGA_RED[3]_i_22_n_0
    SLICE_X48Y6          LUT4 (Prop_lut4_I1_O)        0.124    18.459 f  vi1/VGA_RED[0]_i_7/O
                         net (fo=2, routed)           0.492    18.951    vi1/VGA_RED[0]_i_7_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.075 r  vi1/VGA_RED[0]_i_3/O
                         net (fo=1, routed)           0.263    19.338    d10/VGA_CONTROL/intensity_reg[6]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124    19.462 r  d10/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.462    d10/VGA_RED0[0]
    SLICE_X51Y10         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y10         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.274    14.325    
                         clock uncertainty           -0.072    14.252    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.031    14.283    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -19.462    
  -------------------------------------------------------------------
                         slack                                 -5.179    

Slack (VIOLATED) :        -5.163ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.341ns  (logic 7.317ns (51.022%)  route 7.024ns (48.978%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 f  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 f  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.560    16.819    d10/VGA_GREEN_reg[1]_11
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.943 f  d10/VGA_RED[3]_i_73/O
                         net (fo=1, routed)           0.398    17.341    d10/VGA_RED[3]_i_73_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.465 f  d10/VGA_RED[3]_i_43/O
                         net (fo=1, routed)           0.295    17.760    vi1/VGA_Red_Grid5__0_7
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.884 f  vi1/VGA_RED[3]_i_22/O
                         net (fo=3, routed)           0.735    18.619    vi1/VGA_RED[3]_i_22_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.124    18.743 r  vi1/VGA_GREEN[2]_i_12/O
                         net (fo=1, routed)           0.290    19.033    d10/VGA_CONTROL/intensity_reg[8]_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.124    19.157 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.151    19.308    d10/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    19.432 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.432    d10/VGA_GREEN0[2]
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X49Y7          FDRE (Setup_fdre_C_D)        0.031    14.269    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.432    
  -------------------------------------------------------------------
                         slack                                 -5.163    

Slack (VIOLATED) :        -5.049ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.228ns  (logic 7.317ns (51.428%)  route 6.911ns (48.572%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 f  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 f  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.472    16.731    vi1/VGA_Red_Grid5__0_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.855 f  vi1/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.151    17.007    vi1/VGA_RED[3]_i_75_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.131 f  vi1/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           0.154    17.285    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.409 r  vi1/VGA_RED[3]_i_23/O
                         net (fo=3, routed)           0.944    18.353    vi1/VGA_RED[3]_i_23_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.124    18.477 r  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.330    18.807    d10/VGA_CONTROL/VGA_Red_Grid5__0_5
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.931 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.264    19.195    d10/VGA_CONTROL/VGA_GREEN[3]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I3_O)        0.124    19.319 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.319    d10/VGA_GREEN0[3]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X49Y6          FDRE (Setup_fdre_C_D)        0.031    14.270    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -5.049    

Slack (VIOLATED) :        -4.893ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.071ns  (logic 7.317ns (52.000%)  route 6.754ns (48.000%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 f  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 f  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.472    16.731    vi1/VGA_Red_Grid5__0_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.855 f  vi1/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.151    17.007    vi1/VGA_RED[3]_i_75_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.131 f  vi1/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           0.154    17.285    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.409 r  vi1/VGA_RED[3]_i_23/O
                         net (fo=3, routed)           0.817    18.226    vi1/VGA_RED[3]_i_23_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I4_O)        0.124    18.350 r  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=1, routed)           0.161    18.511    d10/VGA_CONTROL/VGA_Gvol[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.635 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.403    19.039    d10/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I1_O)        0.124    19.163 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.163    d10/VGA_GREEN0[0]
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)        0.032    14.269    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                 -4.893    

Slack (VIOLATED) :        -4.638ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 7.069ns (51.126%)  route 6.758ns (48.874%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        0.722     6.269    d10/VGA_CONTROL/out[2]
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.393    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.769 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.769    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.886    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.682     7.685    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.124     7.809 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.726     8.535    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.376 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.783    13.159    d10/VGA_CONTROL/P[2]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.283 r  d10/VGA_CONTROL/VGA_RED[3]_i_130/O
                         net (fo=2, routed)           0.416    13.699    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  d10/VGA_CONTROL/VGA_RED[3]_i_104/O
                         net (fo=2, routed)           0.456    14.279    d3/h_cntr_reg_reg[0]_rep[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I0_O)        0.124    14.403 r  d3/VGA_RED[3]_i_107/O
                         net (fo=1, routed)           0.000    14.403    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.804 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.804    d10/VGA_CONTROL/VGA_RED_reg[3]_i_82_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.026 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_81/O[0]
                         net (fo=1, routed)           0.471    15.497    d10/VGA_CONTROL_n_296
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.299    15.796 f  d10/VGA_RED[3]_i_56/O
                         net (fo=7, routed)           0.339    16.135    d10/VGA_RED_reg[3]_10
    SLICE_X57Y9          LUT3 (Prop_lut3_I1_O)        0.124    16.259 f  d10/VGA_GREEN[1]_i_20/O
                         net (fo=5, routed)           0.538    16.797    d10/VGA_GREEN_reg[1]_11
    SLICE_X52Y10         LUT6 (Prop_lut6_I3_O)        0.124    16.921 f  d10/VGA_GREEN[1]_i_25/O
                         net (fo=1, routed)           0.317    17.238    vi1/VGA_Red_Grid5__0_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.124    17.362 r  vi1/VGA_GREEN[1]_i_9/O
                         net (fo=4, routed)           0.772    18.134    vi1/VGA_GREEN[1]_i_9_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.258 r  vi1/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.536    18.794    d10/VGA_CONTROL/intensity_reg[8]
    SLICE_X53Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.918 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    18.918    d10/VGA_GREEN0[1]
    SLICE_X53Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.448    14.049    d10/clk_out1
    SLICE_X53Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.274    14.323    
                         clock uncertainty           -0.072    14.250    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    14.279    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                 -4.638    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.685ns  (logic 2.942ns (23.193%)  route 9.743ns (76.807%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        1.575     7.122    dj1/Block1_reg_r2_128_191_0_2/ADDRA4
    SLICE_X42Y17         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.246 r  dj1/Block1_reg_r2_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.866     8.112    dj1/Block1_reg_r2_128_191_0_2_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  dj1/VGA_GREEN[0]_i_100/O
                         net (fo=1, routed)           0.786     9.022    d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1_30
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.146 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_62/O
                         net (fo=4, routed)           0.976    10.123    d10/VGA_CONTROL/VGA_GREEN[0]_i_62_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.247 f  d10/VGA_CONTROL/VGA_RED[3]_i_177/O
                         net (fo=2, routed)           0.275    10.521    d10/VGA_CONTROL/VGA_RED[3]_i_177_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.645 r  d10/VGA_CONTROL/VGA_RED[3]_i_175/O
                         net (fo=2, routed)           0.656    11.301    d10/VGA_CONTROL/VGA_RED[3]_i_175_n_0
    SLICE_X41Y18         LUT4 (Prop_lut4_I2_O)        0.150    11.451 r  d10/VGA_CONTROL/VGA_RED[3]_i_176/O
                         net (fo=1, routed)           0.434    11.885    d10/VGA_CONTROL/VGA_RED[3]_i_176_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.326    12.211 r  d10/VGA_CONTROL/VGA_RED[3]_i_166/O
                         net (fo=1, routed)           0.000    12.211    d10/VGA_CONTROL/VGA_RED[3]_i_166_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.609 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           1.042    13.651    d10/VGA_CONTROL/VGA_RED_reg[3]_i_136_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.775 f  d10/VGA_CONTROL/VGA_RED[3]_i_111/O
                         net (fo=1, routed)           0.496    14.271    d10/VGA_CONTROL/VGA_RED[3]_i_111_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124    14.395 f  d10/VGA_CONTROL/VGA_RED[3]_i_85/O
                         net (fo=1, routed)           0.293    14.688    d10/VGA_CONTROL/VGA_RED[3]_i_85_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.812 f  d10/VGA_CONTROL/VGA_RED[3]_i_66/O
                         net (fo=1, routed)           0.348    15.160    d10/VGA_CONTROL/VGA_RED[3]_i_66_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.284 f  d10/VGA_CONTROL/VGA_RED[3]_i_39/O
                         net (fo=2, routed)           0.437    15.720    d10/VGA_CONTROL/VGA_RED[3]_i_39_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  d10/VGA_CONTROL/VGA_RED[3]_i_19/O
                         net (fo=2, routed)           0.432    16.276    d10/VGA_CONTROL/VGA_RED[3]_i_19_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.124    16.400 r  d10/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.455    16.855    d7/t1/fill_reg[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.979 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.673    17.652    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.776 r  d10/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    17.776    d10/VGA_CONTROL_n_448
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.032    14.269    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                 -3.507    

Slack (VIOLATED) :        -3.505ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.697ns  (logic 2.942ns (23.171%)  route 9.755ns (76.829%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        1.575     7.122    dj1/Block1_reg_r2_128_191_0_2/ADDRA4
    SLICE_X42Y17         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.246 r  dj1/Block1_reg_r2_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.866     8.112    dj1/Block1_reg_r2_128_191_0_2_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  dj1/VGA_GREEN[0]_i_100/O
                         net (fo=1, routed)           0.786     9.022    d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1_30
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.146 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_62/O
                         net (fo=4, routed)           0.976    10.123    d10/VGA_CONTROL/VGA_GREEN[0]_i_62_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.247 f  d10/VGA_CONTROL/VGA_RED[3]_i_177/O
                         net (fo=2, routed)           0.275    10.521    d10/VGA_CONTROL/VGA_RED[3]_i_177_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.645 r  d10/VGA_CONTROL/VGA_RED[3]_i_175/O
                         net (fo=2, routed)           0.656    11.301    d10/VGA_CONTROL/VGA_RED[3]_i_175_n_0
    SLICE_X41Y18         LUT4 (Prop_lut4_I2_O)        0.150    11.451 r  d10/VGA_CONTROL/VGA_RED[3]_i_176/O
                         net (fo=1, routed)           0.434    11.885    d10/VGA_CONTROL/VGA_RED[3]_i_176_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.326    12.211 r  d10/VGA_CONTROL/VGA_RED[3]_i_166/O
                         net (fo=1, routed)           0.000    12.211    d10/VGA_CONTROL/VGA_RED[3]_i_166_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.609 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           1.042    13.651    d10/VGA_CONTROL/VGA_RED_reg[3]_i_136_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.775 f  d10/VGA_CONTROL/VGA_RED[3]_i_111/O
                         net (fo=1, routed)           0.496    14.271    d10/VGA_CONTROL/VGA_RED[3]_i_111_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124    14.395 f  d10/VGA_CONTROL/VGA_RED[3]_i_85/O
                         net (fo=1, routed)           0.293    14.688    d10/VGA_CONTROL/VGA_RED[3]_i_85_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.812 f  d10/VGA_CONTROL/VGA_RED[3]_i_66/O
                         net (fo=1, routed)           0.348    15.160    d10/VGA_CONTROL/VGA_RED[3]_i_66_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.284 f  d10/VGA_CONTROL/VGA_RED[3]_i_39/O
                         net (fo=2, routed)           0.437    15.720    d10/VGA_CONTROL/VGA_RED[3]_i_39_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.844 r  d10/VGA_CONTROL/VGA_RED[3]_i_19/O
                         net (fo=2, routed)           0.432    16.276    d10/VGA_CONTROL/VGA_RED[3]_i_19_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.124    16.400 r  d10/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.455    16.855    d7/t1/fill_reg[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.979 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.686    17.664    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.788 r  d10/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    17.788    d10/VGA_CONTROL_n_447
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.274    14.324    
                         clock uncertainty           -0.072    14.251    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.032    14.283    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 -3.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X54Y10         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=90, routed)          0.127     1.738    d10/VGA_CONTROL/VGA_BLUE_reg[0][2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X54Y10         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/VGA_CONTROL/CLK
    SLICE_X54Y10         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y10         FDRE (Hold_fdre_C_D)         0.134     1.581    d10/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=86, routed)          0.139     1.749    d10/VGA_CONTROL/VGA_BLUE_reg[0][10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.833     1.960    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    d10/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.249ns (61.486%)  route 0.156ns (38.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=68, routed)          0.156     1.745    d10/VGA_CONTROL/out[9]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.252ns (54.451%)  route 0.211ns (45.549%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X55Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q
                         net (fo=92, routed)          0.211     1.800    d10/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.911    d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.102     1.587    d10/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.249ns (57.122%)  route 0.187ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=133, routed)         0.187     1.776    d10/VGA_CONTROL/out[5]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.884    d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.102     1.550    d10/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.112%)  route 0.196ns (43.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=84, routed)          0.196     1.785    d10/VGA_CONTROL/out[7]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.895 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.722%)  route 0.212ns (45.278%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=103, routed)         0.212     1.801    d10/VGA_CONTROL/out[6]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.821%)  route 0.234ns (48.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=71, routed)          0.234     1.823    d10/VGA_CONTROL/out[8]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/VGA_CONTROL/CLK
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.538%)  route 0.356ns (68.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.586     1.469    d10/VGA_CONTROL/CLK
    SLICE_X6Y18          FDRE                                         r  d10/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  d10/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.356     1.989    d10/v_sync_reg
    SLICE_X4Y27          FDRE                                         r  d10/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.851     1.978    d10/clk_out1
    SLICE_X4Y27          FDRE                                         r  d10/VGA_VS_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.070     1.570    d10/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.191%)  route 0.679ns (82.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X44Y8          FDRE                                         r  d10/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d10/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.679     2.266    d10/h_sync_reg
    SLICE_X8Y23          FDRE                                         r  d10/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.821     1.948    d10/clk_out1
    SLICE_X8Y23          FDRE                                         r  d10/VGA_HS_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.059     1.758    d10/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d10/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X51Y11     d10/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y9      d10/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y10     d10/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y10     d10/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y10     d10/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y10     d10/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y6      d10/VGA_CONTROL/h_cntr_reg_reg[3]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y8      d10/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y13     d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y13     d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y9      d10/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y3      d5/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y3      d5/m1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y11     d10/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y9      d10/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y3      d5/m0/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y3      d5/m1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y1      d5/m2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y3      d6/m0/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y7      d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y16     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y22     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y22     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 2.826ns (46.568%)  route 3.243ns (53.432%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.613     5.134    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.588 r  d7/t1/FontRom/fontRow_reg/DOBDO[5]
                         net (fo=1, routed)           1.397     8.985    d7/t1/FontRom/t2/charBitInRow[5]
    SLICE_X6Y5           LUT6 (Prop_lut6_I4_O)        0.124     9.109 r  d7/t1/FontRom/pixel_i_4__4/O
                         net (fo=1, routed)           0.593     9.702    d7/t2/fontRow_reg_6
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  d7/t2/pixel_i_2__3/O
                         net (fo=1, routed)           1.252    11.078    d7/t2/pixel_i_2__3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124    11.202 r  d7/t2/pixel_i_1__3/O
                         net (fo=1, routed)           0.000    11.202    d7/t2/pixel_i_1__3_n_0
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.449    14.050    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.274    14.324    
                         clock uncertainty           -0.072    14.251    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    14.328    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 2.702ns (56.082%)  route 2.116ns (43.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.612     5.133    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.587 r  d7/t1/FontRom/fontRow_reg/DOADO[3]
                         net (fo=1, routed)           1.310     8.896    d7/t1/FontRom/charBitInRow[3]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124     9.020 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           0.806     9.827    d7/t1/FontRom/pixel_i_5__2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.951 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     9.951    d7/t1/pixel
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.517    14.118    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    14.334    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.826ns (59.439%)  route 1.928ns (40.561%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.607     5.128    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.582 r  d7/t3/FontRom/fontRow_reg/DOADO[1]
                         net (fo=1, routed)           1.022     8.604    d7/t3/FontRom/charBitInRow[1]
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.124     8.728 f  d7/t3/FontRom/pixel_i_4__3/O
                         net (fo=1, routed)           0.473     9.201    d7/t3/FontRom/pixel_i_4__3_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.325 f  d7/t3/FontRom/pixel_i_3__3/O
                         net (fo=1, routed)           0.433     9.758    d7/t3/FontRom/pixel_i_3__3_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124     9.882 r  d7/t3/FontRom/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     9.882    d7/t3/FontRom_n_0
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.447    14.048    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.274    14.322    
                         clock uncertainty           -0.072    14.249    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    14.278    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.630ns (77.863%)  route 0.179ns (22.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.604     1.488    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.073 r  d7/t3/FontRom/fontRow_reg/DOADO[6]
                         net (fo=1, routed)           0.179     2.252    d7/t3/FontRom/charBitInRow[6]
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     2.297 r  d7/t3/FontRom/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.297    d7/t3/FontRom_n_0
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     1.554    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.630ns (54.197%)  route 0.532ns (45.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.608     1.492    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.077 r  d7/t1/FontRom/fontRow_reg/DOADO[4]
                         net (fo=1, routed)           0.532     2.609    d7/t1/FontRom/charBitInRow[4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.045     2.654 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.654    d7/t1/pixel
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.864     1.991    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091     1.604    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.720ns (41.201%)  route 1.028ns (58.799%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.609     1.493    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.078 r  d7/t1/FontRom/fontRow_reg/DOBDO[0]
                         net (fo=1, routed)           0.391     2.468    d7/t1/FontRom/t2/charBitInRow[0]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  d7/t1/FontRom/pixel_i_3__4/O
                         net (fo=1, routed)           0.141     2.655    d7/t2/fontRow_reg_5
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.045     2.700 f  d7/t2/pixel_i_2__3/O
                         net (fo=1, routed)           0.495     3.195    d7/t2/pixel_i_2__3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.045     3.240 r  d7/t2/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     3.240    d7/t2/pixel_i_1__3_n_0
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.835     1.962    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.120     1.584    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.656    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y6       d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y8       d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y11      d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y6       d7/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y6       d7/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       d7/t2/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       d7/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y6       d7/t1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y6       d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y11      d7/t3/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d10/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.014ns (21.803%)  route 3.637ns (78.197%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.773     7.381    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.505 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.831     8.336    d1/TEXTG[0]
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.460 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.729     9.188    d2/R_colour_reg[3]
    SLICE_X51Y11         LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  d2/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.304     9.616    d10/VGA_CONTROL/R_colour_reg[3]_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.740 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     9.740    d10/VGA_GREEN0[1]
    SLICE_X53Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.448    14.049    d10/clk_out1
    SLICE_X53Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.229    
                         clock uncertainty           -0.269    13.960    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    13.989    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.890ns (20.354%)  route 3.483ns (79.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.775     7.383    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.507 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           1.368     8.874    d1/TEXTR[0]
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.998 r  d1/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.340     9.338    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.462 r  d10/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     9.462    d10/VGA_RED0[3]
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.232    
                         clock uncertainty           -0.269    13.963    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)        0.031    13.994    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.890ns (20.569%)  route 3.437ns (79.431%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.775     7.383    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.507 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           1.351     8.858    d2/TEXTR[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.124     8.982 r  d2/VGA_RED[0]_i_4/O
                         net (fo=1, routed)           0.310     9.292    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_1
    SLICE_X51Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.416 r  d10/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     9.416    d10/VGA_RED0[0]
    SLICE_X51Y10         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y10         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.031    13.993    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.890ns (20.702%)  route 3.409ns (79.298%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.773     7.381    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.505 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.119     8.623    d1/TEXTG[0]
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.124     8.747 r  d1/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.517     9.264    d10/VGA_CONTROL/G_colour_reg[0]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.388 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.388    d10/VGA_GREEN0[0]
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)        0.032    13.993    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.890ns (22.327%)  route 3.096ns (77.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.773     7.381    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.505 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.831     8.336    d1/TEXTG[0]
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.460 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.492     8.952    d10/VGA_CONTROL/R_colour_reg[3]_1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.076 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     9.076    d10/VGA_GREEN0[3]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.232    
                         clock uncertainty           -0.269    13.963    
    SLICE_X49Y6          FDRE (Setup_fdre_C_D)        0.031    13.994    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.766ns (20.484%)  route 2.973ns (79.516%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.773     7.381    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.505 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.200     8.705    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.829 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     8.829    d10/VGA_GREEN0[2]
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X49Y7          FDRE (Setup_fdre_C_D)        0.031    13.993    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.890ns (24.288%)  route 2.774ns (75.712%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.775     7.383    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.507 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.710     8.216    d7/t3/TEXTR[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  d7/t3/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.289     8.630    d10/VGA_CONTROL/R_colour_reg[2]_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.754 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     8.754    d10/VGA_RED0[2]
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.450    14.051    d10/clk_out1
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X49Y8          FDRE (Setup_fdre_C_D)        0.031    13.993    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.890ns (25.052%)  route 2.663ns (74.948%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.568     5.089    d7/t2/clk_out1
    SLICE_X8Y8           FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.775     7.383    d7/t3/pixel_reg_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.507 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.549     8.055    d7/t3/TEXTR[0]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     8.179 r  d7/t3/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.339     8.518    d10/VGA_CONTROL/R_colour_reg[2]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.642 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     8.642    d10/VGA_RED0[1]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.451    14.052    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.232    
                         clock uncertainty           -0.269    13.963    
    SLICE_X49Y6          FDRE (Setup_fdre_C_D)        0.031    13.994    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.704ns (22.850%)  route 2.377ns (77.150%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.635     5.156    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           1.691     7.304    d7/t1/VGA_BLUE_reg[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.428 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.686     8.113    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.237 r  d10/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     8.237    d10/VGA_CONTROL_n_447
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.032    13.993    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.704ns (22.943%)  route 2.364ns (77.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.635     5.156    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           1.691     7.304    d7/t1/VGA_BLUE_reg[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.428 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.673     8.101    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  d10/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     8.225    d10/VGA_CONTROL_n_448
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.449    14.050    d10/clk_out1
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.032    13.993    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.231ns (21.002%)  route 0.869ns (78.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.696     2.285    d7/t1/pixel_reg_3
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.330 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.172     2.502    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.547 r  d10/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.000     2.547    d10/VGA_CONTROL_n_455
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.832     1.959    d10/clk_out1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.231ns (20.983%)  route 0.870ns (79.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.696     2.285    d7/t1/pixel_reg_3
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.330 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.173     2.503    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.548 r  d10/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.548    d10/VGA_CONTROL_n_454
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.832     1.959    d10/clk_out1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.092     2.076    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.231ns (18.740%)  route 1.002ns (81.260%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.696     2.285    d7/t1/pixel_reg_3
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.330 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.305     2.635    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.045     2.680 r  d10/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.680    d10/VGA_CONTROL_n_448
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/clk_out1
    SLICE_X48Y9          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.231ns (18.627%)  route 1.009ns (81.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.696     2.285    d7/t1/pixel_reg_3
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.045     2.330 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.313     2.642    d10/VGA_CONTROL/pixel_reg_89
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.687 r  d10/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.687    d10/VGA_CONTROL_n_447
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.276ns (20.913%)  route 1.044ns (79.087%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.664     2.281    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.271     2.596    d7/t3/TEXTR[0]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.045     2.641 r  d7/t3/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.110     2.751    d10/VGA_CONTROL/R_colour_reg[2]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.045     2.796 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.796    d10/VGA_RED0[1]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.269     1.988    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.092     2.080    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.231ns (16.720%)  route 1.151ns (83.280%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.665     2.282    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.486     2.813    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.858 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.858    d10/VGA_GREEN0[2]
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/clk_out1
    SLICE_X49Y7          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.276ns (19.878%)  route 1.112ns (80.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.664     2.281    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.346     2.671    d7/t3/TEXTR[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.716 r  d7/t3/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.103     2.820    d10/VGA_CONTROL/R_colour_reg[2]_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.865 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.865    d10/VGA_RED0[2]
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/clk_out1
    SLICE_X49Y8          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.276ns (18.693%)  route 1.200ns (81.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.665     2.282    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.361     2.688    d1/TEXTG[0]
    SLICE_X48Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.733 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.175     2.908    d10/VGA_CONTROL/R_colour_reg[3]_1
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.953 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.953    d10/VGA_GREEN0[3]
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/clk_out1
    SLICE_X49Y6          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.269     1.988    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.092     2.080    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.276ns (17.444%)  route 1.306ns (82.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.665     2.282    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.404     2.731    d1/TEXTG[0]
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.045     2.776 r  d1/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.238     3.013    d10/VGA_CONTROL/G_colour_reg[0]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.045     3.058 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     3.058    d10/VGA_GREEN0[0]
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.835     1.962    d10/clk_out1
    SLICE_X49Y9          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.276ns (17.092%)  route 1.339ns (82.908%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.593     1.476    d7/t1/clk_out1
    SLICE_X5Y6           FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.664     2.281    d7/t3/pixel_reg_1
    SLICE_X43Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.566     2.891    d1/TEXTR[0]
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.045     2.936 r  d1/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.110     3.046    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X51Y7          LUT6 (Prop_lut6_I2_O)        0.045     3.091 r  d10/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     3.091    d10/VGA_RED0[3]
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.836     1.963    d10/clk_out1
    SLICE_X51Y7          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.269     1.988    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.092     2.080    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.011    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           11  Failing Endpoints,  Worst Slack       -0.621ns,  Total Violation       -2.618ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.589ns (29.431%)  route 6.208ns (70.569%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/Q
                         net (fo=125, routed)         1.695     7.242    d7/t1/ADDRA[1]
    SLICE_X36Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.749 r  d7/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    d7/t1/charPosition3_carry_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  d7/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.863    d7/t1/charPosition3_carry__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.091 r  d7/t1/charPosition3_carry__1/CO[2]
                         net (fo=6, routed)           1.553     9.644    d7/t1/FontRom/CO[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.313     9.957 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.630    10.586    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.790    11.500    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124    11.624 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.812    12.436    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[0]
    SLICE_X8Y3           LUT4 (Prop_lut4_I1_O)        0.124    12.560 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    12.560    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.940 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.940    d7/t1/fontAddress_carry__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.159 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.729    13.888    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    13.267    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 2.693ns (30.775%)  route 6.058ns (69.225%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/Q
                         net (fo=125, routed)         1.695     7.242    d7/t1/ADDRA[1]
    SLICE_X36Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.749 r  d7/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    d7/t1/charPosition3_carry_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  d7/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.863    d7/t1/charPosition3_carry__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.091 r  d7/t1/charPosition3_carry__1/CO[2]
                         net (fo=6, routed)           1.553     9.644    d7/t1/FontRom/CO[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.313     9.957 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.630    10.586    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.790    11.500    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124    11.624 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.812    12.436    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[0]
    SLICE_X8Y3           LUT4 (Prop_lut4_I1_O)        0.124    12.560 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    12.560    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.940 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.940    d7/t1/fontAddress_carry__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.263 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.579    13.842    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.256    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.428ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 2.698ns (31.400%)  route 5.894ns (68.600%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         3.749     9.296    d7/t3/S[0]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  d7/t3/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.952    d7/t3/charPosition3_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    d7/t3/charPosition3_carry__0_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.294 f  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=2, routed)           0.813    11.108    d7/t3/FontRom/CO[0]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.339    11.447 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=5, routed)           0.186    11.632    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.326    11.958 r  d7/t3/FontRom/fontAddress_carry__1_i_1__4/O
                         net (fo=1, routed)           0.568    12.527    d7/t3/FontRom_n_10
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.106 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.578    13.684    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.256    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 2.818ns (33.303%)  route 5.644ns (66.697%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         3.749     9.296    d7/t3/S[0]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  d7/t3/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.952    d7/t3/charPosition3_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    d7/t3/charPosition3_carry__0_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.294 f  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=2, routed)           0.813    11.108    d7/t3/FontRom/CO[0]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.339    11.447 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=5, routed)           0.488    11.935    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.326    12.261 r  d7/t3/FontRom/fontAddress_carry__0_i_3__5/O
                         net (fo=1, routed)           0.000    12.261    d7/t3/FontRom_n_3
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.637 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.637    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.960 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.593    13.553    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.251    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 2.714ns (32.429%)  route 5.655ns (67.571%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         3.749     9.296    d7/t3/S[0]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  d7/t3/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.952    d7/t3/charPosition3_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    d7/t3/charPosition3_carry__0_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.294 f  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=2, routed)           0.813    11.108    d7/t3/FontRom/CO[0]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.339    11.447 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=5, routed)           0.488    11.935    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.326    12.261 r  d7/t3/FontRom/fontAddress_carry__0_i_3__5/O
                         net (fo=1, routed)           0.000    12.261    d7/t3/FontRom_n_3
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.637 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.637    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.856 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.605    13.460    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.262    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 2.240ns (26.798%)  route 6.119ns (73.202%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/Q
                         net (fo=125, routed)         1.695     7.242    d7/t1/ADDRA[1]
    SLICE_X36Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.749 r  d7/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    d7/t1/charPosition3_carry_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  d7/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.863    d7/t1/charPosition3_carry__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.091 r  d7/t1/charPosition3_carry__1/CO[2]
                         net (fo=6, routed)           1.553     9.644    d7/t1/FontRom/CO[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.313     9.957 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.630    10.586    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.790    11.500    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124    11.624 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.812    12.436    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[0]
    SLICE_X8Y3           LUT4 (Prop_lut4_I1_O)        0.124    12.560 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    12.560    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    12.810 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.640    13.450    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    13.261    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.414ns (28.976%)  route 5.917ns (71.024%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/Q
                         net (fo=125, routed)         1.695     7.242    d7/t1/ADDRA[1]
    SLICE_X36Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.749 r  d7/t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    d7/t1/charPosition3_carry_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  d7/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.863    d7/t1/charPosition3_carry__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.091 r  d7/t1/charPosition3_carry__1/CO[2]
                         net (fo=6, routed)           1.553     9.644    d7/t1/FontRom/CO[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.313     9.957 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.630    10.586    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.790    11.500    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124    11.624 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.812    12.436    d7/t1/FontRom/fontRow_reg_0[0]
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.153    12.589 r  d7/t1/FontRom/fontAddress_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    12.589    d7/t1/FontRom_n_1
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    12.984 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.438    13.422    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    13.255    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 2.727ns (33.194%)  route 5.488ns (66.806%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         3.749     9.296    d7/t3/S[0]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  d7/t3/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.952    d7/t3/charPosition3_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    d7/t3/charPosition3_carry__0_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.294 f  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=2, routed)           0.813    11.108    d7/t3/FontRom/CO[0]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.339    11.447 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=5, routed)           0.340    11.787    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.326    12.113 r  d7/t3/FontRom/fontAddress_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    12.113    d7/t3/FontRom_n_6
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.721 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.586    13.307    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    13.250    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -13.307    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.342ns (28.543%)  route 5.863ns (71.457%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X53Y8          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=133, routed)         3.429     8.976    d7/t2/out[1]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.498 r  d7/t2/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.498    d7/t2/charPosition3_carry__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.726 r  d7/t2/charPosition3_carry__1/CO[2]
                         net (fo=7, routed)           0.569    10.296    d7/t2/charPosition3_carry__1_n_1
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.313    10.609 r  d7/t2/fontAddress_carry__0_i_11__0/O
                         net (fo=3, routed)           1.132    11.741    d7/t2/fontRow_reg_3
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.124    11.865 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    11.865    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.241 r  d7/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.241    d7/t2/fontAddress_carry__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.564 r  d7/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.733    13.297    d7/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    13.257    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 2.663ns (32.502%)  route 5.530ns (67.498%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          1.570     5.091    d10/VGA_CONTROL/CLK
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         3.749     9.296    d7/t3/S[0]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  d7/t3/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.952    d7/t3/charPosition3_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    d7/t3/charPosition3_carry__0_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.294 f  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=2, routed)           0.813    11.108    d7/t3/FontRom/CO[0]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.339    11.447 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=5, routed)           0.340    11.787    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.326    12.113 r  d7/t3/FontRom/fontAddress_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    12.113    d7/t3/FontRom_n_6
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.657 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.628    13.284    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    13.256    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.293ns (20.804%)  route 1.115ns (79.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         0.908     2.518    d7/t3/v_cntr_reg_reg[11][4]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.647 r  d7/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.207     2.855    d7/t3/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.873     2.001    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.269     2.026    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.120     2.146    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.256ns (17.643%)  route 1.195ns (82.357%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X55Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=102, routed)         1.042     2.630    d7/t1/FontRom/v_cntr_reg_reg[8][1]
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.045     2.675 r  d7/t1/FontRom/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     2.675    d7/t1/FontRom_n_13
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.745 r  d7/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.153     2.898    d7/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.123     2.154    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.534%)  route 1.188ns (86.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X53Y5          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.188     2.778    d7/t3/FontRom/h_cntr_reg_reg[0]_rep[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I2_O)        0.045     2.823 r  d7/t3/FontRom/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.823    d7/t3/FontRom_n_0
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t3/clk_out1
    SLICE_X9Y11          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     2.077    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.328ns (22.617%)  route 1.122ns (77.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         0.908     2.518    d7/t3/v_cntr_reg_reg[11][4]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.682 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.214     2.896    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.873     2.001    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.269     2.026    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120     2.146    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.351ns (23.902%)  route 1.117ns (76.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         0.908     2.518    d7/t3/v_cntr_reg_reg[11][4]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     2.705 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.209     2.915    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.873     2.001    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.269     2.026    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.117     2.143    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.270ns (17.983%)  route 1.231ns (82.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X55Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=102, routed)         1.019     2.607    d7/t1/v_cntr_reg_reg[8][5]
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.736 r  d7/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.213     2.949    d7/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120     2.151    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.328ns (21.859%)  route 1.173ns (78.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X55Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=102, routed)         1.019     2.607    d7/t1/v_cntr_reg_reg[8][5]
    SLICE_X8Y3           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     2.794 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.154     2.948    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.117     2.148    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.386ns (25.646%)  route 1.119ns (74.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         0.908     2.518    d7/t3/v_cntr_reg_reg[11][4]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.687 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.687    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.740 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.211     2.951    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.873     2.001    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.269     2.026    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.123     2.149    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.399ns (26.384%)  route 1.113ns (73.616%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         0.908     2.518    d7/t3/v_cntr_reg_reg[11][4]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.687 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.687    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.753 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.205     2.958    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.873     2.001    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.757    
                         clock uncertainty            0.269     2.026    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.120     2.146    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.273ns (17.867%)  route 1.255ns (82.133%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=86, routed)          0.563     1.446    d10/VGA_CONTROL/CLK
    SLICE_X54Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=100, routed)         1.016     2.626    d10/VGA_CONTROL/VGA_BLUE_reg[0][4]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.045     2.671 r  d10/VGA_CONTROL/fontAddress_carry_i_1__5/O
                         net (fo=1, routed)           0.000     2.671    d7/t2/v_cntr_reg_reg[4][2]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.735 r  d7/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.239     2.974    d7/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.117     2.149    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.826    





