<stg><name>upzero</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="12">
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="11">
<condition id="48">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="10">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="10" to="2">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="2">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="12" to="13">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="13" to="14">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="14" to="15">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="15" to="16">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %dlt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dlt)

]]></Node>
<StgValue><ssdm name="dlt_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dlti_addr = getelementptr [6 x i32]* %dlti, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dlti_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp eq i32 %dlt_read, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %.preheader2.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_1 = sext i32 %dlt_read to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i3 [ %i_3, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %i_1, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_3 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_8 = zext i3 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dlti_addr_6 = getelementptr [6 x i32]* %dlti, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="dlti_addr_6"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:2  %dlti_load = load i32* %dlti_addr_6, align 4

]]></Node>
<StgValue><ssdm name="dlti_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %bli_addr_1 = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bli_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2:0  %i = phi i3 [ %i_2, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %exitcond1 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %exitcond1, label %.loopexit.loopexit6, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_2 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bli_addr = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="bli_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
:2  %bli_load = load i32* %bli_addr, align 4

]]></Node>
<StgValue><ssdm name="bli_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit6:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:0  %dlti_addr_1 = getelementptr [6 x i32]* %dlti, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dlti_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %dlti_addr_3 = getelementptr [6 x i32]* %dlti, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dlti_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
:2  %dlti_load = load i32* %dlti_addr_6, align 4

]]></Node>
<StgValue><ssdm name="dlti_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_9 = sext i32 %dlti_load to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="3">
<![CDATA[
:8  %bli_load_1 = load i32* %bli_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bli_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="3">
<![CDATA[
:8  %bli_load_1 = load i32* %bli_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bli_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %wd2_cast_cast_cast = select i1 %tmp_7, i32 -128, i32 128

]]></Node>
<StgValue><ssdm name="wd2_cast_cast_cast"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="40" op_0_bw="32">
<![CDATA[
:9  %tmp_10_cast = sext i32 %bli_load_1 to i40

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:10  %p_shl1 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:11  %tmp_3 = sub i40 %p_shl1, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %wd3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_3, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_5 = add nsw i32 %wd2_cast_cast_cast, %wd3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:14  store i32 %tmp_5, i32* %bli_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
:2  %bli_load = load i32* %bli_addr, align 4

]]></Node>
<StgValue><ssdm name="bli_load"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="32">
<![CDATA[
:3  %tmp_3_cast = sext i32 %bli_load to i40

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:4  %p_shl = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:5  %tmp_4 = sub i40 %p_shl, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_4, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %tmp_6, i32* %bli_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_2"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:7  %dlti_addr_4 = getelementptr [6 x i32]* %dlti, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dlti_addr_4"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_3"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:10  %dlti_addr_5 = getelementptr [6 x i32]* %dlti, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dlti_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:2  %dlti_addr_2 = getelementptr [6 x i32]* %dlti, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dlti_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:3  store i32 %dlti_load_1, i32* %dlti_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_3"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_4"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:6  store i32 %dlti_load_2, i32* %dlti_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:9  store i32 %dlti_load_3, i32* %dlti_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4

]]></Node>
<StgValue><ssdm name="dlti_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:12  store i32 %dlti_load_4, i32* %dlti_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:14  store i32 %dlti_load_5, i32* %dlti_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="89" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.loopexit:15  store i32 %dlt_read, i32* %dlti_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
.loopexit:16  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
