// Seed: 1033287909
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input uwire id_6
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd63
) (
    input supply0 id_0,
    input wire _id_1,
    input wand _id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5
);
  assign id_4 = -1;
  wire id_7;
  logic [id_2  -  id_1 : -1] id_8;
  ;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_0,
      id_3,
      id_4,
      id_4,
      id_5
  );
endmodule
