// Seed: 742107267
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3
);
  assign id_5[1'b0 :-1] = $display(id_3, 1, id_1);
  always_comb id_6 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output logic id_3,
    input wor id_4,
    output uwire id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input logic id_11,
    input wor id_12,
    output wor id_13,
    inout uwire id_14
);
  parameter id_16 = "";
  always
    if (1) @(posedge -1) id_10 = id_9.id_16;
    else id_3 <= id_11;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14,
      id_8
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_6.id_0;
endmodule
