{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602092886600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602092886600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 07 12:48:06 2020 " "Processing started: Wed Oct 07 12:48:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602092886600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092886600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092886600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602092887220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602092887220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4_TB " "Found entity 1: BCDtoSSegx4_TB" {  } { { "BCDtoSSegx4_TB.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092909977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092909977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4 " "Found entity 1: BCDtoSSegx4" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092909979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092909979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" "" { Text "G:/Github/lab02-sumulation-grupo05/hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092909981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092909981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092909983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092909983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDtoSSegx4 " "Elaborating entity \"BCDtoSSegx4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602092910032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BCDtoSSegx4.v(31) " "Verilog HDL assignment warning at BCDtoSSegx4.v(31): truncated value with size 32 to match size of target (27)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910050 "|BCDtoSSegx4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BCDtoSSegx4.v(41) " "Verilog HDL assignment warning at BCDtoSSegx4.v(41): truncated value with size 32 to match size of target (2)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910050 "|BCDtoSSegx4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdtosseg\"" {  } { { "BCDtoSSegx4.v" "bcdtosseg" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092910051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:binary2BCD\"" {  } { { "BCDtoSSegx4.v" "binary2BCD" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092910053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifter Binary2BCD.v(8) " "Verilog HDL or VHDL warning at Binary2BCD.v(8): object \"shifter\" assigned a value but never read" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602092910055 "|BCDtoSSegx4|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(23) " "Verilog HDL assignment warning at Binary2BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910055 "|BCDtoSSegx4|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(24) " "Verilog HDL assignment warning at Binary2BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910055 "|BCDtoSSegx4|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(25) " "Verilog HDL assignment warning at Binary2BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910055 "|BCDtoSSegx4|Binary2BCD:binary2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(26) " "Verilog HDL assignment warning at Binary2BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602092910055 "|BCDtoSSegx4|Binary2BCD:binary2BCD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Binary2BCD:binary2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Binary2BCD:binary2BCD\|Div1\"" {  } { { "Binary2BCD.v" "Div1" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092913435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Binary2BCD:binary2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Binary2BCD:binary2BCD\|Div2\"" {  } { { "Binary2BCD.v" "Div2" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092913435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Binary2BCD:binary2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Binary2BCD:binary2BCD\|Div0\"" {  } { { "Binary2BCD.v" "Div0" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092913435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:binary2BCD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:binary2BCD\|Mult0\"" {  } { { "Binary2BCD.v" "Mult0" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092913435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:binary2BCD\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:binary2BCD\|Mult1\"" {  } { { "Binary2BCD.v" "Mult1" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092913435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602092913435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:binary2BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_divide:Div1\"" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092914196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:binary2BCD\|lpm_divide:Div1 " "Instantiated megafunction \"Binary2BCD:binary2BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092914212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092914212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092914212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092914212 ""}  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602092914212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tmm " "Found entity 1: lpm_divide_tmm" {  } { { "db/lpm_divide_tmm.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/lpm_divide_tmm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092914469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092914469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092914500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092914500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4bf " "Found entity 1: alt_u_div_4bf" {  } { { "db/alt_u_div_4bf.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/alt_u_div_4bf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092914600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092914600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092914854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092914854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092914938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092914938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:binary2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_divide:Div2\"" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092915350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:binary2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Binary2BCD:binary2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915350 ""}  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602092915350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qmm " "Found entity 1: lpm_divide_qmm" {  } { { "db/lpm_divide_qmm.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/lpm_divide_qmm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uaf " "Found entity 1: alt_u_div_uaf" {  } { { "db/alt_u_div_uaf.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/alt_u_div_uaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:binary2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_divide:Div0\"" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092915756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:binary2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"Binary2BCD:binary2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092915756 ""}  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602092915756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7om " "Found entity 1: lpm_divide_7om" {  } { { "db/lpm_divide_7om.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/lpm_divide_7om.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_odf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_odf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_odf " "Found entity 1: alt_u_div_odf" {  } { { "db/alt_u_div_odf.tdf" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/db/alt_u_div_odf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602092915893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092915893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:binary2BCD\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\"" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:binary2BCD\|lpm_mult:Mult0 " "Instantiated megafunction \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916119 ""}  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602092916119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult0\|multcore:mult_core Binary2BCD:binary2BCD\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Binary2BCD:binary2BCD\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult0\|altshift:external_latency_ffs Binary2BCD:binary2BCD\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:binary2BCD\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\"" {  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:binary2BCD\|lpm_mult:Mult1 " "Instantiated megafunction \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602092916395 ""}  } { { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602092916395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult1\|multcore:mult_core Binary2BCD:binary2BCD\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Binary2BCD:binary2BCD\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:binary2BCD\|lpm_mult:Mult1\|altshift:external_latency_ffs Binary2BCD:binary2BCD\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:binary2BCD\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Binary2BCD.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092916438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602092917916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602092918963 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Binary2BCD:binary2BCD\|Add1~28 " "Logic cell \"Binary2BCD:binary2BCD\|Add1~28\"" {  } { { "Binary2BCD.v" "Add1~28" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092919201 ""} { "Info" "ISCL_SCL_CELL_NAME" "Binary2BCD:binary2BCD\|Add2~0 " "Logic cell \"Binary2BCD:binary2BCD\|Add2~0\"" {  } { { "Binary2BCD.v" "Add2~0" { Text "G:/Github/lab02-sumulation-grupo05/lab02/Binary2BCD.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1602092919201 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1602092919201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602092920345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602092920345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "663 " "Implemented 663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602092921569 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602092921569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602092921569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602092921569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602092921591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 07 12:48:41 2020 " "Processing ended: Wed Oct 07 12:48:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602092921591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602092921591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602092921591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602092921591 ""}
