<p>
    [1] A. Balijepalli, S. Sinha, and Y. Cao, "Compact modeling of carbon nanotube transistor for early stage process-design exploration," presented at the Proceedings of the 2007 international symposium on Low power electronics and design, Portland, OR,
    USA, 2007.
    <a href="http://dx.doi.org/10.1145/1283780.1283783" target="_blank">(link)</a>
    <br> [2] S. Sinha, A. Balijepalli, and C. Yu, "Compact Model of Carbon Nanotube Transistor and Interconnect," Electron Devices, IEEE Transactions on, vol. 56, pp. 2232-2242, 2009.
    <a href="http://dx.doi.org/10.1109/TED.2009.2028625" target="_blank">(link)</a>
    <br> [3] <a href="http://ptm.asu.edu/postsi.html" target="_blank">http://ptm.asu.edu/postsi.html</a>
</p>
