{
  "processor": "TI TMS9995",
  "year": 1981,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 12.0,
    "transistors": 20000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      50
    ],
    "typical_cpi": 12.0
  },
  "validated_performance": {
    "ips_min": 600000,
    "ips_max": 1500000,
    "mips_typical": 0.6
  },
  "notes": "Enhanced TMS9900 with on-chip workspace RAM",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 12.0,
    "expected_ipc": 0.0833,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 12.1,
    "cpi_error_percent": 0.83,
    "ipc_error_percent": 0.83,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with cross-validation",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 1e-06,
    "sysid_cpi_error_percent": 0.01,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "instruction_timing_tests": [
    {
      "instruction": "A (Add)",
      "addressing_mode": "On-chip workspace",
      "expected_cycles": 10,
      "model_category": "register_ops",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Register add with on-chip workspace"
    },
    {
      "instruction": "MOV (Move)",
      "addressing_mode": "On-chip workspace",
      "expected_cycles": 10,
      "model_category": "register_ops",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Register move with on-chip workspace"
    },
    {
      "instruction": "S (Subtract)",
      "addressing_mode": "On-chip workspace",
      "expected_cycles": 10,
      "model_category": "register_ops",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Register subtract"
    },
    {
      "instruction": "LI (Load Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 10,
      "model_category": "immediate",
      "model_cycles": 12,
      "source": "TMS9995 datasheet",
      "notes": "16-bit immediate load"
    },
    {
      "instruction": "AI (Add Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 12,
      "model_category": "immediate",
      "model_cycles": 12,
      "source": "TMS9995 datasheet",
      "notes": "Add immediate to register"
    },
    {
      "instruction": "ANDI (And Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 12,
      "model_category": "immediate",
      "model_cycles": 12,
      "source": "TMS9995 datasheet",
      "notes": "Logical AND immediate"
    },
    {
      "instruction": "MOV (Load)",
      "addressing_mode": "External memory",
      "expected_cycles": 14,
      "model_category": "memory_read",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Load from external memory"
    },
    {
      "instruction": "MOVB (Load Byte)",
      "addressing_mode": "External memory",
      "expected_cycles": 12,
      "model_category": "memory_read",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Byte load from memory"
    },
    {
      "instruction": "MOV (Store)",
      "addressing_mode": "External memory",
      "expected_cycles": 14,
      "model_category": "memory_write",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Store to external memory"
    },
    {
      "instruction": "STWP (Store WP)",
      "addressing_mode": "Memory",
      "expected_cycles": 12,
      "model_category": "memory_write",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Store workspace pointer"
    },
    {
      "instruction": "JMP (Jump)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 8,
      "model_category": "branch",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Unconditional jump"
    },
    {
      "instruction": "JEQ (Jump Equal)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 8,
      "model_category": "branch",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Conditional jump taken"
    },
    {
      "instruction": "B (Branch)",
      "addressing_mode": "Absolute",
      "expected_cycles": 12,
      "model_category": "branch",
      "model_cycles": 10,
      "source": "TMS9995 datasheet",
      "notes": "Branch to absolute address"
    },
    {
      "instruction": "BLWP (Branch Load WP)",
      "addressing_mode": "Context switch",
      "expected_cycles": 14,
      "model_category": "call_return",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Context switch with workspace load"
    },
    {
      "instruction": "RTWP (Return with WP)",
      "addressing_mode": "Context switch",
      "expected_cycles": 12,
      "model_category": "call_return",
      "model_cycles": 14,
      "source": "TMS9995 datasheet",
      "notes": "Return from context switch"
    }
  ],
  "cross_validation": {
    "family_comparison": {
      "tms9900": {
        "relationship": "Original predecessor",
        "expected_improvement": "40-50% faster due to on-chip workspace",
        "cpi_ratio_expected": 1.67,
        "cpi_ratio_actual": 1.575,
        "notes": "TMS9900 had all workspace in external memory"
      }
    },
    "era_comparison": {
      "intel_8088": {
        "relationship": "Contemporary 16-bit",
        "cpi_ratio_expected": 0.8,
        "notes": "8088 similar era, different architecture"
      },
      "z80": {
        "relationship": "Contemporary 8-bit",
        "cpi_ratio_expected": 0.6,
        "notes": "Z80 8-bit but faster per instruction"
      }
    },
    "architecture_notes": {
      "unique_features": [
        "256 bytes on-chip RAM for workspace",
        "Enhanced TMS9900 instruction set",
        "Faster memory bus interface",
        "Internal timer/event counter"
      ],
      "performance_implications": [
        "On-chip workspace eliminates memory latency for registers",
        "Still slower than true register file architectures",
        "Context switch remains efficient"
      ]
    },
    "validation_methodology": {
      "sources": [
        "TMS9995 Data Manual (1981)",
        "TI Application Notes"
      ],
      "confidence_level": "High",
      "cross_validated_date": "2026-01-28"
    }
  }
}