/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta64x128m4sw (user specify : ts1n16ffcllsvta64x128m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:34:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta64x128m4sw_ffgnp1p05v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:34:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffgnp1p05v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp1p05v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_5_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from : 5 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA64X128M4SW ) {
    memory () {
        type : ram ;
        address_width : 6 ;
        word_width : 128 ;
    }
    functional_peak_current : 161751.000000;
    area : 4741.290000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.349279, 0.370069, 0.387788, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.349279, 0.370069, 0.387788, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.027281" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.031059" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.349279, 0.370069, 0.387788, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.349279, 0.370069, 0.387788, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.027281" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.031059" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.007165, 0.007165, 0.007165, 0.007165, 0.007165" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007165, 0.007165, 0.007165, 0.007165, 0.007165" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.222083, 0.233284, 0.244783, 0.267074, 0.308273",\
              "0.227493, 0.238694, 0.250194, 0.272483, 0.313684",\
              "0.230723, 0.241924, 0.253424, 0.275714, 0.316914",\
              "0.232713, 0.243914, 0.255414, 0.277703, 0.318904",\
              "0.233014, 0.244214, 0.255713, 0.278004, 0.319203"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.222083, 0.233284, 0.244783, 0.267074, 0.308273",\
              "0.227493, 0.238694, 0.250194, 0.272483, 0.313684",\
              "0.230723, 0.241924, 0.253424, 0.275714, 0.316914",\
              "0.232713, 0.243914, 0.255414, 0.277703, 0.318904",\
              "0.233014, 0.244214, 0.255713, 0.278004, 0.319203"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170",\
              "0.007995, 0.026797, 0.049609, 0.096213, 0.165170"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.300941, 0.313016, 0.324566, 0.346301, 0.392501",\
              "0.307136, 0.319211, 0.330761, 0.352496, 0.398696",\
              "0.311126, 0.323201, 0.334751, 0.356486, 0.402686",\
              "0.313331, 0.325406, 0.336956, 0.358691, 0.404891",\
              "0.313342, 0.325417, 0.336967, 0.358702, 0.404902"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.300941, 0.313016, 0.324566, 0.346301, 0.392501",\
              "0.307136, 0.319211, 0.330761, 0.352496, 0.398696",\
              "0.311126, 0.323201, 0.334751, 0.356486, 0.402686",\
              "0.313331, 0.325406, 0.336956, 0.358691, 0.404891",\
              "0.313342, 0.325417, 0.336967, 0.358702, 0.404902"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154",\
              "0.007576, 0.024684, 0.044455, 0.084449, 0.190154"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035179 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.085527, 0.091932, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.155235, 0.164475, 0.172350, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.388087, 0.411187, 0.430875, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "12.241530" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.117004" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "11.459595" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.119351" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "11.394600" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.119443" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "11.427150" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.119398" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.070207" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001539 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.038391" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.039877" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108589, 0.117845, 0.126685, 0.141453, 0.168493",\
              "0.108381, 0.117637, 0.126477, 0.141245, 0.168285",\
              "0.108173, 0.117429, 0.126269, 0.141037, 0.168077",\
              "0.107445, 0.116701, 0.125541, 0.140309, 0.167349",\
              "0.106717, 0.115973, 0.124813, 0.139581, 0.166621"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108589, 0.117845, 0.126685, 0.141453, 0.168493",\
              "0.108381, 0.117637, 0.126477, 0.141245, 0.168285",\
              "0.108173, 0.117429, 0.126269, 0.141037, 0.168077",\
              "0.107445, 0.116701, 0.125541, 0.140309, 0.167349",\
              "0.106717, 0.115973, 0.124813, 0.139581, 0.166621"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074400, 0.069900, 0.066900, 0.064100, 0.063000",\
              "0.081900, 0.077400, 0.074400, 0.071600, 0.070500",\
              "0.087300, 0.082800, 0.079800, 0.077000, 0.075900",\
              "0.092800, 0.088300, 0.085300, 0.082500, 0.081400",\
              "0.099800, 0.095300, 0.092300, 0.089500, 0.088400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074400, 0.069900, 0.066900, 0.064100, 0.063000",\
              "0.081900, 0.077400, 0.074400, 0.071600, 0.070500",\
              "0.087300, 0.082800, 0.079800, 0.077000, 0.075900",\
              "0.092800, 0.088300, 0.085300, 0.082500, 0.081400",\
              "0.099800, 0.095300, 0.092300, 0.089500, 0.088400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001319 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.027281" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031059" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087809, 0.094881, 0.100913, 0.108505, 0.118801",\
              "0.087497, 0.094569, 0.100601, 0.108193, 0.118489",\
              "0.087081, 0.094153, 0.100185, 0.107777, 0.118073",\
              "0.086041, 0.093113, 0.099145, 0.106737, 0.117033",\
              "0.086665, 0.093737, 0.099769, 0.107361, 0.117657"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087809, 0.094881, 0.100913, 0.108505, 0.118801",\
              "0.087497, 0.094569, 0.100601, 0.108193, 0.118489",\
              "0.087081, 0.094153, 0.100185, 0.107777, 0.118073",\
              "0.086041, 0.093113, 0.099145, 0.106737, 0.117033",\
              "0.086665, 0.093737, 0.099769, 0.107361, 0.117657"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079200, 0.074200, 0.070500, 0.066400, 0.062600",\
              "0.086800, 0.081800, 0.078100, 0.074000, 0.070200",\
              "0.091500, 0.086500, 0.082800, 0.078700, 0.074900",\
              "0.094600, 0.089600, 0.085900, 0.081800, 0.078000",\
              "0.090100, 0.085100, 0.081400, 0.077300, 0.073500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079200, 0.074200, 0.070500, 0.066400, 0.062600",\
              "0.086800, 0.081800, 0.078100, 0.074000, 0.070200",\
              "0.091500, 0.086500, 0.082800, 0.078700, 0.074900",\
              "0.094600, 0.089600, 0.085900, 0.081800, 0.078000",\
              "0.090100, 0.085100, 0.081400, 0.077300, 0.073500"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_5_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001331 ;
        pin (A[5:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011610" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011513" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076765, 0.084669, 0.092885, 0.106301, 0.127413",\
              "0.076453, 0.084357, 0.092573, 0.105989, 0.127101",\
              "0.076037, 0.083941, 0.092157, 0.105573, 0.126685",\
              "0.074997, 0.082901, 0.091117, 0.104533, 0.125645",\
              "0.075621, 0.083525, 0.091741, 0.105157, 0.126269"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076765, 0.084669, 0.092885, 0.106301, 0.127413",\
              "0.076453, 0.084357, 0.092573, 0.105989, 0.127101",\
              "0.076037, 0.083941, 0.092157, 0.105573, 0.126685",\
              "0.074997, 0.082901, 0.091117, 0.104533, 0.125645",\
              "0.075621, 0.083525, 0.091741, 0.105157, 0.126269"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090709, 0.086709, 0.084009, 0.081409, 0.080909",\
              "0.098209, 0.094209, 0.091509, 0.088909, 0.088409",\
              "0.103009, 0.099009, 0.096309, 0.093709, 0.093209",\
              "0.106209, 0.102209, 0.099509, 0.096909, 0.096409",\
              "0.102009, 0.098009, 0.095309, 0.092709, 0.092209"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090709, 0.086709, 0.084009, 0.081409, 0.080909",\
              "0.098209, 0.094209, 0.091509, 0.088909, 0.088409",\
              "0.103009, 0.099009, 0.096309, 0.093709, 0.093209",\
              "0.106209, 0.102209, 0.099509, 0.096909, 0.096409",\
              "0.102009, 0.098009, 0.095309, 0.092709, 0.092209"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000743 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005152" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005850" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.033861, 0.040829, 0.046861, 0.054349, 0.067245",\
              "0.031053, 0.038021, 0.044053, 0.051541, 0.064437",\
              "0.033237, 0.040205, 0.046237, 0.053725, 0.066621",\
              "0.043533, 0.050501, 0.056533, 0.064021, 0.076917",\
              "0.073381, 0.080349, 0.086381, 0.093869, 0.106765"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.033861, 0.040829, 0.046861, 0.054349, 0.067245",\
              "0.031053, 0.038021, 0.044053, 0.051541, 0.064437",\
              "0.033237, 0.040205, 0.046237, 0.053725, 0.066621",\
              "0.043533, 0.050501, 0.056533, 0.064021, 0.076917",\
              "0.073381, 0.080349, 0.086381, 0.093869, 0.106765"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.133384, 0.136784, 0.144184, 0.162384, 0.203784",\
              "0.147484, 0.150884, 0.158284, 0.176484, 0.217884",\
              "0.160384, 0.163784, 0.171184, 0.189384, 0.230784",\
              "0.178884, 0.182284, 0.189684, 0.207884, 0.249284",\
              "0.204884, 0.208284, 0.215684, 0.233884, 0.275284"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133384, 0.136784, 0.144184, 0.162384, 0.203784",\
              "0.147484, 0.150884, 0.158284, 0.176484, 0.217884",\
              "0.160384, 0.163784, 0.171184, 0.189384, 0.230784",\
              "0.178884, 0.182284, 0.189684, 0.207884, 0.249284",\
              "0.204884, 0.208284, 0.215684, 0.233884, 0.275284"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000745 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005486" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006677" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.033861, 0.040829, 0.046861, 0.054349, 0.067245",\
              "0.031053, 0.038021, 0.044053, 0.051541, 0.064437",\
              "0.033237, 0.040205, 0.046237, 0.053725, 0.066621",\
              "0.043533, 0.050501, 0.056533, 0.064021, 0.076917",\
              "0.073381, 0.080349, 0.086381, 0.093869, 0.106765"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.033861, 0.040829, 0.046861, 0.054349, 0.067245",\
              "0.031053, 0.038021, 0.044053, 0.051541, 0.064437",\
              "0.033237, 0.040205, 0.046237, 0.053725, 0.066621",\
              "0.043533, 0.050501, 0.056533, 0.064021, 0.076917",\
              "0.073381, 0.080349, 0.086381, 0.093869, 0.106765"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.133384, 0.136784, 0.144184, 0.162384, 0.203784",\
              "0.147484, 0.150884, 0.158284, 0.176484, 0.217884",\
              "0.160384, 0.163784, 0.171184, 0.189384, 0.230784",\
              "0.178884, 0.182284, 0.189684, 0.207884, 0.249284",\
              "0.204884, 0.208284, 0.215684, 0.233884, 0.275284"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133384, 0.136784, 0.144184, 0.162384, 0.203784",\
              "0.147484, 0.150884, 0.158284, 0.176484, 0.217884",\
              "0.160384, 0.163784, 0.171184, 0.189384, 0.230784",\
              "0.178884, 0.182284, 0.189684, 0.207884, 0.249284",\
              "0.204884, 0.208284, 0.215684, 0.233884, 0.275284"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 5.236928 ;
    }
}
}
