# RTL-LEARNING
The repo is dedicated for my practice and learning related Verilog and System Verilog  
