// Seed: 2373958651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2,
    output tri  id_3,
    output tri0 id_4,
    output tri  id_5,
    input  wor  id_6,
    output tri1 id_7
);
  assign id_3 = (1);
  tri0 id_9 = 1;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
