vendor_name = ModelSim
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.qip
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/romtest.vwf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/DSS.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/add_sub_kge.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/altsyncram_6or3.tdf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/coswavesoted.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/cntr_0vh.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
design_name = DSS
instance = comp, \ASK_OUT[0]~output , ASK_OUT[0]~output, DSS, 1
instance = comp, \ASK_OUT[1]~output , ASK_OUT[1]~output, DSS, 1
instance = comp, \ASK_OUT[2]~output , ASK_OUT[2]~output, DSS, 1
instance = comp, \ASK_OUT[3]~output , ASK_OUT[3]~output, DSS, 1
instance = comp, \ASK_OUT[4]~output , ASK_OUT[4]~output, DSS, 1
instance = comp, \ASK_OUT[5]~output , ASK_OUT[5]~output, DSS, 1
instance = comp, \ASK_OUT[6]~output , ASK_OUT[6]~output, DSS, 1
instance = comp, \ASK_OUT[7]~output , ASK_OUT[7]~output, DSS, 1
instance = comp, \PA_out[0]~output , PA_out[0]~output, DSS, 1
instance = comp, \PA_out[1]~output , PA_out[1]~output, DSS, 1
instance = comp, \PA_out[2]~output , PA_out[2]~output, DSS, 1
instance = comp, \PA_out[3]~output , PA_out[3]~output, DSS, 1
instance = comp, \PA_out[4]~output , PA_out[4]~output, DSS, 1
instance = comp, \LFSR_OUTPUT~output , LFSR_OUTPUT~output, DSS, 1
instance = comp, \LFSR_BUS[0]~output , LFSR_BUS[0]~output, DSS, 1
instance = comp, \LFSR_BUS[1]~output , LFSR_BUS[1]~output, DSS, 1
instance = comp, \LFSR_BUS[2]~output , LFSR_BUS[2]~output, DSS, 1
instance = comp, \LFSR_BUS[3]~output , LFSR_BUS[3]~output, DSS, 1
instance = comp, \LFSR_BUS[4]~output , LFSR_BUS[4]~output, DSS, 1
instance = comp, \LFSR_BUS[5]~output , LFSR_BUS[5]~output, DSS, 1
instance = comp, \LFSR_BUS[6]~output , LFSR_BUS[6]~output, DSS, 1
instance = comp, \LFSR_BUS[7]~output , LFSR_BUS[7]~output, DSS, 1
instance = comp, \LFSR_BUS[8]~output , LFSR_BUS[8]~output, DSS, 1
instance = comp, \LUT_OUT[0]~output , LUT_OUT[0]~output, DSS, 1
instance = comp, \LUT_OUT[1]~output , LUT_OUT[1]~output, DSS, 1
instance = comp, \LUT_OUT[2]~output , LUT_OUT[2]~output, DSS, 1
instance = comp, \LUT_OUT[3]~output , LUT_OUT[3]~output, DSS, 1
instance = comp, \LUT_OUT[4]~output , LUT_OUT[4]~output, DSS, 1
instance = comp, \LUT_OUT[5]~output , LUT_OUT[5]~output, DSS, 1
instance = comp, \LUT_OUT[6]~output , LUT_OUT[6]~output, DSS, 1
instance = comp, \LUT_OUT[7]~output , LUT_OUT[7]~output, DSS, 1
instance = comp, \clkin~input , clkin~input, DSS, 1
instance = comp, \clkin~inputclkctrl , clkin~inputclkctrl, DSS, 1
instance = comp, \counter|auto_generated|counter_comb_bita0 , counter|auto_generated|counter_comb_bita0, DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[0] , counter|auto_generated|counter_reg_bit[0], DSS, 1
instance = comp, \counter|auto_generated|counter_comb_bita1 , counter|auto_generated|counter_comb_bita1, DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[1] , counter|auto_generated|counter_reg_bit[1], DSS, 1
instance = comp, \counter|auto_generated|counter_comb_bita2 , counter|auto_generated|counter_comb_bita2, DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[2] , counter|auto_generated|counter_reg_bit[2], DSS, 1
instance = comp, \counter|auto_generated|counter_comb_bita3 , counter|auto_generated|counter_comb_bita3, DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[3] , counter|auto_generated|counter_reg_bit[3], DSS, 1
instance = comp, \counter|auto_generated|counter_comb_bita4 , counter|auto_generated|counter_comb_bita4, DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[4] , counter|auto_generated|counter_reg_bit[4], DSS, 1
instance = comp, \counter|auto_generated|counter_reg_bit[4]~clkctrl , counter|auto_generated|counter_reg_bit[4]~clkctrl, DSS, 1
instance = comp, \LFSR_in~0 , LFSR_in~0, DSS, 1
instance = comp, \shift_reg|dffs[8] , shift_reg|dffs[8], DSS, 1
instance = comp, \shift_reg|dffs[7]~feeder , shift_reg|dffs[7]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[7] , shift_reg|dffs[7], DSS, 1
instance = comp, \shift_reg|dffs[6]~feeder , shift_reg|dffs[6]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[6] , shift_reg|dffs[6], DSS, 1
instance = comp, \shift_reg|dffs[5]~feeder , shift_reg|dffs[5]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[5] , shift_reg|dffs[5], DSS, 1
instance = comp, \shift_reg|dffs[4]~feeder , shift_reg|dffs[4]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[4] , shift_reg|dffs[4], DSS, 1
instance = comp, \shift_reg|dffs[3]~feeder , shift_reg|dffs[3]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[3] , shift_reg|dffs[3], DSS, 1
instance = comp, \shift_reg|dffs[2]~feeder , shift_reg|dffs[2]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[2] , shift_reg|dffs[2], DSS, 1
instance = comp, \shift_reg|dffs[1]~feeder , shift_reg|dffs[1]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[1] , shift_reg|dffs[1], DSS, 1
instance = comp, \shift_reg|dffs[0]~feeder , shift_reg|dffs[0]~feeder, DSS, 1
instance = comp, \shift_reg|dffs[0] , shift_reg|dffs[0], DSS, 1
instance = comp, \data_port_A[0]~input , data_port_A[0]~input, DSS, 1
instance = comp, \myFF|dffs[0]~5 , myFF|dffs[0]~5, DSS, 1
instance = comp, \myFF|dffs[0] , myFF|dffs[0], DSS, 1
instance = comp, \data_port_A[1]~input , data_port_A[1]~input, DSS, 1
instance = comp, \myFF|dffs[1]~7 , myFF|dffs[1]~7, DSS, 1
instance = comp, \myFF|dffs[1] , myFF|dffs[1], DSS, 1
instance = comp, \data_port_A[2]~input , data_port_A[2]~input, DSS, 1
instance = comp, \myFF|dffs[2]~9 , myFF|dffs[2]~9, DSS, 1
instance = comp, \myFF|dffs[2] , myFF|dffs[2], DSS, 1
instance = comp, \data_port_A[3]~input , data_port_A[3]~input, DSS, 1
instance = comp, \myFF|dffs[3]~11 , myFF|dffs[3]~11, DSS, 1
instance = comp, \myFF|dffs[3] , myFF|dffs[3], DSS, 1
instance = comp, \data_port_A[4]~input , data_port_A[4]~input, DSS, 1
instance = comp, \myFF|dffs[4]~13 , myFF|dffs[4]~13, DSS, 1
instance = comp, \myFF|dffs[4] , myFF|dffs[4], DSS, 1
instance = comp, \MyROM|altsyncram_component|auto_generated|ram_block1a0 , MyROM|altsyncram_component|auto_generated|ram_block1a0, DSS, 1
instance = comp, \ASK_OUT~0 , ASK_OUT~0, DSS, 1
instance = comp, \ASK_OUT~1 , ASK_OUT~1, DSS, 1
instance = comp, \ASK_OUT~2 , ASK_OUT~2, DSS, 1
instance = comp, \ASK_OUT~3 , ASK_OUT~3, DSS, 1
instance = comp, \ASK_OUT~4 , ASK_OUT~4, DSS, 1
instance = comp, \ASK_OUT~5 , ASK_OUT~5, DSS, 1
instance = comp, \ASK_OUT~6 , ASK_OUT~6, DSS, 1
instance = comp, \ASK_OUT~7 , ASK_OUT~7, DSS, 1
