#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Aug  2 16:10:22 2024
# Process ID: 20113
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 2173.992 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20213
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2081.227 ; gain = 405.684 ; free physical = 1135 ; free virtual = 7995
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_delay_dltx_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dltx_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_delay_dltx_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dltx_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_delay_dltx_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dltx_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_delay_dhx_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dhx_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_delay_dhx_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dhx_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_delay_dhx_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_dhx_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_delay_bpl_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_bpl_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_delay_bpl_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_bpl_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_delay_bpl_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_delay_bpl_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_tqmf_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_tqmf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_tqmf_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_tqmf_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_tqmf_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_tqmf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_accumc_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_accumc_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_accumc_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_accumc_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_accumc_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_accumc_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label4' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label4.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label4' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label4.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label5' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label5' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label5.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label6' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label6' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label6.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label7' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_reset_label7' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_reset_label7.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_adpcm_main_label12' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label12.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode_wl_code_table_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_wl_code_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_encode_wl_code_table_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_wl_code_table_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode_wl_code_table_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_wl_code_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_encode_ilb_table_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_ilb_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_encode_ilb_table_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_ilb_table_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode_ilb_table_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode_ilb_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_14s_32s_46_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_32s_46_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_14s_32s_46_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_32s_46_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15s_32s_47_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15s_32s_47_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15s_32s_47_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15s_32s_47_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_16s_32s_46_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_46_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_16s_32s_46_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_46_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_16s_32s_47_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_47_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_16s_32s_47_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_32s_47_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_32s_64_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_32s_64_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_9ns_41_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_9ns_41_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_12ns_44_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_12ns_44_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_13ns_45_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13ns_45_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_13ns_45_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13ns_45_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_15ns_47_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_47_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_15ns_47_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_47_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_11s_42_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_42_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_11s_42_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_42_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_11s_43_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_43_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_11s_43_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_11s_43_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_13s_44_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_44_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_13s_44_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_44_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_13s_45_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_45_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_13s_45_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13s_45_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_33s_7s_40_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_40_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_33s_7s_40_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_40_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_11ns_25_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_11ns_25_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_11ns_25_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_11ns_25_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_10ns_24_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_10ns_24_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_10ns_24_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_10ns_24_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mux_4_2_14_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_14_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mux_4_2_14_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_14_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mux_4_2_11_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_11_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mux_4_2_11_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mux_4_2_11_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_14s_15ns_29_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_15ns_29_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_14s_15ns_29_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_15ns_29_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_12ns_26_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_12ns_26_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_12ns_26_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_12ns_26_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_14s_14s_28_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_14s_28_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_14s_14s_28_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_14s_14s_28_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_13ns_27_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_13ns_27_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_13ns_27_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_13ns_27_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_14ns_28_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_14ns_28_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_14ns_28_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_14ns_28_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_15ns_29_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_15ns_29_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_15ns_29_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_15ns_29_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_15ns_16ns_30_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_16ns_30_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_15ns_16ns_30_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_15ns_16ns_30_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_16s_15ns_31_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_15ns_31_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_16s_15ns_31_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_15ns_31_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_16s_16s_32_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_16s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_16s_16s_32_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_16s_16s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_encode' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_adpcm_main_label12' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label12.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_adpcm_main_Pipeline_adpcm_main_label13' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label13.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_decode' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_32s_15ns_46_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_46_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_32s_15ns_46_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_46_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'adpcm_main_mul_33s_7s_39_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_39_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_mul_33s_7s_39_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_33s_7s_39_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_decode' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main_adpcm_main_Pipeline_adpcm_main_label13' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_adpcm_main_Pipeline_adpcm_main_label13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adpcm_main' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1799_state33_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3048]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1791_state31_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3081]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1807_state35_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3088]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1815_state37_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3096]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1823_state39_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3105]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1831_state41_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3112]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1839_state43_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3119]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1847_state45_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3126]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1855_state47_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3133]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1863_state49_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3140]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1871_state51_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3147]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1879_state53_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3154]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1887_state55_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3161]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1903_state58_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3168]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1911_state60_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3175]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1919_state62_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3182]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1927_state64_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3189]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1935_state66_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3196]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1943_state68_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3203]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1951_state70_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3210]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1959_state72_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3217]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1967_state74_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3224]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1975_state76_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_encode.v:3231]
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_14s_14s_28_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_16s_16s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_16s_15ns_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_14s_15ns_29_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_33s_7s_40_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_33s_7s_39_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_13s_45_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_11s_43_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_11s_42_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_15ns_46_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_13ns_45_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_12ns_44_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_9ns_41_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_32s_64_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_16s_32s_47_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_16s_32s_46_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15s_32s_47_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_14s_32s_46_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_encode_ilb_table_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_encode_wl_code_table_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[1] in module adpcm_main_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[0] in module adpcm_main_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[31] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[30] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[29] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[28] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[27] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[26] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[25] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[24] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[23] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[22] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[21] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[20] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[19] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[18] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[17] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[16] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[15] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[14] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[13] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[12] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[11] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[10] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[9] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[8] in module adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_16ns_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_15ns_29_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_14ns_28_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_13ns_27_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_12ns_26_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_11ns_25_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_15ns_10ns_24_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_13s_44_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_mul_32s_15ns_47_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_accumc_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_tqmf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_delay_bpl_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_delay_dhx_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module adpcm_main_delay_dltx_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.195 ; gain = 553.652 ; free physical = 950 ; free virtual = 7818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.039 ; gain = 568.496 ; free physical = 946 ; free virtual = 7814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.039 ; gain = 568.496 ; free physical = 946 ; free virtual = 7814
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2244.039 ; gain = 0.000 ; free physical = 943 ; free virtual = 7809
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/adpcm_main_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/adpcm_main_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.789 ; gain = 0.000 ; free physical = 913 ; free virtual = 7786
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2383.824 ; gain = 0.000 ; free physical = 913 ; free virtual = 7786
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 939 ; free virtual = 7795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 939 ; free virtual = 7795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 939 ; free virtual = 7795
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "adpcm_main_delay_dltx_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "adpcm_main_delay_dhx_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "adpcm_main_delay_bpl_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "adpcm_main_tqmf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "adpcm_main_accumc_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 925 ; free virtual = 7784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   47 Bit       Adders := 11    
	   3 Input   47 Bit       Adders := 1     
	   2 Input   46 Bit       Adders := 23    
	   2 Input   45 Bit       Adders := 11    
	   2 Input   44 Bit       Adders := 3     
	   2 Input   42 Bit       Adders := 5     
	   2 Input   41 Bit       Adders := 1     
	   3 Input   40 Bit       Adders := 16    
	   2 Input   40 Bit       Adders := 4     
	   3 Input   39 Bit       Adders := 4     
	   2 Input   39 Bit       Adders := 2     
	   3 Input   37 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 35    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 12    
	   2 Input   15 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               85 Bit    Registers := 2     
	               64 Bit    Registers := 14    
	               47 Bit    Registers := 29    
	               46 Bit    Registers := 57    
	               45 Bit    Registers := 31    
	               44 Bit    Registers := 19    
	               43 Bit    Registers := 8     
	               42 Bit    Registers := 15    
	               41 Bit    Registers := 13    
	               40 Bit    Registers := 11    
	               39 Bit    Registers := 5     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 8     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 246   
	               31 Bit    Registers := 11    
	               28 Bit    Registers := 12    
	               25 Bit    Registers := 5     
	               23 Bit    Registers := 6     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 52    
	               15 Bit    Registers := 39    
	               14 Bit    Registers := 32    
	               13 Bit    Registers := 22    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 91    
+---Multipliers : 
	              32x32  Multipliers := 4     
	              15x32  Multipliers := 2     
	              14x32  Multipliers := 6     
	              16x32  Multipliers := 8     
	              13x32  Multipliers := 7     
	              11x32  Multipliers := 4     
	              10x32  Multipliers := 3     
	               7x33  Multipliers := 3     
+---RAMs : 
	              768 Bit	(24 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 2     
	              192 Bit	(6 X 32 bit)          RAMs := 4     
	               96 Bit	(6 X 16 bit)          RAMs := 2     
	               84 Bit	(6 X 14 bit)          RAMs := 2     
+---Muxes : 
	  86 Input   85 Bit        Muxes := 2     
	  37 Input   36 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 71    
	   2 Input   31 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 4     
	  17 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 33    
	   2 Input   15 Bit        Muxes := 34    
	   2 Input   14 Bit        Muxes := 25    
	  17 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 9     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	  16 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 82    
	  30 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP mul_16s_15ns_31_2_1_U67/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_16s_15ns_31_2_1_U67/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U67/buff0_reg.
DSP Report: register mul_16s_15ns_31_2_1_U67/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U67/buff0_reg.
DSP Report: register qq4_code4_table_load_reg_5872_reg is absorbed into DSP mul_16s_15ns_31_2_1_U67/buff0_reg.
DSP Report: register mul_16s_15ns_31_2_1_U67/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U67/buff0_reg.
DSP Report: operator mul_16s_15ns_31_2_1_U67/tmp_product is absorbed into DSP mul_16s_15ns_31_2_1_U67/buff0_reg.
DSP Report: Generating DSP mul_15ns_16ns_30_2_1_U66/buff0_reg, operation Mode is: (A''*(B:0x5b38))'.
DSP Report: register mul_15ns_16ns_30_2_1_U66/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U66/buff0_reg.
DSP Report: register mul_15ns_16ns_30_2_1_U66/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U66/buff0_reg.
DSP Report: register mul_15ns_16ns_30_2_1_U66/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U66/buff0_reg.
DSP Report: operator mul_15ns_16ns_30_2_1_U66/tmp_product is absorbed into DSP mul_15ns_16ns_30_2_1_U66/buff0_reg.
DSP Report: Generating DSP mul_15ns_16ns_30_2_1_U65/buff0_reg, operation Mode is: (A''*(B:0x4fe8))'.
DSP Report: register mul_15ns_16ns_30_2_1_U65/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U65/buff0_reg.
DSP Report: register mul_15ns_16ns_30_2_1_U65/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U65/buff0_reg.
DSP Report: register mul_15ns_16ns_30_2_1_U65/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U65/buff0_reg.
DSP Report: operator mul_15ns_16ns_30_2_1_U65/tmp_product is absorbed into DSP mul_15ns_16ns_30_2_1_U65/buff0_reg.
DSP Report: Generating DSP mul_15ns_16ns_30_2_1_U64/buff0_reg, operation Mode is: (A2*(B:0x4498))'.
DSP Report: register mul_15ns_16ns_30_2_1_U64/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U64/buff0_reg.
DSP Report: register mul_15ns_16ns_30_2_1_U64/buff0_reg is absorbed into DSP mul_15ns_16ns_30_2_1_U64/buff0_reg.
DSP Report: operator mul_15ns_16ns_30_2_1_U64/tmp_product is absorbed into DSP mul_15ns_16ns_30_2_1_U64/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U63/buff0_reg, operation Mode is: (A''*(B:0x3de0))'.
DSP Report: register mul_15ns_15ns_29_2_1_U63/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U63/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U63/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U63/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U63/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U63/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U63/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U63/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U62/buff0_reg, operation Mode is: (A''*(B:0x3728))'.
DSP Report: register mul_15ns_15ns_29_2_1_U62/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U62/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U62/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U62/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U62/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U62/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U62/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U62/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U61/buff0_reg, operation Mode is: (A''*(B:0x3260))'.
DSP Report: register mul_15ns_15ns_29_2_1_U61/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U61/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U61/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U61/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U61/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U61/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U61/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U61/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U60/buff0_reg, operation Mode is: (A''*(B:0x2d90))'.
DSP Report: register mul_15ns_15ns_29_2_1_U60/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U60/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U60/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U60/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U60/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U60/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U60/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U60/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U59/buff0_reg, operation Mode is: (A''*(B:0x29d8))'.
DSP Report: register mul_15ns_15ns_29_2_1_U59/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U59/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U59/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U59/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U59/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U59/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U59/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U59/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U58/buff0_reg, operation Mode is: (A''*(B:0x2618))'.
DSP Report: register mul_15ns_15ns_29_2_1_U58/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U58/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U58/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U58/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U58/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U58/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U58/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U58/buff0_reg.
DSP Report: Generating DSP mul_15ns_15ns_29_2_1_U57/buff0_reg, operation Mode is: (A2*(B:0x2308))'.
DSP Report: register mul_15ns_15ns_29_2_1_U57/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U57/buff0_reg.
DSP Report: register mul_15ns_15ns_29_2_1_U57/buff0_reg is absorbed into DSP mul_15ns_15ns_29_2_1_U57/buff0_reg.
DSP Report: operator mul_15ns_15ns_29_2_1_U57/tmp_product is absorbed into DSP mul_15ns_15ns_29_2_1_U57/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U56/buff0_reg, operation Mode is: (A''*(B:0x1d60))'.
DSP Report: register mul_15ns_14ns_28_2_1_U56/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U56/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U56/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U56/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U56/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U56/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U56/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U56/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U55/buff0_reg, operation Mode is: (A''*(B:0x1ad0))'.
DSP Report: register mul_15ns_14ns_28_2_1_U55/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U55/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U55/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U55/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U55/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U55/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U55/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U54/buff0_reg, operation Mode is: (A''*(B:0x1890))'.
DSP Report: register mul_15ns_14ns_28_2_1_U54/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U54/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U54/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U54/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U54/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U54/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U54/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U54/buff0_reg.
DSP Report: Generating DSP mul_14s_15ns_29_2_1_U35/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_1_reg_5275_reg is absorbed into DSP mul_14s_15ns_29_2_1_U35/buff0_reg.
DSP Report: register mul_14s_15ns_29_2_1_U35/buff0_reg is absorbed into DSP mul_14s_15ns_29_2_1_U35/buff0_reg.
DSP Report: operator mul_14s_15ns_29_2_1_U35/tmp_product is absorbed into DSP mul_14s_15ns_29_2_1_U35/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U53/buff0_reg, operation Mode is: (A''*(B:0x1650))'.
DSP Report: register mul_15ns_14ns_28_2_1_U53/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U53/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U53/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U53/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U53/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U53/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U53/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U53/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U52/buff0_reg, operation Mode is: (A''*(B:0x1450))'.
DSP Report: register mul_15ns_14ns_28_2_1_U52/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U52/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U52/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U52/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U52/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U52/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U52/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U52/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U51/buff0_reg, operation Mode is: (A''*(B:0x1258))'.
DSP Report: register mul_15ns_14ns_28_2_1_U51/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U51/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U51/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U51/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U51/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U51/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U51/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U51/buff0_reg.
DSP Report: Generating DSP mul_15ns_14ns_28_2_1_U50/buff0_reg, operation Mode is: (A2*(B:0x1090))'.
DSP Report: register mul_15ns_14ns_28_2_1_U50/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U50/buff0_reg.
DSP Report: register mul_15ns_14ns_28_2_1_U50/buff0_reg is absorbed into DSP mul_15ns_14ns_28_2_1_U50/buff0_reg.
DSP Report: operator mul_15ns_14ns_28_2_1_U50/tmp_product is absorbed into DSP mul_15ns_14ns_28_2_1_U50/buff0_reg.
DSP Report: Generating DSP mul_15ns_13ns_27_2_1_U49/buff0_reg, operation Mode is: (A''*(B:0xec8))'.
DSP Report: register mul_15ns_13ns_27_2_1_U49/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U49/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U49/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U49/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U49/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U49/buff0_reg.
DSP Report: operator mul_15ns_13ns_27_2_1_U49/tmp_product is absorbed into DSP mul_15ns_13ns_27_2_1_U49/buff0_reg.
DSP Report: Generating DSP mul_ln679_2_reg_6022_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_2_reg_4439_reg is absorbed into DSP mul_ln679_2_reg_6022_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_2_reg_6022_reg.
DSP Report: register mul_ln679_2_reg_6022_reg is absorbed into DSP mul_ln679_2_reg_6022_reg.
DSP Report: register mul_16s_16s_32_2_1_U70/buff0_reg is absorbed into DSP mul_ln679_2_reg_6022_reg.
DSP Report: operator mul_16s_16s_32_2_1_U70/tmp_product is absorbed into DSP mul_ln679_2_reg_6022_reg.
DSP Report: Generating DSP mul_15ns_13ns_27_2_1_U48/buff0_reg, operation Mode is: (A''*(B:0xd30))'.
DSP Report: register mul_15ns_13ns_27_2_1_U48/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U48/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U48/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U48/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U48/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U48/buff0_reg.
DSP Report: operator mul_15ns_13ns_27_2_1_U48/tmp_product is absorbed into DSP mul_15ns_13ns_27_2_1_U48/buff0_reg.
DSP Report: Generating DSP mul_ln679_reg_6012_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_reg_4482_reg is absorbed into DSP mul_ln679_reg_6012_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_reg_6012_reg.
DSP Report: register mul_ln679_reg_6012_reg is absorbed into DSP mul_ln679_reg_6012_reg.
DSP Report: register mul_16s_16s_32_2_1_U68/buff0_reg is absorbed into DSP mul_ln679_reg_6012_reg.
DSP Report: operator mul_16s_16s_32_2_1_U68/tmp_product is absorbed into DSP mul_ln679_reg_6012_reg.
DSP Report: Generating DSP mul_15ns_13ns_27_2_1_U47/buff0_reg, operation Mode is: (A''*(B:0xb90))'.
DSP Report: register mul_15ns_13ns_27_2_1_U47/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U47/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U47/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U47/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U47/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U47/buff0_reg.
DSP Report: operator mul_15ns_13ns_27_2_1_U47/tmp_product is absorbed into DSP mul_15ns_13ns_27_2_1_U47/buff0_reg.
DSP Report: Generating DSP mul_15ns_13ns_27_2_1_U46/buff0_reg, operation Mode is: (A''*(B:0xa18))'.
DSP Report: register mul_15ns_13ns_27_2_1_U46/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U46/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U46/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U46/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U46/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U46/buff0_reg.
DSP Report: operator mul_15ns_13ns_27_2_1_U46/tmp_product is absorbed into DSP mul_15ns_13ns_27_2_1_U46/buff0_reg.
DSP Report: Generating DSP mul_ln679_3_reg_6027_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_3_reg_4656_reg is absorbed into DSP mul_ln679_3_reg_6027_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_3_reg_6027_reg.
DSP Report: register mul_ln679_3_reg_6027_reg is absorbed into DSP mul_ln679_3_reg_6027_reg.
DSP Report: register mul_16s_16s_32_2_1_U71/buff0_reg is absorbed into DSP mul_ln679_3_reg_6027_reg.
DSP Report: operator mul_16s_16s_32_2_1_U71/tmp_product is absorbed into DSP mul_ln679_3_reg_6027_reg.
DSP Report: Generating DSP mul_15ns_13ns_27_2_1_U45/buff0_reg, operation Mode is: (A2*(B:0x8a0))'.
DSP Report: register mul_15ns_13ns_27_2_1_U45/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U45/buff0_reg.
DSP Report: register mul_15ns_13ns_27_2_1_U45/buff0_reg is absorbed into DSP mul_15ns_13ns_27_2_1_U45/buff0_reg.
DSP Report: operator mul_15ns_13ns_27_2_1_U45/tmp_product is absorbed into DSP mul_15ns_13ns_27_2_1_U45/buff0_reg.
DSP Report: Generating DSP mul_ln679_4_reg_6032_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_4_reg_4489_reg is absorbed into DSP mul_ln679_4_reg_6032_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_4_reg_6032_reg.
DSP Report: register mul_ln679_4_reg_6032_reg is absorbed into DSP mul_ln679_4_reg_6032_reg.
DSP Report: register mul_16s_16s_32_2_1_U72/buff0_reg is absorbed into DSP mul_ln679_4_reg_6032_reg.
DSP Report: operator mul_16s_16s_32_2_1_U72/tmp_product is absorbed into DSP mul_ln679_4_reg_6032_reg.
DSP Report: Generating DSP mul_15ns_12ns_26_2_1_U44/buff0_reg, operation Mode is: (A''*(B:0x748))'.
DSP Report: register mul_15ns_12ns_26_2_1_U44/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U44/buff0_reg.
DSP Report: register mul_15ns_12ns_26_2_1_U44/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U44/buff0_reg.
DSP Report: register mul_15ns_12ns_26_2_1_U44/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U44/buff0_reg.
DSP Report: operator mul_15ns_12ns_26_2_1_U44/tmp_product is absorbed into DSP mul_15ns_12ns_26_2_1_U44/buff0_reg.
DSP Report: Generating DSP mul_15ns_12ns_26_2_1_U43/buff0_reg, operation Mode is: (A''*(B:0x5f0))'.
DSP Report: register mul_15ns_12ns_26_2_1_U43/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U43/buff0_reg.
DSP Report: register mul_15ns_12ns_26_2_1_U43/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U43/buff0_reg.
DSP Report: register mul_15ns_12ns_26_2_1_U43/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U43/buff0_reg.
DSP Report: operator mul_15ns_12ns_26_2_1_U43/tmp_product is absorbed into DSP mul_15ns_12ns_26_2_1_U43/buff0_reg.
DSP Report: Generating DSP mul_ln679_5_reg_6037_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_5_reg_4566_reg is absorbed into DSP mul_ln679_5_reg_6037_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_5_reg_6037_reg.
DSP Report: register mul_ln679_5_reg_6037_reg is absorbed into DSP mul_ln679_5_reg_6037_reg.
DSP Report: register mul_16s_16s_32_2_1_U73/buff0_reg is absorbed into DSP mul_ln679_5_reg_6037_reg.
DSP Report: operator mul_16s_16s_32_2_1_U73/tmp_product is absorbed into DSP mul_ln679_5_reg_6037_reg.
DSP Report: Generating DSP mul_15ns_12ns_26_2_1_U36/buff0_reg, operation Mode is: (A2*(B:0x4b0))'.
DSP Report: register mul_15ns_12ns_26_2_1_U36/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U36/buff0_reg.
DSP Report: register mul_15ns_12ns_26_2_1_U36/buff0_reg is absorbed into DSP mul_15ns_12ns_26_2_1_U36/buff0_reg.
DSP Report: operator mul_15ns_12ns_26_2_1_U36/tmp_product is absorbed into DSP mul_15ns_12ns_26_2_1_U36/buff0_reg.
DSP Report: Generating DSP mul_ln679_1_reg_6017_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dltx_load_1_reg_4559_reg is absorbed into DSP mul_ln679_1_reg_6017_reg.
DSP Report: register trunc_ln6_reg_5898_reg is absorbed into DSP mul_ln679_1_reg_6017_reg.
DSP Report: register mul_ln679_1_reg_6017_reg is absorbed into DSP mul_ln679_1_reg_6017_reg.
DSP Report: register mul_16s_16s_32_2_1_U69/buff0_reg is absorbed into DSP mul_ln679_1_reg_6017_reg.
DSP Report: operator mul_16s_16s_32_2_1_U69/tmp_product is absorbed into DSP mul_ln679_1_reg_6017_reg.
DSP Report: Generating DSP mul_15ns_11ns_25_2_1_U32/buff0_reg, operation Mode is: (A2*(B:0x370))'.
DSP Report: register mul_15ns_11ns_25_2_1_U32/buff0_reg is absorbed into DSP mul_15ns_11ns_25_2_1_U32/buff0_reg.
DSP Report: register mul_15ns_11ns_25_2_1_U32/buff0_reg is absorbed into DSP mul_15ns_11ns_25_2_1_U32/buff0_reg.
DSP Report: operator mul_15ns_11ns_25_2_1_U32/tmp_product is absorbed into DSP mul_15ns_11ns_25_2_1_U32/buff0_reg.
DSP Report: Generating DSP mul_15ns_10ns_24_2_1_U31/buff0_reg, operation Mode is: (A*(B:0x118))'.
DSP Report: register mul_15ns_10ns_24_2_1_U31/buff0_reg is absorbed into DSP mul_15ns_10ns_24_2_1_U31/buff0_reg.
DSP Report: operator mul_15ns_10ns_24_2_1_U31/tmp_product is absorbed into DSP mul_15ns_10ns_24_2_1_U31/buff0_reg.
DSP Report: Generating DSP mul_ln679_10_reg_5438_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_4_reg_4516_reg is absorbed into DSP mul_ln679_10_reg_5438_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_10_reg_5438_reg.
DSP Report: register mul_ln679_10_reg_5438_reg is absorbed into DSP mul_ln679_10_reg_5438_reg.
DSP Report: register mul_14s_14s_28_2_1_U41/buff0_reg is absorbed into DSP mul_ln679_10_reg_5438_reg.
DSP Report: operator mul_14s_14s_28_2_1_U41/tmp_product is absorbed into DSP mul_ln679_10_reg_5438_reg.
DSP Report: Generating DSP mul_ln679_8_reg_5428_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_2_reg_4460_reg is absorbed into DSP mul_ln679_8_reg_5428_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_8_reg_5428_reg.
DSP Report: register mul_ln679_8_reg_5428_reg is absorbed into DSP mul_ln679_8_reg_5428_reg.
DSP Report: register mul_14s_14s_28_2_1_U39/buff0_reg is absorbed into DSP mul_ln679_8_reg_5428_reg.
DSP Report: operator mul_14s_14s_28_2_1_U39/tmp_product is absorbed into DSP mul_ln679_8_reg_5428_reg.
DSP Report: Generating DSP mul_ln679_7_reg_5423_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_1_reg_4593_reg is absorbed into DSP mul_ln679_7_reg_5423_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_7_reg_5423_reg.
DSP Report: register mul_ln679_7_reg_5423_reg is absorbed into DSP mul_ln679_7_reg_5423_reg.
DSP Report: register mul_14s_14s_28_2_1_U38/buff0_reg is absorbed into DSP mul_ln679_7_reg_5423_reg.
DSP Report: operator mul_14s_14s_28_2_1_U38/tmp_product is absorbed into DSP mul_ln679_7_reg_5423_reg.
DSP Report: Generating DSP mul_ln679_11_reg_5443_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_5_reg_4530_reg is absorbed into DSP mul_ln679_11_reg_5443_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_11_reg_5443_reg.
DSP Report: register mul_ln679_11_reg_5443_reg is absorbed into DSP mul_ln679_11_reg_5443_reg.
DSP Report: register mul_14s_14s_28_2_1_U42/buff0_reg is absorbed into DSP mul_ln679_11_reg_5443_reg.
DSP Report: operator mul_14s_14s_28_2_1_U42/tmp_product is absorbed into DSP mul_ln679_11_reg_5443_reg.
DSP Report: Generating DSP mul_ln679_9_reg_5433_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_3_reg_4607_reg is absorbed into DSP mul_ln679_9_reg_5433_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_9_reg_5433_reg.
DSP Report: register mul_ln679_9_reg_5433_reg is absorbed into DSP mul_ln679_9_reg_5433_reg.
DSP Report: register mul_14s_14s_28_2_1_U40/buff0_reg is absorbed into DSP mul_ln679_9_reg_5433_reg.
DSP Report: operator mul_14s_14s_28_2_1_U40/tmp_product is absorbed into DSP mul_ln679_9_reg_5433_reg.
DSP Report: Generating DSP mul_ln679_6_reg_5418_reg, operation Mode is: (A2*B2)'.
DSP Report: register delay_dhx_load_reg_4453_reg is absorbed into DSP mul_ln679_6_reg_5418_reg.
DSP Report: register trunc_ln8_reg_5322_reg is absorbed into DSP mul_ln679_6_reg_5418_reg.
DSP Report: register mul_ln679_6_reg_5418_reg is absorbed into DSP mul_ln679_6_reg_5418_reg.
DSP Report: register mul_14s_14s_28_2_1_U37/buff0_reg is absorbed into DSP mul_ln679_6_reg_5418_reg.
DSP Report: operator mul_14s_14s_28_2_1_U37/tmp_product is absorbed into DSP mul_ln679_6_reg_5418_reg.
DSP Report: Generating DSP mul_ln359_reg_4467_reg, operation Mode is: (A*(B:0x234))'.
DSP Report: register mul_ln359_reg_4467_reg is absorbed into DSP mul_ln359_reg_4467_reg.
DSP Report: register mul_15ns_11ns_25_2_1_U30/buff0_reg is absorbed into DSP mul_ln359_reg_4467_reg.
DSP Report: operator mul_15ns_11ns_25_2_1_U30/tmp_product is absorbed into DSP mul_ln359_reg_4467_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_47_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13ns_45_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_9ns_41_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_12ns_44_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_13ns_45_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_15ns_46_5_1.v:53]
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din1_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register din1_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP mul_14s_15ns_29_2_1_U174/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_3_reg_3251_reg is absorbed into DSP mul_14s_15ns_29_2_1_U174/buff0_reg.
DSP Report: register mul_14s_15ns_29_2_1_U174/buff0_reg is absorbed into DSP mul_14s_15ns_29_2_1_U174/buff0_reg.
DSP Report: operator mul_14s_15ns_29_2_1_U174/tmp_product is absorbed into DSP mul_14s_15ns_29_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_ln679_22_reg_3763_reg, operation Mode is: (A2*B2)'.
DSP Report: register dec_del_dhx_load_5_reg_3435_reg is absorbed into DSP mul_ln679_22_reg_3763_reg.
DSP Report: register trunc_ln472_1_reg_3441_reg is absorbed into DSP mul_ln679_22_reg_3763_reg.
DSP Report: register mul_ln679_22_reg_3763_reg is absorbed into DSP mul_ln679_22_reg_3763_reg.
DSP Report: register mul_14s_14s_28_2_1_U180/buff0_reg is absorbed into DSP mul_ln679_22_reg_3763_reg.
DSP Report: operator mul_14s_14s_28_2_1_U180/tmp_product is absorbed into DSP mul_ln679_22_reg_3763_reg.
DSP Report: Generating DSP mul_ln679_21_reg_3894_reg, operation Mode is: (A''*B2)'.
DSP Report: register dec_del_dhx_load_4_reg_3421_reg is absorbed into DSP mul_ln679_21_reg_3894_reg.
DSP Report: register trunc_ln472_1_reg_3441_reg is absorbed into DSP mul_ln679_21_reg_3894_reg.
DSP Report: register sext_ln679_18_reg_3615_reg is absorbed into DSP mul_ln679_21_reg_3894_reg.
DSP Report: register mul_ln679_21_reg_3894_reg is absorbed into DSP mul_ln679_21_reg_3894_reg.
DSP Report: register mul_14s_14s_28_2_1_U186/buff0_reg is absorbed into DSP mul_ln679_21_reg_3894_reg.
DSP Report: operator mul_14s_14s_28_2_1_U186/tmp_product is absorbed into DSP mul_ln679_21_reg_3894_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5b74/hdl/verilog/adpcm_main_mul_32s_32s_64_5_1.v:53]
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register tmp_product is absorbed into DSP tmp_product.
DSP Report: register buff0_reg is absorbed into DSP tmp_product.
DSP Report: register buff1_reg is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: operator tmp_product is absorbed into DSP tmp_product.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff1_reg is absorbed into DSP buff1_reg.
DSP Report: register buff0_reg is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: operator tmp_product is absorbed into DSP buff1_reg.
DSP Report: Generating DSP buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register din0_reg_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff0_reg is absorbed into DSP buff2_reg.
DSP Report: register buff2_reg is absorbed into DSP buff2_reg.
DSP Report: register buff1_reg is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: operator tmp_product is absorbed into DSP buff2_reg.
DSP Report: Generating DSP mul_16s_15ns_31_2_1_U176/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register qq4_code4_table_load_reg_3275_reg is absorbed into DSP mul_16s_15ns_31_2_1_U176/buff0_reg.
DSP Report: register mul_16s_15ns_31_2_1_U176/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U176/buff0_reg.
DSP Report: operator mul_16s_15ns_31_2_1_U176/tmp_product is absorbed into DSP mul_16s_15ns_31_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_ln679_18_reg_3937_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln679_18_reg_3937_reg is absorbed into DSP mul_ln679_18_reg_3937_reg.
DSP Report: register mul_14s_14s_28_2_1_U188/buff0_reg is absorbed into DSP mul_ln679_18_reg_3937_reg.
DSP Report: operator mul_14s_14s_28_2_1_U188/tmp_product is absorbed into DSP mul_ln679_18_reg_3937_reg.
DSP Report: Generating DSP mul_ln679_14_reg_3922_reg, operation Mode is: (A''*B2)'.
DSP Report: register dec_del_dltx_load_3_reg_3496_reg is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: register sext_ln425_1_reg_3684_reg is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: register mul_ln679_14_reg_3922_reg is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: register mul_16s_16s_32_2_1_U187/buff0_reg is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: operator mul_16s_16s_32_2_1_U187/tmp_product is absorbed into DSP mul_ln679_14_reg_3922_reg.
DSP Report: Generating DSP mul_ln679_16_reg_3811_reg, operation Mode is: (A2*B2)'.
DSP Report: register dec_del_dltx_load_5_reg_3361_reg is absorbed into DSP mul_ln679_16_reg_3811_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_16_reg_3811_reg.
DSP Report: register mul_ln679_16_reg_3811_reg is absorbed into DSP mul_ln679_16_reg_3811_reg.
DSP Report: register mul_16s_16s_32_2_1_U183/buff0_reg is absorbed into DSP mul_ln679_16_reg_3811_reg.
DSP Report: operator mul_16s_16s_32_2_1_U183/tmp_product is absorbed into DSP mul_ln679_16_reg_3811_reg.
DSP Report: Generating DSP mul_ln679_reg_3801_reg, operation Mode is: (A2*B2)'.
DSP Report: register dec_del_dltx_load_reg_3261_reg is absorbed into DSP mul_ln679_reg_3801_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_reg_3801_reg.
DSP Report: register mul_ln679_reg_3801_reg is absorbed into DSP mul_ln679_reg_3801_reg.
DSP Report: register mul_16s_16s_32_2_1_U181/buff0_reg is absorbed into DSP mul_ln679_reg_3801_reg.
DSP Report: operator mul_16s_16s_32_2_1_U181/tmp_product is absorbed into DSP mul_ln679_reg_3801_reg.
DSP Report: Generating DSP mul_ln679_19_reg_3758_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln679_19_reg_3758_reg is absorbed into DSP mul_ln679_19_reg_3758_reg.
DSP Report: register mul_14s_14s_28_2_1_U179/buff0_reg is absorbed into DSP mul_ln679_19_reg_3758_reg.
DSP Report: operator mul_14s_14s_28_2_1_U179/tmp_product is absorbed into DSP mul_ln679_19_reg_3758_reg.
DSP Report: Generating DSP mul_ln679_12_reg_3864_reg, operation Mode is: (A''*B2)'.
DSP Report: register dec_del_dltx_load_1_reg_3489_reg is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: register sext_ln425_1_reg_3684_reg is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: register mul_ln679_12_reg_3864_reg is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: register mul_16s_16s_32_2_1_U184/buff0_reg is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: operator mul_16s_16s_32_2_1_U184/tmp_product is absorbed into DSP mul_ln679_12_reg_3864_reg.
DSP Report: Generating DSP mul_ln679_15_reg_3874_reg, operation Mode is: (A''*B2)'.
DSP Report: register dec_del_dltx_load_4_reg_3354_reg is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: register sext_ln425_1_reg_3684_reg is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: register mul_ln679_15_reg_3874_reg is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: register mul_16s_16s_32_2_1_U185/buff0_reg is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: operator mul_16s_16s_32_2_1_U185/tmp_product is absorbed into DSP mul_ln679_15_reg_3874_reg.
DSP Report: Generating DSP mul_ln679_13_reg_3806_reg, operation Mode is: (A2*B2)'.
DSP Report: register dec_del_dltx_load_2_reg_3268_reg is absorbed into DSP mul_ln679_13_reg_3806_reg.
DSP Report: register trunc_ln425_2_reg_3523_reg is absorbed into DSP mul_ln679_13_reg_3806_reg.
DSP Report: register mul_ln679_13_reg_3806_reg is absorbed into DSP mul_ln679_13_reg_3806_reg.
DSP Report: register mul_16s_16s_32_2_1_U182/buff0_reg is absorbed into DSP mul_ln679_13_reg_3806_reg.
DSP Report: operator mul_16s_16s_32_2_1_U182/tmp_product is absorbed into DSP mul_ln679_13_reg_3806_reg.
DSP Report: Generating DSP mul_ln679_20_reg_3942_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln679_20_reg_3942_reg is absorbed into DSP mul_ln679_20_reg_3942_reg.
DSP Report: register mul_14s_14s_28_2_1_U189/buff0_reg is absorbed into DSP mul_ln679_20_reg_3942_reg.
DSP Report: operator mul_14s_14s_28_2_1_U189/tmp_product is absorbed into DSP mul_ln679_20_reg_3942_reg.
DSP Report: Generating DSP mul_16s_15ns_31_2_1_U177/buff0_reg, operation Mode is: (A''*B)'.
DSP Report: register mul_16s_15ns_31_2_1_U177/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U177/buff0_reg.
DSP Report: register qq6_code6_table_load_reg_3280_reg is absorbed into DSP mul_16s_15ns_31_2_1_U177/buff0_reg.
DSP Report: register mul_16s_15ns_31_2_1_U177/buff0_reg is absorbed into DSP mul_16s_15ns_31_2_1_U177/buff0_reg.
DSP Report: operator mul_16s_15ns_31_2_1_U177/tmp_product is absorbed into DSP mul_16s_15ns_31_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_ln679_17_reg_3753_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln679_17_reg_3753_reg is absorbed into DSP mul_ln679_17_reg_3753_reg.
DSP Report: register mul_14s_14s_28_2_1_U178/buff0_reg is absorbed into DSP mul_ln679_17_reg_3753_reg.
DSP Report: operator mul_14s_14s_28_2_1_U178/tmp_product is absorbed into DSP mul_ln679_17_reg_3753_reg.
WARNING: [Synth 8-7129] Port compressed_q0[31] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[30] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[29] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[28] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[27] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[26] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[25] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[24] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[23] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[22] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[21] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[20] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[19] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[18] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[17] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[16] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[15] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[14] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[13] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[12] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[11] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[10] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[9] in module adpcm_main is either unconnected or has no load
WARNING: [Synth 8-7129] Port compressed_q0[8] in module adpcm_main is either unconnected or has no load
INFO: [Synth 8-3971] The signal "inst/delay_dltx_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/delay_dhx_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/dec_del_dltx_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/dec_del_dhx_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/delay_bpl_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/delay_bph_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/dec_del_bpl_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/dec_del_bph_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/tqmf_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/accumc_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/accumd_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[47]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[46]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[45]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[44]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[43]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[42]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[41]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[40]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[39]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[38]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[37]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[36]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[35]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[34]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[33]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[32]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[31]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[30]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[29]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[28]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[27]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[26]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[25]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[24]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[23]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[22]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[21]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[20]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[19]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[18]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[17]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[47]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[46]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[45]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[44]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[43]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[42]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[41]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[40]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[39]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[38]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[37]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[36]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[35]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[34]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[33]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[32]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[31]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[30]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[29]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[28]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[27]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[26]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[25]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[24]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[23]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[22]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[21]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[20]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[19]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[18]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[17]) is unused and will be removed from module adpcm_main_mul_14s_32s_46_5_1__2.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[47]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[46]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[45]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[44]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[43]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[42]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[41]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[40]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[39]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[38]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[37]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[36]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[35]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[34]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[33]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[32]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[31]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[30]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[29]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[28]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[27]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[26]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[25]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[24]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[23]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[22]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[21]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[20]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[19]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[18]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[17]) is unused and will be removed from module adpcm_main_mul_15s_32s_47_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[47]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[46]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[45]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[44]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[43]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[42]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
WARNING: [Synth 8-3332] Sequential element (buff2_reg[41]) is unused and will be removed from module adpcm_main_mul_16s_32s_46_5_1__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 914 ; free virtual = 7759
---------------------------------------------------------------------------------
 Sort Area is adpcm_main_encode__GB0 buff0_reg_11 : 0 0 : 3185 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_11 : 0 1 : 2767 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_11 : 0 2 : 2733 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_11 : 0 3 : 2611 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_70 : 0 0 : 3185 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_70 : 0 1 : 2767 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_70 : 0 2 : 2733 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_70 : 0 3 : 2611 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_71 : 0 0 : 3185 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_71 : 0 1 : 2767 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_71 : 0 2 : 2733 11296 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff0_reg_71 : 0 3 : 2611 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_c : 0 0 : 3185 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_c : 0 1 : 2767 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_c : 0 2 : 2733 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff0_reg_c : 0 3 : 2611 11296 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_58 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_58 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_65 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_65 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_7 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_7 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_72 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_72 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_73 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_73 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_74 : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_74 : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_a : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_a : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_b : 0 0 : 2889 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_b : 0 1 : 2686 5575 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_4 : 0 0 : 2763 5389 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_4 : 0 1 : 2626 5389 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_75 : 0 0 : 2763 5389 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 buff1_reg_75 : 0 1 : 2626 5389 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_0 : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_0 : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_3 : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB0 buff1_reg_3 : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_59 : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_59 : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_5f : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_5f : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_60 : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_60 : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_64 : 0 0 : 2588 5056 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_64 : 0 1 : 2468 5056 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_50 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_50 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_53 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_53 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5a : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5a : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_62 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_62 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_63 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_63 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_68 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_68 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_69 : 0 0 : 2410 4711 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_69 : 0 1 : 2301 4711 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_54 : 0 0 : 2106 4122 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_54 : 0 1 : 2016 4122 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_57 : 0 0 : 2106 4122 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_57 : 0 1 : 2016 4122 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_66 : 0 0 : 2106 4122 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_66 : 0 1 : 2016 4122 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_67 : 0 0 : 2106 4122 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_67 : 0 1 : 2016 4122 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5b : 0 0 : 1853 3627 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5b : 0 1 : 1774 3627 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5e : 0 0 : 1853 3627 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_5e : 0 1 : 1774 3627 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_61 : 0 0 : 1853 3627 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_61 : 0 1 : 1774 3627 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_4d : 0 0 : 1304 2586 : Used 1 time 100
 Sort Area is adpcm_main_encode__GB1 buff1_reg_4d : 0 1 : 1282 2586 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_6a : 0 0 : 1304 2586 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_6a : 0 1 : 1282 2586 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_6b : 0 0 : 1304 2586 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB0 buff1_reg_6b : 0 1 : 1282 2586 : Used 1 time 100
 Sort Area is adpcm_main_decode__GB1 mul_ln679_12_reg_3864_reg_80 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_14_reg_3922_reg_7b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_15_reg_3874_reg_7f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_13_reg_3806_reg_7e : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_16_reg_3811_reg_7a : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_1_reg_6017_reg_3f : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_2_reg_6022_reg_2f : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_3_reg_6027_reg_35 : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_4_reg_6032_reg_38 : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_5_reg_6037_reg_3c : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_reg_3801_reg_79 : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_reg_6012_reg_32 : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_16s_15ns_31_2_1_U67/buff0_reg_12 : 0 0 : 2016 2016 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB0 mul_14s_15ns_29_2_1_U174/buff0_reg_6c : 0 0 : 1702 1702 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_14s_15ns_29_2_1_U35/buff0_reg_26 : 0 0 : 1702 1702 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB0 mul_ln679_21_reg_3894_reg_6e : 0 0 : 1592 1592 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_10_reg_5438_reg_47 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_11_reg_5443_reg_4a : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB0 mul_ln679_22_reg_3763_reg_6d : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_6_reg_5418_reg_48 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_7_reg_5423_reg_44 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_8_reg_5428_reg_46 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln679_9_reg_5433_reg_49 : 0 0 : 1578 1578 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_17_reg_3753_reg_83 : 0 0 : 1550 1550 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_18_reg_3937_reg_77 : 0 0 : 1550 1550 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_19_reg_3758_reg_7d : 0 0 : 1550 1550 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_ln679_20_reg_3942_reg_81 : 0 0 : 1550 1550 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U58/buff0_reg_1f : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U59/buff0_reg_1e : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U60/buff0_reg_1d : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U61/buff0_reg_1c : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U62/buff0_reg_1b : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U63/buff0_reg_19 : 0 0 : 970 970 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_15ns_29_2_1_U57/buff0_reg_20 : 0 0 : 894 894 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_16ns_30_2_1_U65/buff0_reg_16 : 0 0 : 833 833 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_16ns_30_2_1_U66/buff0_reg_14 : 0 0 : 833 833 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_16s_15ns_31_2_1_U177/buff0_reg_82 : 0 0 : 833 833 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_16ns_30_2_1_U64/buff0_reg_17 : 0 0 : 817 817 : Used 1 time 0
 Sort Area is adpcm_main_decode__GB1 mul_16s_15ns_31_2_1_U176/buff0_reg_76 : 0 0 : 817 817 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U51/buff0_reg_2a : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U52/buff0_reg_29 : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U53/buff0_reg_28 : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U54/buff0_reg_25 : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U55/buff0_reg_24 : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U56/buff0_reg_22 : 0 0 : 791 791 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_12ns_26_2_1_U43/buff0_reg_3b : 0 0 : 652 652 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_12ns_26_2_1_U44/buff0_reg_39 : 0 0 : 652 652 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_12ns_26_2_1_U36/buff0_reg_3d : 0 0 : 613 613 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_13ns_27_2_1_U46/buff0_reg_34 : 0 0 : 582 582 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_13ns_27_2_1_U47/buff0_reg_33 : 0 0 : 582 582 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_13ns_27_2_1_U48/buff0_reg_31 : 0 0 : 582 582 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_13ns_27_2_1_U49/buff0_reg_2d : 0 0 : 582 582 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_13ns_27_2_1_U45/buff0_reg_36 : 0 0 : 551 551 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_11ns_25_2_1_U32/buff0_reg_40 : 0 0 : 535 535 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_ln359_reg_4467_reg_4b : 0 0 : 533 533 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_14ns_28_2_1_U50/buff0_reg_2b : 0 0 : 532 532 : Used 1 time 0
 Sort Area is adpcm_main_encode__GB0 mul_15ns_10ns_24_2_1_U31/buff0_reg_42 : 0 0 : 287 287 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------+------------+---------------+----------------+
|Module Name                                   | RTL Object | Depth x Width | Implemented As | 
+----------------------------------------------+------------+---------------+----------------+
|adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R   | rom0       | 32x6          | LUT            | 
|adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R   | rom0       | 32x6          | LUT            | 
|adpcm_main_encode_ilb_table_ROM_AUTO_1R       | rom0       | 32x12         | LUT            | 
|adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R | rom0       | 64x14         | LUT            | 
|adpcm_main                                    | p_0_out    | 32x12         | LUT            | 
|adpcm_main                                    | p_0_out    | 32x6          | LUT            | 
|adpcm_main                                    | p_0_out    | 32x6          | LUT            | 
|adpcm_main                                    | p_0_out    | 64x14         | LUT            | 
|adpcm_main                                    | p_0_out    | 32x12         | LUT            | 
+----------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | delay_dltx_U/ram_reg   | 6 x 16(READ_FIRST)     | W | R | 6 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | delay_dhx_U/ram_reg    | 6 x 14(READ_FIRST)     | W | R | 6 x 14(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | dec_del_dltx_U/ram_reg | 6 x 16(READ_FIRST)     | W | R | 6 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | dec_del_dhx_U/ram_reg  | 6 x 14(READ_FIRST)     | W | R | 6 x 14(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | delay_bpl_U/ram_reg    | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | delay_bph_U/ram_reg    | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | dec_del_bpl_U/ram_reg  | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | dec_del_bph_U/ram_reg  | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | tqmf_U/ram_reg         | 24 x 32(READ_FIRST)    | W | R | 24 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | accumc_U/ram_reg       | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | accumd_U/ram_reg       | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adpcm_main_mul_14s_32s_46_5_1   | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (A2*B2)'             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (PCIN>>17)+(A''*B2)' | 15     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B2)'       | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B2)'  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B2)'       | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B2)'  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B'')'            | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x5b38))'    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x4fe8))'    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*(B:0x4498))'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x3de0))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x3728))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x3260))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x2d90))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x29d8))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x2618))'    | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*(B:0x2308))'     | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1d60))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1ad0))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1890))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A*B2)'              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1650))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1450))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x1258))'    | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*(B:0x1090))'     | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0xec8))'     | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*(B:0xd30))'     | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*(B:0xb90))'     | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0xa18))'     | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*(B:0x8a0))'      | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*(B:0x748))'     | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A''*(B:0x5f0))'     | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*(B:0x4b0))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*(B:0x370))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_15ns_10ns_24_2_1 | (A*(B:0x118))'       | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A*(B:0x234))'       | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (A2*B2)'             | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (PCIN>>17)+(A2*B'')' | 16     | 7      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_44_5_1   | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_44_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (A2*B2)'             | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (A2*B2)'             | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_47_5_1  | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_47_5_1  | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (A2*B2)'             | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (A2*B2)'             | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (A2*B2)'             | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (A2*B2)'             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (PCIN>>17)+(A2*B'')' | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_46_5_1  | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_46_5_1  | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (A2*B2)'             | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (A2*B2)'             | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 11     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (A2*B2)'             | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_39_5_1    | (A2*B2)'             | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_39_5_1    | (PCIN>>17)+(A2*B'')' | 16     | 7      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (A2*B2)'             | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (PCIN>>17)+(A2*B'')' | 16     | 7      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A*B2)'              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A2*B2)'             | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B2)'            | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B2)'       | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B2)'  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B2)'       | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17)+(A2*B2)'  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (A2*B2)'             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17)+(A''*B2)' | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (A2*B2)'             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (PCIN>>17)+(A''*B2)' | 15     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B)'              | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A*B)'               | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A*B)'               | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B2)'            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A*B)'               | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B)'             | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|adpcm_main                      | (A*B)'               | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.824 ; gain = 708.281 ; free physical = 831 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 2577.328 ; gain = 901.785 ; free physical = 428 ; free virtual = 7512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | delay_dltx_U/ram_reg   | 6 x 16(READ_FIRST)     | W | R | 6 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | delay_bph_U/ram_reg    | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | delay_dhx_U/ram_reg    | 6 x 14(READ_FIRST)     | W | R | 6 x 14(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | dec_del_dltx_U/ram_reg | 6 x 16(READ_FIRST)     | W | R | 6 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | dec_del_dhx_U/ram_reg  | 6 x 14(READ_FIRST)     | W | R | 6 x 14(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst        | delay_bpl_U/ram_reg    | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | dec_del_bpl_U/ram_reg  | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | dec_del_bph_U/ram_reg  | 6 x 32(READ_FIRST)     | W | R | 6 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | tqmf_U/ram_reg         | 24 x 32(READ_FIRST)    | W | R | 24 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | accumc_U/ram_reg       | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst        | accumd_U/ram_reg       | 11 x 32(READ_FIRST)    | W | R | 11 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/delay_dltx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_dltx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_bph_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_bph_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_dhx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_dhx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_dltx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_dltx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_dhx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_dhx_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_bpl_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delay_bpl_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_bpl_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_bpl_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_bph_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dec_del_bph_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tqmf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tqmf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/accumc_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/accumc_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/accumd_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/accumd_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 410 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 365 ; free virtual = 7175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 365 ; free virtual = 7175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 374 ; free virtual = 7177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 374 ; free virtual = 7177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 381 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 379 ; free virtual = 7183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A*B)')'              | 15     | 10     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A'*B')'               | 15     | 18     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15ns_10ns_24_2_1 | ((A*B)')'              | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 10     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 12     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 13     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 13     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 14     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B)')'             | 15     | 15     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 15     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 15     | 15     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B'')'             | 30     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | ((A'*B)')'             | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | ((A'*B)')'             | 17     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_44_5_1   | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_44_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_47_5_1  | ((A'*B)')'             | 17     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_47_5_1  | (PCIN>>17+(A*B'')')'   | 14     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A*B')')'    | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A*B')')'    | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | ((A''*B)')'            | 17     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | ((A''*B)')'            | 17     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | ((A'*B)')'             | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A''*B')')'           | 30     | 18     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | ((A'*B')')'            | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A*B')'                | 15     | 18     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_14s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_15s_32s_47_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main                      | (A''*B)'               | 30     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|adpcm_main                      | ((A''*B)')'            | 30     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | ((A''*B')')'           | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | ((A''*B')')'           | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_46_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_16s_32s_47_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_42_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_11s_43_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | ((A''*B)')'            | 17     | 11     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | ((A''*B)')'            | 17     | 11     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_12ns_44_5_1  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | ((A'*B)')'             | 17     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13ns_45_5_1  | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_13s_45_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_46_5_1  | ((A'*B)')'             | 17     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_15ns_46_5_1  | (PCIN>>17+(A*B'')')'   | 14     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A*B')')'    | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A*B')')'    | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_32s_64_5_1   | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|adpcm_main_mul_32s_32s_64_5_1   | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | ((A'*B)')'             | 17     | 8      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_32s_9ns_41_5_1   | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_39_5_1    | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_39_5_1    | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | ((A''*B)')'            | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|adpcm_main_mul_33s_7s_40_5_1    | (PCIN>>17+(A''*B)')'   | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1656|
|2     |DSP48E1  |   139|
|16    |LUT1     |   612|
|17    |LUT2     |  5671|
|18    |LUT3     |  1540|
|19    |LUT4     |  1321|
|20    |LUT5     |   813|
|21    |LUT6     |  1502|
|22    |RAMB18E1 |     4|
|23    |RAMB36E1 |     7|
|24    |FDRE     | 13247|
|25    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:21 . Memory (MB): peak = 2594.469 ; gain = 918.926 ; free physical = 379 ; free virtual = 7183
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1638 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2594.469 ; gain = 779.141 ; free physical = 379 ; free virtual = 7183
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 2594.477 ; gain = 918.926 ; free physical = 379 ; free virtual = 7183
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2594.477 ; gain = 0.000 ; free physical = 658 ; free virtual = 7468
INFO: [Netlist 29-17] Analyzing 1806 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.484 ; gain = 0.000 ; free physical = 663 ; free virtual = 7459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7f059890
INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2626.520 ; gain = 1299.602 ; free physical = 663 ; free virtual = 7458
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2251.905; main = 1921.488; forked = 377.477
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3575.984; main = 2626.488; forked = 981.512
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2650.496 ; gain = 0.000 ; free physical = 661 ; free virtual = 7460
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 25914b595b89fb36
INFO: [Coretcl 2-1174] Renamed 103 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2650.496 ; gain = 0.000 ; free physical = 643 ; free virtual = 7466
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 16:12:00 2024...
