@W: MT462 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\counter_n.v":26:15:26:30|Net clkGenerate.FreqDivide_1.co appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v":7:4:7:9|Net buttonInst_1.ControlInst.state_d[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\counter_n.v":26:15:26:30|Net clkGenerate.FreqDivide_2.co appears to be an unidentified clock source. Assuming default frequency. 
@W: MT420 |Found inferred clock top_level|clk with period 1000.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock top_level|clk_low with period 1000.00ns. Please declare a user-defined clock on object "p:clk_low"
