{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@180:190@HdlIdDef", "  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@238:248", "  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n"], ["hdl/projects/daq2/a10gx/system_top.v@179:189", "  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/daq2/a10gx/system_top.v@182:192", "  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n  wire    [ 31:0]   adc0_data_a_s;\n  wire              adc0_enable_b_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@180:190", "  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@182:192", "  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n  wire    [ 31:0]   adc0_data_a_s;\n  wire              adc0_enable_b_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@179:189", "  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@240:250", "\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/daq2/a10gx/system_top.v@181:191", "\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n  wire    [ 31:0]   adc0_data_a_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@241:251", "  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@239:249", "  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@181:191", "\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              adc0_enable_a_s;\n  wire    [ 31:0]   adc0_data_a_s;\n"]], "Diff Content": {"Delete": [[185, "  wire              eth_tx_reset_s;\n"]], "Add": []}}