<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/media/sf_Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml master.twx master.ncd -o master.twr master.pcf -ucf
top.ucf

</twCmdLine><twDesign>master.ncd</twDesign><twDesignPath>master.ncd</twDesignPath><twPCF>master.pcf</twPCF><twPcfPath>master.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="7.501" period="10.000" constraintValue="10.000" deviceLimit="2.499" freqLimit="400.160" physResource="dcm_inst/pll_base_inst/PLL_ADV/CLKOUT3" logResource="dcm_inst/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="dcm_inst/clkout3"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout3 = PERIOD TIMEGRP &quot;dcm_inst_clkout3&quot; TS_sys_clk_pin HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout3 = PERIOD TIMEGRP &quot;dcm_inst_clkout3&quot; TS_sys_clk_pin HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmper_CLKFX" slack="0.455" period="3.125" constraintValue="3.125" deviceLimit="2.670" freqLimit="374.532" physResource="fm_dcm_mgr/dcm_sp_inst/CLKFX" logResource="fm_dcm_mgr/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="fm_dcm_mgr/clkfx"/><twPinLimit anchorID="13" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="fm_dcm_mgr/dcm_sp_inst/CLKIN" logResource="fm_dcm_mgr/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="fm_dcm_mgr/clkin1"/><twPinLimit anchorID="14" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="fm_dcm_mgr/dcm_sp_inst/CLKIN" logResource="fm_dcm_mgr/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="fm_dcm_mgr/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin * 0.8         HIGH 50%;</twConstName><twItemCnt>4027</twItemCnt><twErrCntSetup>66</twErrCntSetup><twErrCntEndPt>66</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>144</twEndPtCnt><twPathErrCnt>1385</twPathErrCnt><twMinPer>16.520</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="24" sType="EndPoint">Paths for end point adc_clk_counter_22 (SLICE_X35Y31.B3), 56 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.804</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_9</twSrc><twDest BELType="FF">adc_clk_counter_22</twDest><twTotPathDel>2.980</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_9</twSrc><twDest BELType='FF'>adc_clk_counter_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT151</twBEL><twBEL>adc_clk_counter_22</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>1.606</twRouteDel><twTotDel>2.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.726</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_13</twSrc><twDest BELType="FF">adc_clk_counter_22</twDest><twTotPathDel>2.902</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_13</twSrc><twDest BELType='FF'>adc_clk_counter_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT151</twBEL><twBEL>adc_clk_counter_22</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>2.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.634</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_12</twSrc><twDest BELType="FF">adc_clk_counter_22</twDest><twTotPathDel>2.810</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_12</twSrc><twDest BELType='FF'>adc_clk_counter_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT151</twBEL><twBEL>adc_clk_counter_22</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="24" sType="EndPoint">Paths for end point adc_clk_counter_24 (SLICE_X35Y31.A3), 56 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.796</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_9</twSrc><twDest BELType="FF">adc_clk_counter_24</twDest><twTotPathDel>2.972</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_9</twSrc><twDest BELType='FF'>adc_clk_counter_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT171</twBEL><twBEL>adc_clk_counter_24</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.718</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_13</twSrc><twDest BELType="FF">adc_clk_counter_24</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_13</twSrc><twDest BELType='FF'>adc_clk_counter_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT171</twBEL><twBEL>adc_clk_counter_24</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.626</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_12</twSrc><twDest BELType="FF">adc_clk_counter_24</twDest><twTotPathDel>2.802</twTotPathDel><twClkSkew dest = "1.448" src = "1.556">0.108</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_12</twSrc><twDest BELType='FF'>adc_clk_counter_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_lut&lt;4&gt;</twBEL><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;13&gt;</twComp><twBEL>Mcompar_GND_4_o_adc_clk_counter[31]_equal_61_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>GND_4_o_adc_clk_counter[31]_equal_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;26&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT171</twBEL><twBEL>adc_clk_counter_24</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.386</twRouteDel><twTotDel>2.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="48" iCriticalPaths="24" sType="EndPoint">Paths for end point adc_clk_counter_6 (SLICE_X35Y28.C5), 48 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.765</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_15</twSrc><twDest BELType="FF">adc_clk_counter_6</twDest><twTotPathDel>2.938</twTotPathDel><twClkSkew dest = "1.445" src = "1.556">0.111</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_15</twSrc><twDest BELType='FF'>adc_clk_counter_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y29.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;1&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y31.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>n0060</twComp><twBEL>Mcompar_n0060_lut&lt;5&gt;</twBEL><twBEL>Mcompar_n0060_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0060</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;8&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT291</twBEL><twBEL>adc_clk_counter_6</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.581</twRouteDel><twTotDel>2.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.748</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_5</twSrc><twDest BELType="FF">adc_clk_counter_6</twDest><twTotPathDel>2.921</twTotPathDel><twClkSkew dest = "1.445" src = "1.556">0.111</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_5</twSrc><twDest BELType='FF'>adc_clk_counter_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;11&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Mcompar_n0060_cy&lt;3&gt;</twComp><twBEL>Mcompar_n0060_lut&lt;1&gt;</twBEL><twBEL>Mcompar_n0060_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0060_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>n0060</twComp><twBEL>Mcompar_n0060_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0060</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;8&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT291</twBEL><twBEL>adc_clk_counter_6</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>1.541</twRouteDel><twTotDel>2.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.639</twSlack><twSrc BELType="FF">Inst_uart_comms/adc_divider_4</twSrc><twDest BELType="FF">adc_clk_counter_6</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew dest = "1.445" src = "1.556">0.111</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/adc_divider_4</twSrc><twDest BELType='FF'>adc_clk_counter_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;11&gt;</twComp><twBEL>Inst_uart_comms/adc_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>Inst_uart_comms/adc_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Mcompar_n0060_cy&lt;3&gt;</twComp><twBEL>Mcompar_n0060_lut&lt;1&gt;</twBEL><twBEL>Mcompar_n0060_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0060_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>n0060</twComp><twBEL>Mcompar_n0060_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>n0060</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>adc_clk_counter&lt;8&gt;</twComp><twBEL>Mmux_adc_clk_counter[31]_GND_4_o_mux_63_OUT291</twBEL><twBEL>adc_clk_counter_6</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin * 0.8
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_fifo_wr_en (SLICE_X27Y14.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">adc_fifo_wr_en</twSrc><twDest BELType="FF">adc_fifo_wr_en</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_fifo_wr_en</twSrc><twDest BELType='FF'>adc_fifo_wr_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>adc_fifo_wr_en</twComp><twBEL>adc_fifo_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>adc_fifo_wr_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>adc_fifo_wr_en</twComp><twBEL>adc_fifo_wr_en_rstpot1</twBEL><twBEL>adc_fifo_wr_en</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point setup_delay_3 (SLICE_X26Y23.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.527</twSlack><twSrc BELType="FF">setup_delay_3</twSrc><twDest BELType="FF">setup_delay_3</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>setup_delay_3</twSrc><twDest BELType='FF'>setup_delay_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>Msub_setup_delay[31]_GND_4_o_sub_69_OUT&lt;31:0&gt;_lut&lt;3&gt;_INV_0</twBEL><twBEL>Msub_setup_delay[31]_GND_4_o_sub_69_OUT&lt;31:0&gt;_xor&lt;3&gt;</twBEL><twBEL>setup_delay_3</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point setup_delay_1 (SLICE_X26Y23.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.540</twSlack><twSrc BELType="FF">setup_delay_1</twSrc><twDest BELType="FF">setup_delay_1</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>setup_delay_1</twSrc><twDest BELType='FF'>setup_delay_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>setup_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>Msub_setup_delay[31]_GND_4_o_sub_69_OUT&lt;31:0&gt;_lut&lt;1&gt;_INV_0</twBEL><twBEL>Msub_setup_delay[31]_GND_4_o_sub_69_OUT&lt;31:0&gt;_xor&lt;3&gt;</twBEL><twBEL>setup_delay_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">dds_clk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin * 0.8
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout2_buf/I0" logResource="dcm_inst/clkout2_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="dcm_inst/clkout1"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tcp" slack="12.070" period="12.500" constraintValue="12.500" deviceLimit="0.430" freqLimit="2325.581" physResource="last_adc_divider&lt;8&gt;/CLK" logResource="last_adc_divider_11/CK" locationPin="SLICE_X36Y27.CLK" clockNet="dds_clk"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tcp" slack="12.070" period="12.500" constraintValue="12.500" deviceLimit="0.430" freqLimit="2325.581" physResource="last_adc_divider&lt;8&gt;/CLK" logResource="last_adc_divider_10/CK" locationPin="SLICE_X36Y27.CLK" clockNet="dds_clk"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH         50%;</twConstName><twItemCnt>37026</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9184</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.848</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_state_FSM_FFd3 (SLICE_X28Y22.C6), 4 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">setup_delay_1</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>2.146</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_1</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>setup_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_G</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>1.028</twRouteDel><twTotDel>2.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">setup_delay_3</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>2.071</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_3</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_G</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>0.953</twRouteDel><twTotDel>2.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">setup_delay_0</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>1.985</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_0</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>setup_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_G</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_state_FSM_FFd3 (SLICE_X28Y22.D4), 4 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">setup_delay_1</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>2.107</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_1</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>setup_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_F</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>0.994</twRouteDel><twTotDel>2.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">setup_delay_3</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>2.032</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_3</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_F</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>2.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.238</twSlack><twSrc BELType="FF">setup_delay_0</twSrc><twDest BELType="FF">fft_state_FSM_FFd3</twDest><twTotPathDel>1.946</twTotPathDel><twClkSkew dest = "1.416" src = "1.516">0.100</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_0</twSrc><twDest BELType='FF'>fft_state_FSM_FFd3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>setup_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>fft_state_FSM_FFd3</twComp><twBEL>fft_state_FSM_FFd3-In3_F</twBEL><twBEL>fft_state_FSM_FFd3-In3</twBEL><twBEL>fft_state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_start (SLICE_X24Y23.D5), 4 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">setup_delay_1</twSrc><twDest BELType="FF">fft_start</twDest><twTotPathDel>2.000</twTotPathDel><twClkSkew dest = "1.401" src = "1.516">0.115</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_1</twSrc><twDest BELType='FF'>fft_start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>setup_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>fft_start</twComp><twBEL>fft_start_rstpot</twBEL><twBEL>fft_start</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.953</twRouteDel><twTotDel>2.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">setup_delay_3</twSrc><twDest BELType="FF">fft_start</twDest><twTotPathDel>1.925</twTotPathDel><twClkSkew dest = "1.401" src = "1.516">0.115</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_3</twSrc><twDest BELType='FF'>fft_start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>fft_start</twComp><twBEL>fft_start_rstpot</twBEL><twBEL>fft_start</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">setup_delay_0</twSrc><twDest BELType="FF">fft_start</twDest><twTotPathDel>1.839</twTotPathDel><twClkSkew dest = "1.401" src = "1.516">0.115</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.178" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.216</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>setup_delay_0</twSrc><twDest BELType='FF'>fft_start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>setup_delay&lt;3&gt;</twComp><twBEL>setup_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>setup_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fft_state_FSM_FFd1</twComp><twBEL>n0073&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>n0073</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>fft_start</twComp><twBEL>fft_start_rstpot</twBEL><twBEL>fft_start</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>1.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">buffered_clk</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_instance/blk00000b18/blk00000b3e (RAMB8_X0Y14.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">fft_instance/blk00000a35</twSrc><twDest BELType="RAM">fft_instance/blk00000b18/blk00000b3e</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.124" src = "0.122">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk00000a35</twSrc><twDest BELType='RAM'>fft_instance/blk00000b18/blk00000b3e</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fft_instance/sig000001ed</twComp><twBEL>fft_instance/blk00000a35</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y14.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>fft_instance/sig000001ed</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y14.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>fft_instance/blk00000b18/blk00000b3e</twComp><twBEL>fft_instance/blk00000b18/blk00000b3e</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_instance/blk00000b3f/blk00000b65 (RAMB8_X0Y12.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">fft_instance/blk00000a83</twSrc><twDest BELType="RAM">fft_instance/blk00000b3f/blk00000b65</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.115" src = "0.111">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk00000a83</twSrc><twDest BELType='RAM'>fft_instance/blk00000b3f/blk00000b65</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fft_instance/sig0000020f</twComp><twBEL>fft_instance/blk00000a83</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y12.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>fft_instance/sig0000020b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y12.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>fft_instance/blk00000b3f/blk00000b65</twComp><twBEL>fft_instance/blk00000b3f/blk00000b65</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_instance/blk0000016c (DSP48_X0Y7.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">fft_instance/blk00000ee8</twSrc><twDest BELType="DSP">fft_instance/blk0000016c</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew dest = "0.110" src = "0.109">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fft_instance/blk00000ee8</twSrc><twDest BELType='DSP'>fft_instance/blk0000016c</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fft_instance/sig00000015</twComp><twBEL>fft_instance/blk00000ee8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>fft_instance/sig00000015</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspckd_B_B0REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>fft_instance/blk0000016c</twComp><twBEL>fft_instance/blk0000016c</twBEL></twPathDel><twLogDel>0.161</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">buffered_clk</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="adc_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="adc_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y3.CLKBRDCLK" clockNet="buffered_clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk00000b66/blk00000b8c/CLKAWRCLK" logResource="fft_instance/blk00000b66/blk00000b8c/CLKAWRCLK" locationPin="RAMB8_X0Y13.CLKAWRCLK" clockNet="buffered_clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk00000b66/blk00000b8c/CLKBRDCLK" logResource="fft_instance/blk00000b66/blk00000b8c/CLKBRDCLK" locationPin="RAMB8_X0Y13.CLKBRDCLK" clockNet="buffered_clk"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25         HIGH 50%;</twConstName><twItemCnt>3707</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>281</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>29.780</twMinPer></twConstHead><twPathRptBanner iPaths="1168" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_blue_in_0 (SLICE_X28Y29.CIN), 1168 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.555</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>7.083</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M7</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>n0215&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.135</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>7.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.559</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>7.079</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M7</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>n0215&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lutdi2</twBEL><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.131</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>7.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.571</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_0</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>7.067</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_0</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M7</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>n0215&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y28.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.088</twLogDel><twRouteDel>2.979</twRouteDel><twTotDel>7.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="256" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_blue_in_0 (SLICE_X28Y29.A2), 256 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.644</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>6.994</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M8</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>n0215&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lutdi4</twBEL><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.245</twLogDel><twRouteDel>2.749</twRouteDel><twTotDel>6.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.651</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_4</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M8</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>n0215&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lut&lt;4&gt;</twBEL><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.238</twLogDel><twRouteDel>2.749</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.660</twSlack><twSrc BELType="FF">Inst_uart_comms/fft_scaler_0</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>6.978</twTotPathDel><twClkSkew dest = "1.425" src = "1.549">0.124</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.238</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_uart_comms/fft_scaler_0</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">buffered_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;3&gt;</twComp><twBEL>Inst_uart_comms/fft_scaler_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y8.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>Inst_uart_comms/fft_scaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y8.M8</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>Mmult_n0215</twComp><twBEL>Mmult_n0215</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>n0215&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_xor&lt;3&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_4_o_GND_4_o_sub_94_OUT&lt;7&gt;</twComp><twBEL>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_94_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>Mcompar_GND_4_o_vga_y_pos[31]_LessThan_95_o_lutdi4</twBEL><twBEL>GND_4_o_GND_4_o_mux_96_OUT&lt;0&gt;1_cy</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>4.198</twLogDel><twRouteDel>2.780</twRouteDel><twTotDel>6.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vga_configurable/x_pos_3 (SLICE_X29Y29.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.165</twSlack><twSrc BELType="FF">Inst_vga_configurable/v_counter_3</twSrc><twDest BELType="FF">Inst_vga_configurable/x_pos_3</twDest><twTotPathDel>4.718</twTotPathDel><twClkSkew dest = "0.271" src = "0.270">-0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/v_counter_3</twSrc><twDest BELType='FF'>Inst_vga_configurable/x_pos_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;3&gt;</twComp><twBEL>Inst_vga_configurable/v_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_13_OUT&lt;9:0&gt;_xor&lt;0&gt;94</twComp><twBEL>Inst_vga_configurable/GND_64_o_v_counter[9]_LessThan_8_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_vga_configurable/GND_64_o_v_counter[9]_LessThan_8_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_13_OUT&lt;9:0&gt;_xor&lt;0&gt;94</twComp><twBEL>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp><twBEL>Inst_vga_configurable/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;3&gt;</twComp><twBEL>Inst_vga_configurable/x_pos_3</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>3.122</twRouteDel><twTotDel>4.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.269</twSlack><twSrc BELType="FF">Inst_vga_configurable/v_counter_4</twSrc><twDest BELType="FF">Inst_vga_configurable/x_pos_3</twDest><twTotPathDel>4.612</twTotPathDel><twClkSkew dest = "0.271" src = "0.272">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/v_counter_4</twSrc><twDest BELType='FF'>Inst_vga_configurable/x_pos_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;7&gt;</twComp><twBEL>Inst_vga_configurable/v_counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_13_OUT&lt;9:0&gt;_xor&lt;0&gt;94</twComp><twBEL>Inst_vga_configurable/GND_64_o_v_counter[9]_LessThan_8_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_vga_configurable/GND_64_o_v_counter[9]_LessThan_8_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_13_OUT&lt;9:0&gt;_xor&lt;0&gt;94</twComp><twBEL>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp><twBEL>Inst_vga_configurable/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;3&gt;</twComp><twBEL>Inst_vga_configurable/x_pos_3</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>3.016</twRouteDel><twTotDel>4.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.277</twSlack><twSrc BELType="FF">Inst_vga_configurable/v_counter_8</twSrc><twDest BELType="FF">Inst_vga_configurable/x_pos_3</twDest><twTotPathDel>4.601</twTotPathDel><twClkSkew dest = "0.271" src = "0.275">0.004</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/v_counter_8</twSrc><twDest BELType='FF'>Inst_vga_configurable/x_pos_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;9&gt;</twComp><twBEL>Inst_vga_configurable/v_counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>Inst_vga_configurable/v_counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_13_OUT&lt;9:0&gt;_xor&lt;0&gt;94</twComp><twBEL>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>Inst_vga_configurable/GND_64_o_v_counter[9]_AND_226_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp><twBEL>Inst_vga_configurable/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_vga_configurable/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;3&gt;</twComp><twBEL>Inst_vga_configurable/x_pos_3</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>3.209</twRouteDel><twTotDel>4.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vga_configurable/x_pos_7 (SLICE_X27Y29.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">Inst_vga_configurable/h_counter_5</twSrc><twDest BELType="FF">Inst_vga_configurable/x_pos_7</twDest><twTotPathDel>0.512</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/h_counter_5</twSrc><twDest BELType='FF'>Inst_vga_configurable/x_pos_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_vga_configurable/h_counter&lt;7&gt;</twComp><twBEL>Inst_vga_configurable/h_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_vga_configurable/h_counter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;9&gt;</twComp><twBEL>Inst_vga_configurable/Msub_GND_64_o_GND_64_o_sub_11_OUT&lt;10:0&gt;_xor&lt;7&gt;11</twBEL><twBEL>Inst_vga_configurable/x_pos_7</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_out_addr_4 (SLICE_X29Y30.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">Inst_vga_configurable/x_pos_3</twSrc><twDest BELType="FF">vga_ram_out_addr_4</twDest><twTotPathDel>0.515</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/x_pos_3</twSrc><twDest BELType='FF'>vga_ram_out_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;3&gt;</twComp><twBEL>Inst_vga_configurable/x_pos_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>vga_ram_out_addr&lt;5&gt;</twComp><twBEL>Madd_n0214_Madd_xor&lt;4&gt;11</twBEL><twBEL>vga_ram_out_addr_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_out_addr_7 (SLICE_X27Y30.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">Inst_vga_configurable/x_pos_6</twSrc><twDest BELType="FF">vga_ram_out_addr_7</twDest><twTotPathDel>0.522</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_vga_configurable/x_pos_6</twSrc><twDest BELType='FF'>vga_ram_out_addr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;9&gt;</twComp><twBEL>Inst_vga_configurable/x_pos_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>Inst_vga_configurable/x_pos&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>vga_ram_out_addr&lt;8&gt;</twComp><twBEL>Madd_n0214_Madd_xor&lt;7&gt;11</twBEL><twBEL>vga_ram_out_addr_7</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y16.CLKBRDCLK" clockNet="vga_clk"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout3_buf/I0" logResource="dcm_inst/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dcm_inst/clkout2"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_blue_in&lt;0&gt;/CLK" logResource="vga_blue_in_0/CK" locationPin="SLICE_X28Y29.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_fm_dcm_mgr_clkfx = PERIOD TIMEGRP &quot;fm_dcm_mgr_clkfx&quot; TS_dcm_inst_clkout3 *         3.2 HIGH 50%;</twConstName><twItemCnt>2614</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>405</twEndPtCnt><twPathErrCnt>22</twPathErrCnt><twMinPer>3.298</twMinPer></twConstHead><twPathRptBanner iPaths="25" iCriticalPaths="5" sType="EndPoint">Paths for end point message_8 (SLICE_X33Y13.B6), 25 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.173</twSlack><twSrc BELType="FF">beep_counter_13</twSrc><twDest BELType="FF">message_8</twDest><twTotPathDel>3.128</twTotPathDel><twClkSkew dest = "0.155" src = "0.165">0.010</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_13</twSrc><twDest BELType='FF'>message_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;15&gt;</twComp><twBEL>beep_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>beep_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>message_8_rstpot</twBEL><twBEL>message_8</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.880</twRouteDel><twTotDel>3.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.146</twSlack><twSrc BELType="FF">beep_counter_9</twSrc><twDest BELType="FF">message_8</twDest><twTotPathDel>3.101</twTotPathDel><twClkSkew dest = "0.155" src = "0.165">0.010</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_9</twSrc><twDest BELType='FF'>message_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;11&gt;</twComp><twBEL>beep_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>beep_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>message_8_rstpot</twBEL><twBEL>message_8</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>3.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">beep_counter_19</twSrc><twDest BELType="FF">message_8</twDest><twTotPathDel>3.032</twTotPathDel><twClkSkew dest = "0.378" src = "0.396">0.018</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_19</twSrc><twDest BELType='FF'>message_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp><twBEL>beep_counter_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>shift_ctr&lt;0&gt;</twComp><twBEL>_n0346_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_n0346_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>message_8_rstpot</twBEL><twBEL>message_8</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.840</twRouteDel><twTotDel>3.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="3" sType="EndPoint">Paths for end point message_9 (SLICE_X31Y18.C6), 25 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.110</twSlack><twSrc BELType="FF">beep_counter_13</twSrc><twDest BELType="FF">message_9</twDest><twTotPathDel>3.051</twTotPathDel><twClkSkew dest = "0.374" src = "0.398">0.024</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_13</twSrc><twDest BELType='FF'>message_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;15&gt;</twComp><twBEL>beep_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>beep_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;9&gt;</twComp><twBEL>message_9_rstpot</twBEL><twBEL>message_9</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.803</twRouteDel><twTotDel>3.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.083</twSlack><twSrc BELType="FF">beep_counter_9</twSrc><twDest BELType="FF">message_9</twDest><twTotPathDel>3.024</twTotPathDel><twClkSkew dest = "0.374" src = "0.398">0.024</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_9</twSrc><twDest BELType='FF'>message_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;11&gt;</twComp><twBEL>beep_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>beep_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;9&gt;</twComp><twBEL>message_9_rstpot</twBEL><twBEL>message_9</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.007</twSlack><twSrc BELType="FF">beep_counter_19</twSrc><twDest BELType="FF">message_9</twDest><twTotPathDel>2.955</twTotPathDel><twClkSkew dest = "0.284" src = "0.301">0.017</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_19</twSrc><twDest BELType='FF'>message_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp><twBEL>beep_counter_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>shift_ctr&lt;0&gt;</twComp><twBEL>_n0346_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_n0346_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;9&gt;</twComp><twBEL>message_9_rstpot</twBEL><twBEL>message_9</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>2.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="3" sType="EndPoint">Paths for end point message_7 (SLICE_X33Y14.D6), 25 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.106</twSlack><twSrc BELType="FF">beep_counter_13</twSrc><twDest BELType="FF">message_7</twDest><twTotPathDel>3.062</twTotPathDel><twClkSkew dest = "0.156" src = "0.165">0.009</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_13</twSrc><twDest BELType='FF'>message_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;15&gt;</twComp><twBEL>beep_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>beep_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;7&gt;</twComp><twBEL>message_7_rstpot</twBEL><twBEL>message_7</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.079</twSlack><twSrc BELType="FF">beep_counter_9</twSrc><twDest BELType="FF">message_7</twDest><twTotPathDel>3.035</twTotPathDel><twClkSkew dest = "0.156" src = "0.165">0.009</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_9</twSrc><twDest BELType='FF'>message_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;11&gt;</twComp><twBEL>beep_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>beep_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;8&gt;</twComp><twBEL>_n0346_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>_n0346_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;7&gt;</twComp><twBEL>message_7_rstpot</twBEL><twBEL>message_7</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>3.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="FF">beep_counter_19</twSrc><twDest BELType="FF">message_7</twDest><twTotPathDel>2.966</twTotPathDel><twClkSkew dest = "0.379" src = "0.396">0.017</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.313" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>beep_counter_19</twSrc><twDest BELType='FF'>message_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk320</twSrcClk><twPathDel><twSite>SLICE_X32Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp><twBEL>beep_counter_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>beep_counter&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>shift_ctr&lt;0&gt;</twComp><twBEL>_n0346_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_n0346_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>_n0346_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y14.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>_n0346_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>message&lt;7&gt;</twComp><twBEL>message_7_rstpot</twBEL><twBEL>message_7</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>2.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fm_dcm_mgr_clkfx = PERIOD TIMEGRP &quot;fm_dcm_mgr_clkfx&quot; TS_dcm_inst_clkout3 *
        3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point message_6 (SLICE_X31Y15.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">message_6</twSrc><twDest BELType="FF">message_6</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>message_6</twSrc><twDest BELType='FF'>message_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">clk320</twSrcClk><twPathDel><twSite>SLICE_X31Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>message_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>message&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>message&lt;6&gt;</twComp><twBEL>message_6_rstpot</twBEL><twBEL>message_6</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point message_14 (SLICE_X33Y15.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">message_14</twSrc><twDest BELType="FF">message_14</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>message_14</twSrc><twDest BELType='FF'>message_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">clk320</twSrcClk><twPathDel><twSite>SLICE_X33Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>message&lt;10&gt;</twComp><twBEL>message_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>message&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>message&lt;10&gt;</twComp><twBEL>message_14_rstpot</twBEL><twBEL>message_14</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point message_15 (SLICE_X28Y15.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">message_16</twSrc><twDest BELType="FF">message_15</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>message_16</twSrc><twDest BELType='FF'>message_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">clk320</twSrcClk><twPathDel><twSite>SLICE_X29Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>message&lt;16&gt;</twComp><twBEL>message_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>message&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>message&lt;15&gt;</twComp><twBEL>message_15_rstpot</twBEL><twBEL>message_15</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">clk320</twDestClk><twPctLog>88.0</twPctLog><twPctRoute>12.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_fm_dcm_mgr_clkfx = PERIOD TIMEGRP &quot;fm_dcm_mgr_clkfx&quot; TS_dcm_inst_clkout3 *
        3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="fm_dcm_mgr/clkout1_buf/I0" logResource="fm_dcm_mgr/clkout1_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="fm_dcm_mgr/clkfx"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="beep_counter&lt;3&gt;/CLK" logResource="beep_counter_0/CK" locationPin="SLICE_X32Y12.CLK" clockNet="clk320"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="beep_counter&lt;3&gt;/CLK" logResource="beep_counter_1/CK" locationPin="SLICE_X32Y12.CLK" clockNet="clk320"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="131"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="13.216" errors="0" errorRollup="75" items="0" itemsRollup="47374"/><twConstRollup name="TS_dcm_inst_clkout3" fullName="TS_dcm_inst_clkout3 = PERIOD TIMEGRP &quot;dcm_inst_clkout3&quot; TS_sys_clk_pin HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.340" actualRollup="10.554" errors="0" errorRollup="9" items="0" itemsRollup="2614"/><twConstRollup name="TS_fm_dcm_mgr_clkfx" fullName="TS_fm_dcm_mgr_clkfx = PERIOD TIMEGRP &quot;fm_dcm_mgr_clkfx&quot; TS_dcm_inst_clkout3 *         3.2 HIGH 50%;" type="child" depth="2" requirement="3.125" prefType="period" actual="3.298" actualRollup="N/A" errors="9" errorRollup="0" items="2614" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout1" fullName="TS_dcm_inst_clkout1 = PERIOD TIMEGRP &quot;dcm_inst_clkout1&quot; TS_sys_clk_pin * 0.8         HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="16.520" actualRollup="N/A" errors="66" errorRollup="0" items="4027" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout0" fullName="TS_dcm_inst_clkout0 = PERIOD TIMEGRP &quot;dcm_inst_clkout0&quot; TS_sys_clk_pin HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.848" actualRollup="N/A" errors="0" errorRollup="0" items="37026" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkout2" fullName="TS_dcm_inst_clkout2 = PERIOD TIMEGRP &quot;dcm_inst_clkout2&quot; TS_sys_clk_pin * 0.25         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="29.780" actualRollup="N/A" errors="0" errorRollup="0" items="3707" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="132">2</twUnmetConstCnt><twDataSheet anchorID="133" twNameLen="15"><twClk2SUList anchorID="134" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.332</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="135"><twErrCnt>75</twErrCnt><twScore>38654</twScore><twSetupScore>38654</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>47374</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9341</twConnCnt></twConstCov><twStats anchorID="136"><twMinPer>29.780</twMinPer><twFootnote number="1" /><twMaxFreq>33.580</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec  1 00:29:55 2013 </twTimestamp></twFoot><twClientInfo anchorID="137"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 447 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
