#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020729944720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020729958c90 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v00000207299a49a0_0 .var "CLK", 0 0;
v00000207299a4d60_0 .var "RST", 0 0;
S_00000207299590b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_0000020729958c90;
 .timescale -9 -12;
v00000207299491a0_0 .var/i "i", 31 0;
S_0000020729959240 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_0000020729958c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v00000207299a4a40_0 .net "ALUtoAND", 0 0, v00000207299494c0_0;  1 drivers
v00000207299a53a0_0 .net "ALUtodata_mem", 63 0, v0000020729949740_0;  1 drivers
v00000207299a4c20_0 .net "ANDtomux2", 0 0, L_0000020729946e20;  1 drivers
v00000207299a4b80_0 .net "CLK", 0 0, v00000207299a49a0_0;  1 drivers
v00000207299a4fe0_0 .net "PCtoInst_mem", 63 0, v0000020729949560_0;  1 drivers
v00000207299a4cc0_0 .net "RST", 0 0, v00000207299a4d60_0;  1 drivers
v00000207299a54e0_0 .net *"_ivl_11", 2 0, L_00000207299a9be0;  1 drivers
v00000207299a5c60_0 .net *"_ivl_13", 6 0, L_00000207299a8a60;  1 drivers
v00000207299a5b20_0 .net *"_ivl_9", 0 0, L_00000207299a91e0;  1 drivers
v00000207299a6020_0 .net "adder1tomux2", 63 0, L_00000207299a9dc0;  1 drivers
v00000207299a62a0_0 .net "adder2tomux2", 63 0, L_00000207299aa860;  1 drivers
v00000207299a5580_0 .net "data_memtomux3", 63 0, v000002072999ae80_0;  1 drivers
v00000207299a67a0_0 .net "decotoALU", 3 0, v000002072999c1e0_0;  1 drivers
v00000207299a5f80_0 .net "decotoAND", 0 0, v000002072999bf60_0;  1 drivers
v00000207299a56c0_0 .net "decotodatamem", 0 0, v000002072999afc0_0;  1 drivers
v00000207299a6480_0 .net "decotomux1", 0 0, v000002072999b740_0;  1 drivers
v00000207299a6840_0 .net "decotomux3", 0 0, v000002072999bb00_0;  1 drivers
v00000207299a5940_0 .net "decotoreg", 0 0, v000002072999c780_0;  1 drivers
v00000207299a5760_0 .net "immgentomux1", 63 0, v00000207299a5620_0;  1 drivers
v00000207299a5080_0 .net "instruction", 31 0, v000002072999c3c0_0;  1 drivers
v00000207299a6160_0 .net "mux1toALU", 63 0, v000002072999b060_0;  1 drivers
v00000207299a5a80_0 .net "mux2toPC", 63 0, v000002072999aa20_0;  1 drivers
v00000207299a51c0_0 .net "mux3toreg", 63 0, v000002072999ac00_0;  1 drivers
v00000207299a5bc0_0 .net "regtoALU", 63 0, L_00000207299aa400;  1 drivers
v00000207299a5800_0 .net "regtomux1", 63 0, L_00000207299a9aa0;  1 drivers
L_00000207299aa720 .part v000002072999c3c0_0, 15, 5;
L_00000207299a9000 .part v000002072999c3c0_0, 20, 5;
L_00000207299a9780 .part v000002072999c3c0_0, 7, 5;
L_00000207299a91e0 .part v000002072999c3c0_0, 30, 1;
L_00000207299a9be0 .part v000002072999c3c0_0, 12, 3;
L_00000207299a8a60 .part v000002072999c3c0_0, 0, 7;
L_00000207299a9820 .concat [ 7 3 1 0], L_00000207299a8a60, L_00000207299a9be0, L_00000207299a91e0;
S_000002072990ffa0 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v0000020729949240_0 .net "A", 63 0, L_00000207299aa400;  alias, 1 drivers
v00000207299492e0_0 .net "ALU_operation", 3 0, v000002072999c1e0_0;  alias, 1 drivers
v0000020729949740_0 .var "ALU_result", 63 0;
v00000207299496a0_0 .net "B", 63 0, v000002072999b060_0;  alias, 1 drivers
v00000207299494c0_0 .var "zero", 0 0;
E_0000020729949ef0 .event anyedge, v00000207299492e0_0, v0000020729949240_0, v00000207299496a0_0, v0000020729949740_0;
S_0000020729910130 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v0000020729949380_0 .net "IN", 63 0, v000002072999aa20_0;  alias, 1 drivers
v0000020729949560_0 .var "OUT", 63 0;
v0000020729949600_0 .net "clk", 0 0, v00000207299a49a0_0;  alias, 1 drivers
v00000207299497e0_0 .net "rst", 0 0, v00000207299a4d60_0;  alias, 1 drivers
E_000002072994ab70 .event posedge, v0000020729949600_0;
S_00000207299054f0 .scope module, "adder1" "adder" 4 43, 7 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v0000020729949880_0 .net "A", 63 0, v0000020729949560_0;  alias, 1 drivers
L_00000207299c39e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020729949920_0 .net "B", 63 0, L_00000207299c39e8;  1 drivers
v000002072999bc40_0 .net "Q", 63 0, L_00000207299a9dc0;  alias, 1 drivers
L_00000207299a9dc0 .arith/sum 64, v0000020729949560_0, L_00000207299c39e8;
S_0000020729905680 .scope module, "adder2" "adder" 4 45, 7 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v000002072999bec0_0 .net "A", 63 0, v0000020729949560_0;  alias, 1 drivers
v000002072999bce0_0 .net "B", 63 0, v00000207299a5620_0;  alias, 1 drivers
v000002072999c500_0 .net "Q", 63 0, L_00000207299aa860;  alias, 1 drivers
L_00000207299aa860 .arith/sum 64, v0000020729949560_0, v00000207299a5620_0;
S_00000207299015e0 .scope module, "control_mono" "control" 4 47, 8 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_00000207298aba10 .param/l "arit_op" 1 8 10, C4<0110011>;
P_00000207298aba48 .param/l "beq_op" 1 8 9, C4<1100011>;
P_00000207298aba80 .param/l "lw_op" 1 8 12, C4<0000011>;
P_00000207298abab8 .param/l "sw_op" 1 8 11, C4<0100011>;
v000002072999c1e0_0 .var "ALUOp", 3 0;
v000002072999b740_0 .var "ALUSrc", 0 0;
v000002072999bf60_0 .var "Branch", 0 0;
v000002072999afc0_0 .var "MemWrite", 0 0;
v000002072999bb00_0 .var "MemtoReg", 0 0;
v000002072999c780_0 .var "RegWrite", 0 0;
v000002072999c320_0 .net "instruction", 10 0, L_00000207299a9820;  1 drivers
E_000002072994a1b0 .event anyedge, v000002072999c320_0;
S_0000020729901770 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v000002072999b600_0 .net "address", 63 0, v0000020729949740_0;  alias, 1 drivers
v000002072999c000_0 .net "clk", 0 0, v00000207299a49a0_0;  alias, 1 drivers
v000002072999c280_0 .var/i "i", 31 0;
v000002072999c460 .array "memory", 0 63, 7 0;
v000002072999ae80_0 .var "read_data", 63 0;
v000002072999ba60_0 .net "rst", 0 0, v00000207299a4d60_0;  alias, 1 drivers
v000002072999bd80_0 .net "write_data", 63 0, L_00000207299a9aa0;  alias, 1 drivers
v000002072999be20_0 .net "wrt_en", 0 0, v000002072999afc0_0;  alias, 1 drivers
v000002072999c460_0 .array/port v000002072999c460, 0;
v000002072999c460_1 .array/port v000002072999c460, 1;
v000002072999c460_2 .array/port v000002072999c460, 2;
E_000002072994ad70/0 .event anyedge, v0000020729949740_0, v000002072999c460_0, v000002072999c460_1, v000002072999c460_2;
v000002072999c460_3 .array/port v000002072999c460, 3;
v000002072999c460_4 .array/port v000002072999c460, 4;
v000002072999c460_5 .array/port v000002072999c460, 5;
v000002072999c460_6 .array/port v000002072999c460, 6;
E_000002072994ad70/1 .event anyedge, v000002072999c460_3, v000002072999c460_4, v000002072999c460_5, v000002072999c460_6;
v000002072999c460_7 .array/port v000002072999c460, 7;
v000002072999c460_8 .array/port v000002072999c460, 8;
v000002072999c460_9 .array/port v000002072999c460, 9;
v000002072999c460_10 .array/port v000002072999c460, 10;
E_000002072994ad70/2 .event anyedge, v000002072999c460_7, v000002072999c460_8, v000002072999c460_9, v000002072999c460_10;
v000002072999c460_11 .array/port v000002072999c460, 11;
v000002072999c460_12 .array/port v000002072999c460, 12;
v000002072999c460_13 .array/port v000002072999c460, 13;
v000002072999c460_14 .array/port v000002072999c460, 14;
E_000002072994ad70/3 .event anyedge, v000002072999c460_11, v000002072999c460_12, v000002072999c460_13, v000002072999c460_14;
v000002072999c460_15 .array/port v000002072999c460, 15;
v000002072999c460_16 .array/port v000002072999c460, 16;
v000002072999c460_17 .array/port v000002072999c460, 17;
v000002072999c460_18 .array/port v000002072999c460, 18;
E_000002072994ad70/4 .event anyedge, v000002072999c460_15, v000002072999c460_16, v000002072999c460_17, v000002072999c460_18;
v000002072999c460_19 .array/port v000002072999c460, 19;
v000002072999c460_20 .array/port v000002072999c460, 20;
v000002072999c460_21 .array/port v000002072999c460, 21;
v000002072999c460_22 .array/port v000002072999c460, 22;
E_000002072994ad70/5 .event anyedge, v000002072999c460_19, v000002072999c460_20, v000002072999c460_21, v000002072999c460_22;
v000002072999c460_23 .array/port v000002072999c460, 23;
v000002072999c460_24 .array/port v000002072999c460, 24;
v000002072999c460_25 .array/port v000002072999c460, 25;
v000002072999c460_26 .array/port v000002072999c460, 26;
E_000002072994ad70/6 .event anyedge, v000002072999c460_23, v000002072999c460_24, v000002072999c460_25, v000002072999c460_26;
v000002072999c460_27 .array/port v000002072999c460, 27;
v000002072999c460_28 .array/port v000002072999c460, 28;
v000002072999c460_29 .array/port v000002072999c460, 29;
v000002072999c460_30 .array/port v000002072999c460, 30;
E_000002072994ad70/7 .event anyedge, v000002072999c460_27, v000002072999c460_28, v000002072999c460_29, v000002072999c460_30;
v000002072999c460_31 .array/port v000002072999c460, 31;
v000002072999c460_32 .array/port v000002072999c460, 32;
v000002072999c460_33 .array/port v000002072999c460, 33;
v000002072999c460_34 .array/port v000002072999c460, 34;
E_000002072994ad70/8 .event anyedge, v000002072999c460_31, v000002072999c460_32, v000002072999c460_33, v000002072999c460_34;
v000002072999c460_35 .array/port v000002072999c460, 35;
v000002072999c460_36 .array/port v000002072999c460, 36;
v000002072999c460_37 .array/port v000002072999c460, 37;
v000002072999c460_38 .array/port v000002072999c460, 38;
E_000002072994ad70/9 .event anyedge, v000002072999c460_35, v000002072999c460_36, v000002072999c460_37, v000002072999c460_38;
v000002072999c460_39 .array/port v000002072999c460, 39;
v000002072999c460_40 .array/port v000002072999c460, 40;
v000002072999c460_41 .array/port v000002072999c460, 41;
v000002072999c460_42 .array/port v000002072999c460, 42;
E_000002072994ad70/10 .event anyedge, v000002072999c460_39, v000002072999c460_40, v000002072999c460_41, v000002072999c460_42;
v000002072999c460_43 .array/port v000002072999c460, 43;
v000002072999c460_44 .array/port v000002072999c460, 44;
v000002072999c460_45 .array/port v000002072999c460, 45;
v000002072999c460_46 .array/port v000002072999c460, 46;
E_000002072994ad70/11 .event anyedge, v000002072999c460_43, v000002072999c460_44, v000002072999c460_45, v000002072999c460_46;
v000002072999c460_47 .array/port v000002072999c460, 47;
v000002072999c460_48 .array/port v000002072999c460, 48;
v000002072999c460_49 .array/port v000002072999c460, 49;
v000002072999c460_50 .array/port v000002072999c460, 50;
E_000002072994ad70/12 .event anyedge, v000002072999c460_47, v000002072999c460_48, v000002072999c460_49, v000002072999c460_50;
v000002072999c460_51 .array/port v000002072999c460, 51;
v000002072999c460_52 .array/port v000002072999c460, 52;
v000002072999c460_53 .array/port v000002072999c460, 53;
v000002072999c460_54 .array/port v000002072999c460, 54;
E_000002072994ad70/13 .event anyedge, v000002072999c460_51, v000002072999c460_52, v000002072999c460_53, v000002072999c460_54;
v000002072999c460_55 .array/port v000002072999c460, 55;
v000002072999c460_56 .array/port v000002072999c460, 56;
v000002072999c460_57 .array/port v000002072999c460, 57;
v000002072999c460_58 .array/port v000002072999c460, 58;
E_000002072994ad70/14 .event anyedge, v000002072999c460_55, v000002072999c460_56, v000002072999c460_57, v000002072999c460_58;
v000002072999c460_59 .array/port v000002072999c460, 59;
v000002072999c460_60 .array/port v000002072999c460, 60;
v000002072999c460_61 .array/port v000002072999c460, 61;
v000002072999c460_62 .array/port v000002072999c460, 62;
E_000002072994ad70/15 .event anyedge, v000002072999c460_59, v000002072999c460_60, v000002072999c460_61, v000002072999c460_62;
v000002072999c460_63 .array/port v000002072999c460, 63;
E_000002072994ad70/16 .event anyedge, v000002072999c460_63;
E_000002072994ad70 .event/or E_000002072994ad70/0, E_000002072994ad70/1, E_000002072994ad70/2, E_000002072994ad70/3, E_000002072994ad70/4, E_000002072994ad70/5, E_000002072994ad70/6, E_000002072994ad70/7, E_000002072994ad70/8, E_000002072994ad70/9, E_000002072994ad70/10, E_000002072994ad70/11, E_000002072994ad70/12, E_000002072994ad70/13, E_000002072994ad70/14, E_000002072994ad70/15, E_000002072994ad70/16;
S_00000207298fbd90 .scope module, "gate" "and1" 4 50, 10 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0000020729946e20 .functor AND 1, v000002072999bf60_0, v00000207299494c0_0, C4<1>, C4<1>;
v000002072999c820_0 .net "a", 0 0, v000002072999bf60_0;  alias, 1 drivers
v000002072999c0a0_0 .net "b", 0 0, v00000207299494c0_0;  alias, 1 drivers
v000002072999c5a0_0 .net "q", 0 0, L_0000020729946e20;  alias, 1 drivers
S_00000207298fbf20 .scope module, "inst_mono" "inst_mem" 4 39, 11 6 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
P_00000207299593d0 .param/l "adr_in" 0 11 6, +C4<00000000000000000000000001000000>;
P_0000020729959408 .param/l "depth" 0 11 6, +C4<00000000000000000000000001010000>;
P_0000020729959440 .param/l "width" 0 11 6, +C4<00000000000000000000000000100000>;
v000002072999af20_0 .net "clk", 0 0, v00000207299a49a0_0;  alias, 1 drivers
v000002072999b100_0 .var/i "i", 31 0;
v000002072999c3c0_0 .var "instruction", 31 0;
v000002072999b7e0 .array "memory", 0 79, 31 0;
v000002072999c640_0 .net "read_adr", 63 0, v0000020729949560_0;  alias, 1 drivers
v000002072999b380_0 .net "rst", 0 0, v00000207299a4d60_0;  alias, 1 drivers
v000002072999b7e0_0 .array/port v000002072999b7e0, 0;
v000002072999b7e0_1 .array/port v000002072999b7e0, 1;
v000002072999b7e0_2 .array/port v000002072999b7e0, 2;
E_000002072994b8b0/0 .event anyedge, v0000020729949560_0, v000002072999b7e0_0, v000002072999b7e0_1, v000002072999b7e0_2;
v000002072999b7e0_3 .array/port v000002072999b7e0, 3;
v000002072999b7e0_4 .array/port v000002072999b7e0, 4;
v000002072999b7e0_5 .array/port v000002072999b7e0, 5;
v000002072999b7e0_6 .array/port v000002072999b7e0, 6;
E_000002072994b8b0/1 .event anyedge, v000002072999b7e0_3, v000002072999b7e0_4, v000002072999b7e0_5, v000002072999b7e0_6;
v000002072999b7e0_7 .array/port v000002072999b7e0, 7;
v000002072999b7e0_8 .array/port v000002072999b7e0, 8;
v000002072999b7e0_9 .array/port v000002072999b7e0, 9;
v000002072999b7e0_10 .array/port v000002072999b7e0, 10;
E_000002072994b8b0/2 .event anyedge, v000002072999b7e0_7, v000002072999b7e0_8, v000002072999b7e0_9, v000002072999b7e0_10;
v000002072999b7e0_11 .array/port v000002072999b7e0, 11;
v000002072999b7e0_12 .array/port v000002072999b7e0, 12;
v000002072999b7e0_13 .array/port v000002072999b7e0, 13;
v000002072999b7e0_14 .array/port v000002072999b7e0, 14;
E_000002072994b8b0/3 .event anyedge, v000002072999b7e0_11, v000002072999b7e0_12, v000002072999b7e0_13, v000002072999b7e0_14;
v000002072999b7e0_15 .array/port v000002072999b7e0, 15;
v000002072999b7e0_16 .array/port v000002072999b7e0, 16;
v000002072999b7e0_17 .array/port v000002072999b7e0, 17;
v000002072999b7e0_18 .array/port v000002072999b7e0, 18;
E_000002072994b8b0/4 .event anyedge, v000002072999b7e0_15, v000002072999b7e0_16, v000002072999b7e0_17, v000002072999b7e0_18;
v000002072999b7e0_19 .array/port v000002072999b7e0, 19;
v000002072999b7e0_20 .array/port v000002072999b7e0, 20;
v000002072999b7e0_21 .array/port v000002072999b7e0, 21;
v000002072999b7e0_22 .array/port v000002072999b7e0, 22;
E_000002072994b8b0/5 .event anyedge, v000002072999b7e0_19, v000002072999b7e0_20, v000002072999b7e0_21, v000002072999b7e0_22;
v000002072999b7e0_23 .array/port v000002072999b7e0, 23;
v000002072999b7e0_24 .array/port v000002072999b7e0, 24;
v000002072999b7e0_25 .array/port v000002072999b7e0, 25;
v000002072999b7e0_26 .array/port v000002072999b7e0, 26;
E_000002072994b8b0/6 .event anyedge, v000002072999b7e0_23, v000002072999b7e0_24, v000002072999b7e0_25, v000002072999b7e0_26;
v000002072999b7e0_27 .array/port v000002072999b7e0, 27;
v000002072999b7e0_28 .array/port v000002072999b7e0, 28;
v000002072999b7e0_29 .array/port v000002072999b7e0, 29;
v000002072999b7e0_30 .array/port v000002072999b7e0, 30;
E_000002072994b8b0/7 .event anyedge, v000002072999b7e0_27, v000002072999b7e0_28, v000002072999b7e0_29, v000002072999b7e0_30;
v000002072999b7e0_31 .array/port v000002072999b7e0, 31;
v000002072999b7e0_32 .array/port v000002072999b7e0, 32;
v000002072999b7e0_33 .array/port v000002072999b7e0, 33;
v000002072999b7e0_34 .array/port v000002072999b7e0, 34;
E_000002072994b8b0/8 .event anyedge, v000002072999b7e0_31, v000002072999b7e0_32, v000002072999b7e0_33, v000002072999b7e0_34;
v000002072999b7e0_35 .array/port v000002072999b7e0, 35;
v000002072999b7e0_36 .array/port v000002072999b7e0, 36;
v000002072999b7e0_37 .array/port v000002072999b7e0, 37;
v000002072999b7e0_38 .array/port v000002072999b7e0, 38;
E_000002072994b8b0/9 .event anyedge, v000002072999b7e0_35, v000002072999b7e0_36, v000002072999b7e0_37, v000002072999b7e0_38;
v000002072999b7e0_39 .array/port v000002072999b7e0, 39;
v000002072999b7e0_40 .array/port v000002072999b7e0, 40;
v000002072999b7e0_41 .array/port v000002072999b7e0, 41;
v000002072999b7e0_42 .array/port v000002072999b7e0, 42;
E_000002072994b8b0/10 .event anyedge, v000002072999b7e0_39, v000002072999b7e0_40, v000002072999b7e0_41, v000002072999b7e0_42;
v000002072999b7e0_43 .array/port v000002072999b7e0, 43;
v000002072999b7e0_44 .array/port v000002072999b7e0, 44;
v000002072999b7e0_45 .array/port v000002072999b7e0, 45;
v000002072999b7e0_46 .array/port v000002072999b7e0, 46;
E_000002072994b8b0/11 .event anyedge, v000002072999b7e0_43, v000002072999b7e0_44, v000002072999b7e0_45, v000002072999b7e0_46;
v000002072999b7e0_47 .array/port v000002072999b7e0, 47;
v000002072999b7e0_48 .array/port v000002072999b7e0, 48;
v000002072999b7e0_49 .array/port v000002072999b7e0, 49;
v000002072999b7e0_50 .array/port v000002072999b7e0, 50;
E_000002072994b8b0/12 .event anyedge, v000002072999b7e0_47, v000002072999b7e0_48, v000002072999b7e0_49, v000002072999b7e0_50;
v000002072999b7e0_51 .array/port v000002072999b7e0, 51;
v000002072999b7e0_52 .array/port v000002072999b7e0, 52;
v000002072999b7e0_53 .array/port v000002072999b7e0, 53;
v000002072999b7e0_54 .array/port v000002072999b7e0, 54;
E_000002072994b8b0/13 .event anyedge, v000002072999b7e0_51, v000002072999b7e0_52, v000002072999b7e0_53, v000002072999b7e0_54;
v000002072999b7e0_55 .array/port v000002072999b7e0, 55;
v000002072999b7e0_56 .array/port v000002072999b7e0, 56;
v000002072999b7e0_57 .array/port v000002072999b7e0, 57;
v000002072999b7e0_58 .array/port v000002072999b7e0, 58;
E_000002072994b8b0/14 .event anyedge, v000002072999b7e0_55, v000002072999b7e0_56, v000002072999b7e0_57, v000002072999b7e0_58;
v000002072999b7e0_59 .array/port v000002072999b7e0, 59;
v000002072999b7e0_60 .array/port v000002072999b7e0, 60;
v000002072999b7e0_61 .array/port v000002072999b7e0, 61;
v000002072999b7e0_62 .array/port v000002072999b7e0, 62;
E_000002072994b8b0/15 .event anyedge, v000002072999b7e0_59, v000002072999b7e0_60, v000002072999b7e0_61, v000002072999b7e0_62;
v000002072999b7e0_63 .array/port v000002072999b7e0, 63;
v000002072999b7e0_64 .array/port v000002072999b7e0, 64;
v000002072999b7e0_65 .array/port v000002072999b7e0, 65;
v000002072999b7e0_66 .array/port v000002072999b7e0, 66;
E_000002072994b8b0/16 .event anyedge, v000002072999b7e0_63, v000002072999b7e0_64, v000002072999b7e0_65, v000002072999b7e0_66;
v000002072999b7e0_67 .array/port v000002072999b7e0, 67;
v000002072999b7e0_68 .array/port v000002072999b7e0, 68;
v000002072999b7e0_69 .array/port v000002072999b7e0, 69;
v000002072999b7e0_70 .array/port v000002072999b7e0, 70;
E_000002072994b8b0/17 .event anyedge, v000002072999b7e0_67, v000002072999b7e0_68, v000002072999b7e0_69, v000002072999b7e0_70;
v000002072999b7e0_71 .array/port v000002072999b7e0, 71;
v000002072999b7e0_72 .array/port v000002072999b7e0, 72;
v000002072999b7e0_73 .array/port v000002072999b7e0, 73;
v000002072999b7e0_74 .array/port v000002072999b7e0, 74;
E_000002072994b8b0/18 .event anyedge, v000002072999b7e0_71, v000002072999b7e0_72, v000002072999b7e0_73, v000002072999b7e0_74;
v000002072999b7e0_75 .array/port v000002072999b7e0, 75;
v000002072999b7e0_76 .array/port v000002072999b7e0, 76;
v000002072999b7e0_77 .array/port v000002072999b7e0, 77;
v000002072999b7e0_78 .array/port v000002072999b7e0, 78;
E_000002072994b8b0/19 .event anyedge, v000002072999b7e0_75, v000002072999b7e0_76, v000002072999b7e0_77, v000002072999b7e0_78;
v000002072999b7e0_79 .array/port v000002072999b7e0, 79;
E_000002072994b8b0/20 .event anyedge, v000002072999b7e0_79;
E_000002072994b8b0 .event/or E_000002072994b8b0/0, E_000002072994b8b0/1, E_000002072994b8b0/2, E_000002072994b8b0/3, E_000002072994b8b0/4, E_000002072994b8b0/5, E_000002072994b8b0/6, E_000002072994b8b0/7, E_000002072994b8b0/8, E_000002072994b8b0/9, E_000002072994b8b0/10, E_000002072994b8b0/11, E_000002072994b8b0/12, E_000002072994b8b0/13, E_000002072994b8b0/14, E_000002072994b8b0/15, E_000002072994b8b0/16, E_000002072994b8b0/17, E_000002072994b8b0/18, E_000002072994b8b0/19, E_000002072994b8b0/20;
S_0000020729912760 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000002072999b9c0_0 .net "IN0", 63 0, L_00000207299a9aa0;  alias, 1 drivers
v000002072999c140_0 .net "IN1", 63 0, v00000207299a5620_0;  alias, 1 drivers
v000002072999b060_0 .var "OUT", 63 0;
v000002072999b420_0 .net "SEL", 0 0, v000002072999b740_0;  alias, 1 drivers
E_000002072994ba30 .event anyedge, v000002072999b740_0, v000002072999bd80_0, v000002072999bce0_0;
S_00000207298ad8e0 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000002072999c6e0_0 .net "IN0", 63 0, L_00000207299a9dc0;  alias, 1 drivers
v000002072999a980_0 .net "IN1", 63 0, L_00000207299aa860;  alias, 1 drivers
v000002072999aa20_0 .var "OUT", 63 0;
v000002072999b920_0 .net "SEL", 0 0, L_0000020729946e20;  alias, 1 drivers
E_000002072994b9f0 .event anyedge, v000002072999c5a0_0, v000002072999bc40_0, v000002072999c500_0;
S_0000020729920fb0 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000002072999aac0_0 .net "IN0", 63 0, v0000020729949740_0;  alias, 1 drivers
v000002072999ab60_0 .net "IN1", 63 0, v000002072999ae80_0;  alias, 1 drivers
v000002072999ac00_0 .var "OUT", 63 0;
v000002072999aca0_0 .net "SEL", 0 0, v000002072999bb00_0;  alias, 1 drivers
E_000002072994b9b0 .event anyedge, v000002072999bb00_0, v0000020729949740_0, v000002072999ae80_0;
S_00000207299c2ce0 .scope module, "register_mono" "register" 4 36, 13 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
P_0000020729937220 .param/l "depth" 0 13 1, +C4<00000000000000000000000000100000>;
P_0000020729937258 .param/l "width" 0 13 1, +C4<00000000000000000000000001000000>;
L_00000207299c3838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002072999b240_0 .net/2u *"_ivl_0", 4 0, L_00000207299c3838;  1 drivers
L_00000207299c38c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002072999b4c0_0 .net/2u *"_ivl_10", 63 0, L_00000207299c38c8;  1 drivers
L_00000207299c3910 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002072999ade0_0 .net/2u *"_ivl_14", 4 0, L_00000207299c3910;  1 drivers
v000002072999b2e0_0 .net *"_ivl_16", 0 0, L_00000207299a9c80;  1 drivers
v000002072999bba0_0 .net *"_ivl_18", 63 0, L_00000207299aa4a0;  1 drivers
v000002072999b880_0 .net *"_ivl_2", 0 0, L_00000207299a4e00;  1 drivers
v000002072999b560_0 .net *"_ivl_20", 6 0, L_00000207299a96e0;  1 drivers
L_00000207299c3958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002072999b6a0_0 .net *"_ivl_23", 1 0, L_00000207299c3958;  1 drivers
L_00000207299c39a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207299a5e40_0 .net/2u *"_ivl_24", 63 0, L_00000207299c39a0;  1 drivers
v00000207299a6340_0 .net *"_ivl_4", 63 0, L_00000207299a8ec0;  1 drivers
v00000207299a63e0_0 .net *"_ivl_6", 6 0, L_00000207299a9f00;  1 drivers
L_00000207299c3880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207299a65c0_0 .net *"_ivl_9", 1 0, L_00000207299c3880;  1 drivers
v00000207299a5120_0 .net "adr_reg1", 4 0, L_00000207299aa720;  1 drivers
v00000207299a5260_0 .net "adr_reg2", 4 0, L_00000207299a9000;  1 drivers
v00000207299a6660_0 .net "adr_wr_reg", 4 0, L_00000207299a9780;  1 drivers
v00000207299a5da0_0 .net "clk", 0 0, v00000207299a49a0_0;  alias, 1 drivers
v00000207299a4f40_0 .net "reg_data1", 63 0, L_00000207299aa400;  alias, 1 drivers
v00000207299a5440_0 .net "reg_data2", 63 0, L_00000207299a9aa0;  alias, 1 drivers
v00000207299a58a0 .array "registers", 0 31, 63 0;
v00000207299a5300_0 .net "regwrite", 0 0, v000002072999c780_0;  alias, 1 drivers
v00000207299a5ee0_0 .net "rst", 0 0, v00000207299a4d60_0;  alias, 1 drivers
v00000207299a6700_0 .net "wr_data", 63 0, v000002072999ac00_0;  alias, 1 drivers
L_00000207299a4e00 .cmp/ne 5, L_00000207299aa720, L_00000207299c3838;
L_00000207299a8ec0 .array/port v00000207299a58a0, L_00000207299a9f00;
L_00000207299a9f00 .concat [ 5 2 0 0], L_00000207299aa720, L_00000207299c3880;
L_00000207299aa400 .functor MUXZ 64, L_00000207299c38c8, L_00000207299a8ec0, L_00000207299a4e00, C4<>;
L_00000207299a9c80 .cmp/ne 5, L_00000207299a9000, L_00000207299c3910;
L_00000207299aa4a0 .array/port v00000207299a58a0, L_00000207299a96e0;
L_00000207299a96e0 .concat [ 5 2 0 0], L_00000207299a9000, L_00000207299c3958;
L_00000207299a9aa0 .functor MUXZ 64, L_00000207299c39a0, L_00000207299aa4a0, L_00000207299a9c80, C4<>;
S_00000207299c21f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 13 22, 13 22 0, S_00000207299c2ce0;
 .timescale -9 -12;
v000002072999ad40_0 .var/i "i", 31 0;
S_00000207299c2380 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_0000020729959240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v00000207299a60c0_0 .net "IN", 31 0, v000002072999c3c0_0;  alias, 1 drivers
v00000207299a5620_0 .var "OUT", 63 0;
E_000002072994b6f0 .event anyedge, v000002072999c3c0_0;
S_00000207299c2830 .scope autotask, "mostrar_data_mem" "mostrar_data_mem" 3 63, 3 63 0, S_0000020729958c90;
 .timescale -9 -12;
v00000207299a59e0_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_data_mem ;
    %fork t_1, S_00000207299c2510;
    %jmp t_0;
    .scope S_00000207299c2510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207299a6520_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000207299a6520_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000207299a59e0_0;
    %pow/s;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000207299a6520_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %load/vec4 v00000207299a6520_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v00000207299a6520_0;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %load/vec4 v00000207299a6520_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a6520_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v00000207299a6520_0;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 65 "$display", "Data_Mem[%d]:(h)|%h|(d)|%d|", v00000207299a6520_0, S<1,vec4,u64>, S<0,vec4,u64> {2 0 0};
    %load/vec4 v00000207299a6520_0;
    %addi 8, 0, 32;
    %store/vec4 v00000207299a6520_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000207299c2830;
t_0 %join;
    %end;
S_00000207299c2510 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_00000207299c2830;
 .timescale -9 -12;
v00000207299a6520_0 .var/i "a", 31 0;
S_00000207299c26a0 .scope autotask, "mostrar_inst_mem" "mostrar_inst_mem" 3 50, 3 50 0, S_0000020729958c90;
 .timescale -9 -12;
v00000207299a5d00_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_inst_mem ;
    %fork t_3, S_00000207299c2060;
    %jmp t_2;
    .scope S_00000207299c2060;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207299a4ea0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000207299a4ea0_0;
    %load/vec4 v00000207299a5d00_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %vpi_call/w 3 52 "$display", "Inst_Mem[%d]:|%b|", v00000207299a4ea0_0, &A<v000002072999b7e0, v00000207299a4ea0_0 > {0 0 0};
    %load/vec4 v00000207299a4ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207299a4ea0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000207299c26a0;
t_2 %join;
    %end;
S_00000207299c2060 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_00000207299c26a0;
 .timescale -9 -12;
v00000207299a4ea0_0 .var/i "a", 31 0;
S_00000207299c29c0 .scope autotask, "mostrar_regs" "mostrar_regs" 3 56, 3 56 0, S_0000020729958c90;
 .timescale -9 -12;
v00000207299a6200_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_regs ;
    %fork t_5, S_00000207299c2b50;
    %jmp t_4;
    .scope S_00000207299c2b50;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207299a4ae0_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000207299a4ae0_0;
    %load/vec4 v00000207299a6200_0;
    %cmp/s;
    %jmp/0xz T_2.5, 5;
    %vpi_call/w 3 58 "$display", "Reg[%d]:(h)|%h|(d)|%d|", v00000207299a4ae0_0, &A<v00000207299a58a0, v00000207299a4ae0_0 >, &A<v00000207299a58a0, v00000207299a4ae0_0 > {0 0 0};
    %load/vec4 v00000207299a4ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207299a4ae0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_00000207299c29c0;
t_4 %join;
    %end;
S_00000207299c2b50 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 57, 3 57 0, S_00000207299c29c0;
 .timescale -9 -12;
v00000207299a4ae0_0 .var/i "a", 31 0;
    .scope S_000002072990ffa0;
T_3 ;
    %wait E_0000020729949ef0;
    %load/vec4 v00000207299492e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000020729949740_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000020729949240_0;
    %load/vec4 v00000207299496a0_0;
    %and;
    %store/vec4 v0000020729949740_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000020729949240_0;
    %load/vec4 v00000207299496a0_0;
    %or;
    %store/vec4 v0000020729949740_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000020729949240_0;
    %load/vec4 v00000207299496a0_0;
    %add;
    %store/vec4 v0000020729949740_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000020729949240_0;
    %load/vec4 v00000207299496a0_0;
    %sub;
    %store/vec4 v0000020729949740_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0000020729949740_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207299494c0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207299494c0_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020729901770;
T_4 ;
    %wait E_000002072994ab70;
    %load/vec4 v000002072999ba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072999c280_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002072999c280_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002072999c280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %load/vec4 v000002072999c280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002072999c280_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v000002072999be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002072999bd80_0;
    %split/vec4 8;
    %ix/getv 3, v000002072999b600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002072999b600_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
    %load/vec4 v000002072999b600_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999c460, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020729901770;
T_5 ;
    %wait E_000002072994ad70;
    %load/vec4 v000002072999b600_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %load/vec4 v000002072999b600_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072999b600_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072999b600_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072999b600_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072999b600_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002072999b600_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002072999b600_0;
    %load/vec4a v000002072999c460, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002072999ae80_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020729920fb0;
T_6 ;
Ewait_0 .event/or E_000002072994b9b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002072999aca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002072999aac0_0;
    %store/vec4 v000002072999ac00_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002072999ab60_0;
    %store/vec4 v000002072999ac00_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207298ad8e0;
T_7 ;
Ewait_1 .event/or E_000002072994b9f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002072999b920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002072999c6e0_0;
    %store/vec4 v000002072999aa20_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002072999a980_0;
    %store/vec4 v000002072999aa20_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020729912760;
T_8 ;
Ewait_2 .event/or E_000002072994ba30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002072999b420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002072999b9c0_0;
    %store/vec4 v000002072999b060_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002072999c140_0;
    %store/vec4 v000002072999b060_0, 0, 64;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000207299c2380;
T_9 ;
    %wait E_000002072994b6f0;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000207299a5620_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207299a5620_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a60c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207299a5620_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v00000207299a60c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a60c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a60c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207299a60c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207299a5620_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000207299c2ce0;
T_10 ;
    %wait E_000002072994ab70;
    %load/vec4 v00000207299a5300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v00000207299a6660_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000207299a6700_0;
    %load/vec4 v00000207299a6660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207299a58a0, 0, 4;
T_10.0 ;
    %load/vec4 v00000207299a5ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %fork t_7, S_00000207299c21f0;
    %jmp t_6;
    .scope S_00000207299c21f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072999ad40_0, 0, 32;
T_10.5 ;
    %load/vec4 v000002072999ad40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.6, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000002072999ad40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207299a58a0, 0, 4;
    %load/vec4 v000002072999ad40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002072999ad40_0, 0, 32;
    %jmp T_10.5;
T_10.6 ;
    %end;
    .scope S_00000207299c2ce0;
t_6 %join;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000207298fbf20;
T_11 ;
    %wait E_000002072994ab70;
    %load/vec4 v000002072999b380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002072999b100_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002072999b100_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002072999b100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002072999b7e0, 0, 4;
    %load/vec4 v000002072999b100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002072999b100_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000207298fbf20;
T_12 ;
    %wait E_000002072994b8b0;
    %ix/getv 4, v000002072999c640_0;
    %load/vec4a v000002072999b7e0, 4;
    %store/vec4 v000002072999c3c0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020729910130;
T_13 ;
    %wait E_000002072994ab70;
    %load/vec4 v00000207299497e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000020729949560_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020729949380_0;
    %store/vec4 v0000020729949560_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000207299015e0;
T_14 ;
    %wait E_000002072994a1b0;
    %load/vec4 v000002072999c320_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v000002072999c320_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000002072999c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999b740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999afc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002072999bb00_0, 0, 1;
    %store/vec4 v000002072999bf60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002072999c1e0_0, 0, 4;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020729958c90;
T_15 ;
T_15.0 ;
    %delay 1000, 0;
    %load/vec4 v00000207299a49a0_0;
    %inv;
    %store/vec4 v00000207299a49a0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0000020729958c90;
T_16 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020729958c90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207299a49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207299a4d60_0, 0;
    %vpi_call/w 3 20 "$display", "PC:", v0000020729949560_0 {0 0 0};
    %alloc S_00000207299c26a0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000207299a5d00_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_00000207299c26a0;
    %join;
    %free S_00000207299c26a0;
    %alloc S_00000207299c29c0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000207299a6200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000207299c29c0;
    %join;
    %free S_00000207299c29c0;
    %alloc S_00000207299c2830;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207299a59e0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000207299c2830;
    %join;
    %free S_00000207299c2830;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207299a4d60_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$readmemh", "data_initial", v000002072999c460 {0 0 0};
    %vpi_call/w 3 28 "$readmemb", "inst_initial", v000002072999b7e0 {0 0 0};
    %vpi_call/w 3 30 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 32 "$display", "PC:", v0000020729949560_0 {0 0 0};
    %alloc S_00000207299c26a0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000207299a5d00_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_00000207299c26a0;
    %join;
    %free S_00000207299c26a0;
    %alloc S_00000207299c29c0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000207299a6200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000207299c29c0;
    %join;
    %free S_00000207299c29c0;
    %alloc S_00000207299c2830;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000207299a59e0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000207299c2830;
    %join;
    %free S_00000207299c2830;
    %vpi_call/w 3 36 "$display", "----------------" {0 0 0};
    %fork t_9, S_00000207299590b0;
    %jmp t_8;
    .scope S_00000207299590b0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207299491a0_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000207299491a0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_16.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 40 "$display", "-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-" {0 0 0};
    %vpi_call/w 3 41 "$display", "PC:", v0000020729949560_0 {0 0 0};
    %alloc S_00000207299c29c0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000207299a6200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_00000207299c29c0;
    %join;
    %free S_00000207299c29c0;
    %alloc S_00000207299c2830;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000207299a59e0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_00000207299c2830;
    %join;
    %free S_00000207299c2830;
    %load/vec4 v00000207299491a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207299491a0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0000020729958c90;
t_8 %join;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
