#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  8 15:08:47 2019
# Process ID: 3480
# Current directory: /home/gsaied/Desktop/verilog_rtl/non_softmax
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/non_softmax/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/non_softmax/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/non_softmax
# cd $dirt
# read_verilog [ glob *.sv ]
# create_fileset -constrset constr
# add_files nonsoftmax.xdc
# synth_design -top nonsoftmax -part xc7vx690t -constrset constr
Command: synth_design -top nonsoftmax -part xc7vx690t -constrset constr
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3489 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1441.922 ; gain = 91.000 ; free physical = 4682 ; free virtual = 8829
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nonsoftmax' [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'nonsoftmax' (1#1) [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.672 ; gain = 135.750 ; free physical = 4690 ; free virtual = 8843
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.672 ; gain = 135.750 ; free physical = 4689 ; free virtual = 8842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.672 ; gain = 135.750 ; free physical = 4689 ; free virtual = 8842
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.273 ; gain = 0.000 ; free physical = 4154 ; free virtual = 8408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.273 ; gain = 0.000 ; free physical = 4154 ; free virtual = 8408
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.273 ; gain = 0.000 ; free physical = 4154 ; free virtual = 8408
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4245 ; free virtual = 8496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4245 ; free virtual = 8496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4241 ; free virtual = 8495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4241 ; free virtual = 8496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nonsoftmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4228 ; free virtual = 8486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4096 ; free virtual = 8361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4096 ; free virtual = 8361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    18|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDCE   |    36|
|10    |IBUF   |    18|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.273 ; gain = 633.352 ; free physical = 4095 ; free virtual = 8360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1984.273 ; gain = 135.750 ; free physical = 4151 ; free virtual = 8416
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1984.281 ; gain = 633.352 ; free physical = 4150 ; free virtual = 8416
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/non_softmax/nonsoftmax.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.281 ; gain = 0.000 ; free physical = 4070 ; free virtual = 8337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1984.281 ; gain = 654.816 ; free physical = 4119 ; free virtual = 8385
# report_utilization -file $dirt/utiliziation.rpt
# report_timing_summary -file $dirt/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2563.281 ; gain = 579.000 ; free physical = 3579 ; free virtual = 7873
# report_design_analysis -file $dirt/design.rpt
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 15:11:10 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : nonsoftmax
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[0]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    




report_timing -from [all_inputs]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 15:11:43 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -from [all_inputs]
| Design       : nonsoftmax
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[0]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    




report_timing -nets -max_paths 70
CRITICAL WARNING: [Vivado 12-1569] report_timing: The -nets option to is deprecated. The default behavior is to display net names if the timing path format allows it.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 70 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 15:18:01 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -nets -max_paths 70
| Design       : nonsoftmax
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[0]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[10]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[10]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[11]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[11]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[12]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[12]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[13]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[13]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[14]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[14]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[15]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[15]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[1]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[2]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[3]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[4]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[4]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[5]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[5]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[6]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[7]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[7]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[8]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[8]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  comp_feedback_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[9]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    comp_feedback_reg[9]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[0]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[2]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[3]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[4]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[4]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[5]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[5]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[6]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[7]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[7]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[8]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[8]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.501ns (47.921%)  route 0.545ns (52.079%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         LUT4 (Prop_lut4_I3_O)        0.037     5.567 r  comp_feedback[15]_i_15/O
                         net (fo=1, unplaced)         0.000     5.567    comp_feedback[15]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.168     5.735 r  comp_feedback_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.735    comp_feedback_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     5.768 r  comp_feedback_reg[15]_i_1/CO[3]
                         net (fo=26, unplaced)        0.278     6.046    p_0_in
                         FDCE                                         r  index_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[9]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_CE)      -0.119    10.337    index_reg[9]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[0]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[0]
                                                                      r  prediction[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[1]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[1]
                                                                      r  prediction[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[2]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[2]
                                                                      r  prediction[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[3]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[3]
                                                                      r  prediction[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[4]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[4]
                                                                      r  prediction[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[5]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[5]
                                                                      r  prediction[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[6]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[6]
                                                                      r  prediction[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[7]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[7]
                                                                      r  prediction[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[8]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[8]
                                                                      r  prediction[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 index_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prediction[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  index_reg[9]/Q
                         net (fo=1, unplaced)         0.434     2.317    prediction_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  prediction_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.191    prediction[9]
                                                                      r  prediction[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[0] (IN)
                         net (fo=0)                   0.000     5.000    fm[0]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[0]
                         FDCE                                         r  comp_feedback_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[0]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[0]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[10]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[10] (IN)
                         net (fo=0)                   0.000     5.000    fm[10]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[10]
                         FDCE                                         r  comp_feedback_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[10]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[10]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[11]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[11] (IN)
                         net (fo=0)                   0.000     5.000    fm[11]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[11]
                         FDCE                                         r  comp_feedback_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[11]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[11]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[12]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[12] (IN)
                         net (fo=0)                   0.000     5.000    fm[12]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[12]
                         FDCE                                         r  comp_feedback_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[12]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[12]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[13]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[13] (IN)
                         net (fo=0)                   0.000     5.000    fm[13]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[13]
                         FDCE                                         r  comp_feedback_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[13]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[13]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[14]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[14] (IN)
                         net (fo=0)                   0.000     5.000    fm[14]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[14]
                         FDCE                                         r  comp_feedback_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[14]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[14]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[15]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[15] (IN)
                         net (fo=0)                   0.000     5.000    fm[15]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[15]
                         FDCE                                         r  comp_feedback_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[15]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[15]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[1] (IN)
                         net (fo=0)                   0.000     5.000    fm[1]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[1]
                         FDCE                                         r  comp_feedback_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[1]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[1]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[2] (IN)
                         net (fo=0)                   0.000     5.000    fm[2]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[2]
                         FDCE                                         r  comp_feedback_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[2]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[2]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[3] (IN)
                         net (fo=0)                   0.000     5.000    fm[3]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[3]
                         FDCE                                         r  comp_feedback_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[3]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[3]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[4] (IN)
                         net (fo=0)                   0.000     5.000    fm[4]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[4]
                         FDCE                                         r  comp_feedback_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[4]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[4]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[5]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[5] (IN)
                         net (fo=0)                   0.000     5.000    fm[5]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[5]
                         FDCE                                         r  comp_feedback_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[5]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[5]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[6]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[6] (IN)
                         net (fo=0)                   0.000     5.000    fm[6]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[6]
                         FDCE                                         r  comp_feedback_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[6]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[6]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[7]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[7] (IN)
                         net (fo=0)                   0.000     5.000    fm[7]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[7]
                         FDCE                                         r  comp_feedback_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[7]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[7]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[8] (IN)
                         net (fo=0)                   0.000     5.000    fm[8]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[8]
                         FDCE                                         r  comp_feedback_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[8]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[8]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 fm[9]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_feedback_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.263ns (49.688%)  route 0.267ns (50.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  fm[9] (IN)
                         net (fo=0)                   0.000     5.000    fm[9]
                         IBUF (Prop_ibuf_I_O)         0.263     5.263 r  fm_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.267     5.530    fm_IBUF[9]
                         FDCE                                         r  comp_feedback_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  comp_feedback_reg[9]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Setup_fdce_C_D)        0.015    10.471    comp_feedback_reg[9]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.392ns (33.249%)  route 0.787ns (66.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[5]/Q
                         net (fo=3, unplaced)         0.519     2.402    counter_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.521 r  counter[9]_i_2/O
                         net (fo=4, unplaced)         0.268     2.789    counter[9]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.047     2.836 r  counter[7]_i_1/O
                         net (fo=1, unplaced)         0.000     2.836    p_0_in__0[7]
                         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.392ns (33.249%)  route 0.787ns (66.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[5]/Q
                         net (fo=3, unplaced)         0.519     2.402    counter_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.521 r  counter[9]_i_2/O
                         net (fo=4, unplaced)         0.268     2.789    counter[9]_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.047     2.836 r  counter[9]_i_1/O
                         net (fo=1, unplaced)         0.000     2.836    p_0_in__0[9]
                         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.388ns (33.021%)  route 0.787ns (66.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[5]/Q
                         net (fo=3, unplaced)         0.519     2.402    counter_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.521 r  counter[9]_i_2/O
                         net (fo=4, unplaced)         0.268     2.789    counter[9]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     2.832 r  counter[6]_i_1/O
                         net (fo=1, unplaced)         0.000     2.832    p_0_in__0[6]
                         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.388ns (33.021%)  route 0.787ns (66.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[5]/Q
                         net (fo=3, unplaced)         0.519     2.402    counter_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.521 r  counter[9]_i_2/O
                         net (fo=4, unplaced)         0.268     2.789    counter[9]_i_2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     2.832 r  counter[8]_i_1/O
                         net (fo=1, unplaced)         0.000     2.832    p_0_in__0[8]
                         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.345ns (39.474%)  route 0.529ns (60.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.529     2.412    counter_reg__0[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.531 r  counter[5]_i_1/O
                         net (fo=1, unplaced)         0.000     2.531    p_0_in__0[5]
                         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.068ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.345ns (43.506%)  route 0.448ns (56.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[2]/Q
                         net (fo=6, unplaced)         0.448     2.331    counter_reg__0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.450 r  counter[4]_i_1/O
                         net (fo=1, unplaced)         0.000     2.450    p_0_in__0[4]
                         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  9.068    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.351ns (44.487%)  route 0.438ns (55.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[0]/Q
                         net (fo=8, unplaced)         0.438     2.321    counter_reg__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.125     2.446 r  counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.446    p_0_in__0[2]
                         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.345ns (44.061%)  route 0.438ns (55.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[0]/Q
                         net (fo=8, unplaced)         0.438     2.321    counter_reg__0[0]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.440 r  counter[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.440    p_0_in__0[3]
                         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  9.078    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.345ns (55.466%)  route 0.277ns (44.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[0]/Q
                         net (fo=8, unplaced)         0.277     2.160    counter_reg__0[0]
                         LUT2 (Prop_lut2_I0_O)        0.119     2.279 r  counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.279    p_0_in__0[1]
                         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.297ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.074%)  route 0.208ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[0]/Q
                         net (fo=8, unplaced)         0.208     2.091    counter_reg__0[0]
                         FDCE                                         r  index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[0]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[0]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                  9.297    

Slack (MET) :             9.300ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.436%)  route 0.205ns (47.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[1]/Q
                         net (fo=7, unplaced)         0.205     2.088    counter_reg__0[1]
                         FDCE                                         r  index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[1]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                  9.300    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.804%)  route 0.202ns (47.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[2]/Q
                         net (fo=6, unplaced)         0.202     2.085    counter_reg__0[2]
                         FDCE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[2]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[2]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.345ns (62.162%)  route 0.210ns (37.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 f  counter_reg[0]/Q
                         net (fo=8, unplaced)         0.210     2.093    counter_reg__0[0]
                         LUT1 (Prop_lut1_I0_O)        0.119     2.212 r  counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.212    p_0_in__0[0]
                         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)        0.041    11.518    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.302%)  route 0.198ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.198     2.081    counter_reg__0[3]
                         FDCE                                         r  index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[3]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[3]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.302%)  route 0.198ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[6]/Q
                         net (fo=5, unplaced)         0.198     2.081    counter_reg__0[6]
                         FDCE                                         r  index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[6]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[6]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.311ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.810%)  route 0.194ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[4]/Q
                         net (fo=4, unplaced)         0.194     2.077    counter_reg__0[4]
                         FDCE                                         r  index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[4]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[4]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                  9.311    

Slack (MET) :             9.311ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.810%)  route 0.194ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[7]/Q
                         net (fo=4, unplaced)         0.194     2.077    counter_reg__0[7]
                         FDCE                                         r  index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[7]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[7]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                  9.311    

Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.589%)  route 0.188ns (45.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  counter_reg[5]/Q
                         net (fo=3, unplaced)         0.188     2.071    counter_reg__0[5]
                         FDCE                                         r  index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  index_reg[5]/C
                         clock pessimism              0.144    11.512    
                         clock uncertainty           -0.035    11.477    
                         FDCE (Setup_fdce_C_D)       -0.089    11.388    index_reg[5]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  9.317    




exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 15:18:55 2019...
