<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xB HAL User Manual: stm32f1xx_ll_dma.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xB HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_ll_dma.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of DMA LL module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_LL_DMA_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_LL_DMA_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_LL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** @defgroup DMA_LL DMA</span>
<a name="l00038"></a>00038 <span class="comment">  * @{</span>
<a name="l00039"></a>00039 <span class="comment">  */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* Private types -------------------------------------------------------------*/</span>
<a name="l00042"></a>00042 <span class="comment">/* Private variables ---------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">/** @defgroup DMA_LL_Private_Variables DMA Private Variables</span>
<a name="l00044"></a>00044 <span class="comment">  * @{</span>
<a name="l00045"></a>00045 <span class="comment">  */</span>
<a name="l00046"></a>00046 <span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span>
<a name="l00047"></a><a class="code" href="group/group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">00047</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group/group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a>[] =
<a name="l00048"></a>00048 {
<a name="l00049"></a>00049   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
<a name="l00050"></a>00050   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
<a name="l00051"></a>00051   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
<a name="l00052"></a>00052   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
<a name="l00053"></a>00053   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
<a name="l00054"></a>00054   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
<a name="l00055"></a>00055   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
<a name="l00056"></a>00056 };<span class="comment"></span>
<a name="l00057"></a>00057 <span class="comment">/**</span>
<a name="l00058"></a>00058 <span class="comment">  * @}</span>
<a name="l00059"></a>00059 <span class="comment">  */</span>
<a name="l00060"></a>00060 <span class="comment">/* Private constants ---------------------------------------------------------*/</span>
<a name="l00061"></a>00061 <span class="comment">/* Private macros ------------------------------------------------------------*/</span>
<a name="l00062"></a>00062 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">/** @defgroup DMA_LL_Private_Macros DMA Private Macros</span>
<a name="l00064"></a>00064 <span class="comment">  * @{</span>
<a name="l00065"></a>00065 <span class="comment">  */</span><span class="comment"></span>
<a name="l00066"></a>00066 <span class="comment">/**</span>
<a name="l00067"></a>00067 <span class="comment">  * @}</span>
<a name="l00068"></a>00068 <span class="comment">  */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00072"></a>00072 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="comment">/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure</span>
<a name="l00074"></a>00074 <span class="comment">  * @{</span>
<a name="l00075"></a>00075 <span class="comment">  */</span>
<a name="l00076"></a><a class="code" href="structLL__DMA__InitTypeDef.html">00076</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00077"></a>00077 {
<a name="l00078"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a517eedf3a0eb108d246698b4f7ce3b8f">00078</a>   uint32_t PeriphOrM2MSrcAddress;  <span class="comment">/*!&lt; Specifies the peripheral base address for DMA transfer</span>
<a name="l00079"></a>00079 <span class="comment">                                        or as Source base address in case of memory to memory transfer direction.</span>
<a name="l00080"></a>00080 <span class="comment"></span>
<a name="l00081"></a>00081 <span class="comment">                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */</span>
<a name="l00082"></a>00082 
<a name="l00083"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">00083</a>   uint32_t MemoryOrM2MDstAddress;  <span class="comment">/*!&lt; Specifies the memory base address for DMA transfer</span>
<a name="l00084"></a>00084 <span class="comment">                                        or as Destination base address in case of memory to memory transfer direction.</span>
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a><a class="code" href="structLL__DMA__InitTypeDef.html#ad89508991878f5c3f6b119f1d0b54921">00088</a>   uint32_t Direction;              <span class="comment">/*!&lt; Specifies if the data will be transferred from memory to peripheral,</span>
<a name="l00089"></a>00089 <span class="comment">                                        from memory to memory or from peripheral to memory.</span>
<a name="l00090"></a>00090 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_DIRECTION</span>
<a name="l00091"></a>00091 <span class="comment"></span>
<a name="l00092"></a>00092 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */</span>
<a name="l00093"></a>00093 
<a name="l00094"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a84ef33772cf716a39401e2fa3fcc3036">00094</a>   uint32_t Mode;                   <span class="comment">/*!&lt; Specifies the normal or circular operation mode.</span>
<a name="l00095"></a>00095 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_MODE</span>
<a name="l00096"></a>00096 <span class="comment">                                        @note: The circular buffer mode cannot be used if the memory to memory</span>
<a name="l00097"></a>00097 <span class="comment">                                               data transfer direction is configured on the selected Channel</span>
<a name="l00098"></a>00098 <span class="comment"></span>
<a name="l00099"></a>00099 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */</span>
<a name="l00100"></a>00100 
<a name="l00101"></a><a class="code" href="structLL__DMA__InitTypeDef.html#acd1f812f770baeae338416ef253d734c">00101</a>   uint32_t PeriphOrM2MSrcIncMode;  <span class="comment">/*!&lt; Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction</span>
<a name="l00102"></a>00102 <span class="comment">                                        is incremented or not.</span>
<a name="l00103"></a>00103 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_PERIPH</span>
<a name="l00104"></a>00104 <span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */</span>
<a name="l00106"></a>00106 
<a name="l00107"></a><a class="code" href="structLL__DMA__InitTypeDef.html#aa43c8199a76d34f1b0c9e9846ec20d33">00107</a>   uint32_t MemoryOrM2MDstIncMode;  <span class="comment">/*!&lt; Specifies whether the Memory address or Destination address in case of memory to memory transfer direction</span>
<a name="l00108"></a>00108 <span class="comment">                                        is incremented or not.</span>
<a name="l00109"></a>00109 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_MEMORY</span>
<a name="l00110"></a>00110 <span class="comment"></span>
<a name="l00111"></a>00111 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */</span>
<a name="l00112"></a>00112 
<a name="l00113"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">00113</a>   uint32_t PeriphOrM2MSrcDataSize; <span class="comment">/*!&lt; Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)</span>
<a name="l00114"></a>00114 <span class="comment">                                        in case of memory to memory transfer direction.</span>
<a name="l00115"></a>00115 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN</span>
<a name="l00116"></a>00116 <span class="comment"></span>
<a name="l00117"></a>00117 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */</span>
<a name="l00118"></a>00118 
<a name="l00119"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a8303e5e73cacab61f844c9582e71ba79">00119</a>   uint32_t MemoryOrM2MDstDataSize; <span class="comment">/*!&lt; Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)</span>
<a name="l00120"></a>00120 <span class="comment">                                        in case of memory to memory transfer direction.</span>
<a name="l00121"></a>00121 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN</span>
<a name="l00122"></a>00122 <span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */</span>
<a name="l00124"></a>00124 
<a name="l00125"></a><a class="code" href="structLL__DMA__InitTypeDef.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">00125</a>   uint32_t NbData;                 <span class="comment">/*!&lt; Specifies the number of data to transfer, in data unit.</span>
<a name="l00126"></a>00126 <span class="comment">                                        The data unit is equal to the source buffer configuration set in PeripheralSize</span>
<a name="l00127"></a>00127 <span class="comment">                                        or MemorySize parameters depending in the transfer direction.</span>
<a name="l00128"></a>00128 <span class="comment">                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF</span>
<a name="l00129"></a>00129 <span class="comment"></span>
<a name="l00130"></a>00130 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a><a class="code" href="structLL__DMA__InitTypeDef.html#af1616a74d273cc8febdedb25015b9862">00132</a>   uint32_t Priority;               <span class="comment">/*!&lt; Specifies the channel priority level.</span>
<a name="l00133"></a>00133 <span class="comment">                                        This parameter can be a value of @ref DMA_LL_EC_PRIORITY</span>
<a name="l00134"></a>00134 <span class="comment"></span>
<a name="l00135"></a>00135 <span class="comment">                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */</span>
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 } <a class="code" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a>;<span class="comment"></span>
<a name="l00138"></a>00138 <span class="comment">/**</span>
<a name="l00139"></a>00139 <span class="comment">  * @}</span>
<a name="l00140"></a>00140 <span class="comment">  */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span>
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="comment">/* Exported constants --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants</span>
<a name="l00145"></a>00145 <span class="comment">  * @{</span>
<a name="l00146"></a>00146 <span class="comment">  */</span><span class="comment"></span>
<a name="l00147"></a>00147 <span class="comment">/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines</span>
<a name="l00148"></a>00148 <span class="comment">  * @brief    Flags defines which can be used with LL_DMA_WriteReg function</span>
<a name="l00149"></a>00149 <span class="comment">  * @{</span>
<a name="l00150"></a>00150 <span class="comment">  */</span>
<a name="l00151"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga6f8c4fd469a1c7358554bd811834a323">00151</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span><span class="comment">/*!&lt; Channel 1 global flag            */</span>
<a name="l00152"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaee921fa72064741c849198bcb9c8a726">00152</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span><span class="comment">/*!&lt; Channel 1 transfer complete flag */</span>
<a name="l00153"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga7455a8c663ef8a90fc4bfeac691c4b4b">00153</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span><span class="comment">/*!&lt; Channel 1 half transfer flag     */</span>
<a name="l00154"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga49721e1d674ae0365b163c151ca828d9">00154</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span><span class="comment">/*!&lt; Channel 1 transfer error flag    */</span>
<a name="l00155"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga3a65652b323adde77c2a47b50cce5b30">00155</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span><span class="comment">/*!&lt; Channel 2 global flag            */</span>
<a name="l00156"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga9c474b47cccae3d84b8ca48296106799">00156</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span><span class="comment">/*!&lt; Channel 2 transfer complete flag */</span>
<a name="l00157"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga42f7f2e5c724dc5bba364b5e07c28cef">00157</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span><span class="comment">/*!&lt; Channel 2 half transfer flag     */</span>
<a name="l00158"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga7697c3465d409ac283a22a10677aefeb">00158</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span><span class="comment">/*!&lt; Channel 2 transfer error flag    */</span>
<a name="l00159"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga11c909369fc0ad0f293d8fd55e1f9802">00159</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span><span class="comment">/*!&lt; Channel 3 global flag            */</span>
<a name="l00160"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gac7fa263604a248b27bff5d4f3762b128">00160</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span><span class="comment">/*!&lt; Channel 3 transfer complete flag */</span>
<a name="l00161"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga4b5e344b470bfbb9888390c33aba7dc8">00161</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span><span class="comment">/*!&lt; Channel 3 half transfer flag     */</span>
<a name="l00162"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga293eb151a26f875a2bcdbb8960a119e8">00162</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span><span class="comment">/*!&lt; Channel 3 transfer error flag    */</span>
<a name="l00163"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga168481f9dc6622dadcdb390ece9cf643">00163</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span><span class="comment">/*!&lt; Channel 4 global flag            */</span>
<a name="l00164"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga011c4281fec448ac2f5e4a247f1bf82f">00164</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span><span class="comment">/*!&lt; Channel 4 transfer complete flag */</span>
<a name="l00165"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaef8f62df9372980a36d4087f694c7e79">00165</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span><span class="comment">/*!&lt; Channel 4 half transfer flag     */</span>
<a name="l00166"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga0f02420d077513e65d70d45ba3cdd4ac">00166</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span><span class="comment">/*!&lt; Channel 4 transfer error flag    */</span>
<a name="l00167"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga05363bac1d08a905d9a350410e21ae28">00167</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span><span class="comment">/*!&lt; Channel 5 global flag            */</span>
<a name="l00168"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaf96aa873380a8f7724cc4f684268ab87">00168</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span><span class="comment">/*!&lt; Channel 5 transfer complete flag */</span>
<a name="l00169"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga0ace884b8e2e5daec7f417a19e6caf41">00169</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span><span class="comment">/*!&lt; Channel 5 half transfer flag     */</span>
<a name="l00170"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gab58782a4389c6d58cff2226d5ca6d8c1">00170</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span><span class="comment">/*!&lt; Channel 5 transfer error flag    */</span>
<a name="l00171"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga2c93aba0e00c48b1aab3e1a18f76bf3a">00171</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span><span class="comment">/*!&lt; Channel 6 global flag            */</span>
<a name="l00172"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga3b7902d43f33451fa32493808bbafd44">00172</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span><span class="comment">/*!&lt; Channel 6 transfer complete flag */</span>
<a name="l00173"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga4960866bb23d5a3a6c73adca13683c69">00173</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span><span class="comment">/*!&lt; Channel 6 half transfer flag     */</span>
<a name="l00174"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaf2d97b6eff82201685e67ef82ae69dda">00174</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span><span class="comment">/*!&lt; Channel 6 transfer error flag    */</span>
<a name="l00175"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gadaab29f693334a73e71e723a46a5ece1">00175</a> <span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span><span class="comment">/*!&lt; Channel 7 global flag            */</span>
<a name="l00176"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga224e839d0799258b1bd8db9b07929c48">00176</a> <span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span><span class="comment">/*!&lt; Channel 7 transfer complete flag */</span>
<a name="l00177"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gae9fdd75397655286d0ece7b6ce5156bc">00177</a> <span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span><span class="comment">/*!&lt; Channel 7 half transfer flag     */</span>
<a name="l00178"></a><a class="code" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gae632b99295091e25eef09e90a7900ef8">00178</a> <span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span><span class="comment">/*!&lt; Channel 7 transfer error flag    */</span>
<a name="l00179"></a>00179 <span class="comment">/**</span>
<a name="l00180"></a>00180 <span class="comment">  * @}</span>
<a name="l00181"></a>00181 <span class="comment">  */</span>
<a name="l00182"></a>00182 <span class="comment"></span>
<a name="l00183"></a>00183 <span class="comment">/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines</span>
<a name="l00184"></a>00184 <span class="comment">  * @brief    Flags defines which can be used with LL_DMA_ReadReg function</span>
<a name="l00185"></a>00185 <span class="comment">  * @{</span>
<a name="l00186"></a>00186 <span class="comment">  */</span>
<a name="l00187"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gabd51561704e2fefc571a78df5943fc21">00187</a> <span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span><span class="comment">/*!&lt; Channel 1 global flag            */</span>
<a name="l00188"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga99ae17d8963ce0ef39441ab196d9f5ea">00188</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span><span class="comment">/*!&lt; Channel 1 transfer complete flag */</span>
<a name="l00189"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga082dc2cefd7aa7717bc08d0b469b7ebb">00189</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span><span class="comment">/*!&lt; Channel 1 half transfer flag     */</span>
<a name="l00190"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga9047c6f6da5044d1f26d4eba3da4416c">00190</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span><span class="comment">/*!&lt; Channel 1 transfer error flag    */</span>
<a name="l00191"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga15df0abf81d6a514893e04e248547360">00191</a> <span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span><span class="comment">/*!&lt; Channel 2 global flag            */</span>
<a name="l00192"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga4d69c64ae422515fb54afab6cdf26e72">00192</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span><span class="comment">/*!&lt; Channel 2 transfer complete flag */</span>
<a name="l00193"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga55d638428b607b4bb97d5a7a22a47a68">00193</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span><span class="comment">/*!&lt; Channel 2 half transfer flag     */</span>
<a name="l00194"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gad919f2f98b11648c89edb1b81c388bb8">00194</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span><span class="comment">/*!&lt; Channel 2 transfer error flag    */</span>
<a name="l00195"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gaa77a586ec12381462326846e3f6ea443">00195</a> <span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span><span class="comment">/*!&lt; Channel 3 global flag            */</span>
<a name="l00196"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gaccaeaa0b7db5417f06d9e1fe8e2d3a4f">00196</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span><span class="comment">/*!&lt; Channel 3 transfer complete flag */</span>
<a name="l00197"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gac7e7887c75a980765e597ecbba7da853">00197</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span><span class="comment">/*!&lt; Channel 3 half transfer flag     */</span>
<a name="l00198"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gab1d607632d8fe1d409c5b5d9f899e937">00198</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span><span class="comment">/*!&lt; Channel 3 transfer error flag    */</span>
<a name="l00199"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga459d76044caa81bf366cdd9d66b51a13">00199</a> <span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span><span class="comment">/*!&lt; Channel 4 global flag            */</span>
<a name="l00200"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gadd8d722dc73d1d3db2394456794af5cd">00200</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span><span class="comment">/*!&lt; Channel 4 transfer complete flag */</span>
<a name="l00201"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga86d65d16a81b4b3fc28c00770409a505">00201</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span><span class="comment">/*!&lt; Channel 4 half transfer flag     */</span>
<a name="l00202"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga6a9a2c624ca8a2751510968d24ff7a30">00202</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span><span class="comment">/*!&lt; Channel 4 transfer error flag    */</span>
<a name="l00203"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gaf02d49820e64e38e321b1627656f95da">00203</a> <span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span><span class="comment">/*!&lt; Channel 5 global flag            */</span>
<a name="l00204"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#gaf3e5640e6bdf009bbe29e2a363424081">00204</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span><span class="comment">/*!&lt; Channel 5 transfer complete flag */</span>
<a name="l00205"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga2369e79c615fdc3896fdb31ebc86f78d">00205</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span><span class="comment">/*!&lt; Channel 5 half transfer flag     */</span>
<a name="l00206"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga5ce654e75ec912dff1e0bf7d45f89ee9">00206</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span><span class="comment">/*!&lt; Channel 5 transfer error flag    */</span>
<a name="l00207"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga978d547648b295091db2609a6e1fea69">00207</a> <span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span><span class="comment">/*!&lt; Channel 6 global flag            */</span>
<a name="l00208"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga0039ae4d6894ddb9d71a60915c9c75bf">00208</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span><span class="comment">/*!&lt; Channel 6 transfer complete flag */</span>
<a name="l00209"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga12ffb81596c26c98939b810d571680f0">00209</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span><span class="comment">/*!&lt; Channel 6 half transfer flag     */</span>
<a name="l00210"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga27773365556eecf1a362582d30440b51">00210</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span><span class="comment">/*!&lt; Channel 6 transfer error flag    */</span>
<a name="l00211"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga258f73e8077f4cbc3edf2ba420670441">00211</a> <span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span><span class="comment">/*!&lt; Channel 7 global flag            */</span>
<a name="l00212"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga6f76d5aa33e0936e840cfa481ae77aef">00212</a> <span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span><span class="comment">/*!&lt; Channel 7 transfer complete flag */</span>
<a name="l00213"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga3813dba7ac644e5ef39c969c1e0760af">00213</a> <span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span><span class="comment">/*!&lt; Channel 7 half transfer flag     */</span>
<a name="l00214"></a><a class="code" href="group/group__DMA__LL__EC__GET__FLAG.html#ga21b096b39c75ee25fcce9c6e5c91e099">00214</a> <span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span><span class="comment">/*!&lt; Channel 7 transfer error flag    */</span>
<a name="l00215"></a>00215 <span class="comment">/**</span>
<a name="l00216"></a>00216 <span class="comment">  * @}</span>
<a name="l00217"></a>00217 <span class="comment">  */</span>
<a name="l00218"></a>00218 <span class="comment"></span>
<a name="l00219"></a>00219 <span class="comment">/** @defgroup DMA_LL_EC_IT IT Defines</span>
<a name="l00220"></a>00220 <span class="comment">  * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions</span>
<a name="l00221"></a>00221 <span class="comment">  * @{</span>
<a name="l00222"></a>00222 <span class="comment">  */</span>
<a name="l00223"></a><a class="code" href="group/group__DMA__LL__EC__IT.html#ga15c3c75deb511678183a6eb6b9cc3a99">00223</a> <span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span><span class="comment">/*!&lt; Transfer complete interrupt */</span>
<a name="l00224"></a><a class="code" href="group/group__DMA__LL__EC__IT.html#gaa9d9bd8a9304bfe6811e81c5d686a70e">00224</a> <span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span><span class="comment">/*!&lt; Half Transfer interrupt     */</span>
<a name="l00225"></a><a class="code" href="group/group__DMA__LL__EC__IT.html#ga18ee2780c19a14ad1576b5c8483c6e0e">00225</a> <span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span><span class="comment">/*!&lt; Transfer error interrupt    */</span>
<a name="l00226"></a>00226 <span class="comment">/**</span>
<a name="l00227"></a>00227 <span class="comment">  * @}</span>
<a name="l00228"></a>00228 <span class="comment">  */</span>
<a name="l00229"></a>00229 <span class="comment"></span>
<a name="l00230"></a>00230 <span class="comment">/** @defgroup DMA_LL_EC_CHANNEL CHANNEL</span>
<a name="l00231"></a>00231 <span class="comment">  * @{</span>
<a name="l00232"></a>00232 <span class="comment">  */</span>
<a name="l00233"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#ga3b663261ca351fcad84df9fed17f1d44">00233</a> <span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000001U </span><span class="comment">/*!&lt; DMA Channel 1 */</span>
<a name="l00234"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#ga04666e2cba3a2cbc164f9482d5f0bc5c">00234</a> <span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000002U </span><span class="comment">/*!&lt; DMA Channel 2 */</span>
<a name="l00235"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#gacb803bfa50f9413e15e1c141d78c4c13">00235</a> <span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000003U </span><span class="comment">/*!&lt; DMA Channel 3 */</span>
<a name="l00236"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#gacfa79c7e9cf545ea236c7d615545c573">00236</a> <span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000004U </span><span class="comment">/*!&lt; DMA Channel 4 */</span>
<a name="l00237"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#ga029ed049accb0c851617101d14f18e4d">00237</a> <span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000005U </span><span class="comment">/*!&lt; DMA Channel 5 */</span>
<a name="l00238"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#gaaeb217bdb966acfbf4f189816d77a8c7">00238</a> <span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000006U </span><span class="comment">/*!&lt; DMA Channel 6 */</span>
<a name="l00239"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#ga4d42ca4b9a67f9e597a132e9020cb16f">00239</a> <span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000007U </span><span class="comment">/*!&lt; DMA Channel 7 */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00241"></a><a class="code" href="group/group__DMA__LL__EC__CHANNEL.html#gaa8a789491915dcd344730ecfec34ea31">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span><span class="comment">/*!&lt; DMA Channel all (used only for function @ref LL_DMA_DeInit(). */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span>
<a name="l00243"></a>00243 <span class="comment">/**</span>
<a name="l00244"></a>00244 <span class="comment">  * @}</span>
<a name="l00245"></a>00245 <span class="comment">  */</span>
<a name="l00246"></a>00246 <span class="comment"></span>
<a name="l00247"></a>00247 <span class="comment">/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction</span>
<a name="l00248"></a>00248 <span class="comment">  * @{</span>
<a name="l00249"></a>00249 <span class="comment">  */</span>
<a name="l00250"></a><a class="code" href="group/group__DMA__LL__EC__DIRECTION.html#ga69308b82563ebaa885f3669d2759a3f6">00250</a> <span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span><span class="comment">/*!&lt; Peripheral to memory direction */</span>
<a name="l00251"></a><a class="code" href="group/group__DMA__LL__EC__DIRECTION.html#ga97043179ce33099cc7690f5ec8359afc">00251</a> <span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span><span class="comment">/*!&lt; Memory to peripheral direction */</span>
<a name="l00252"></a><a class="code" href="group/group__DMA__LL__EC__DIRECTION.html#ga4adf33adadc96b339738f826341e4f08">00252</a> <span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span><span class="comment">/*!&lt; Memory to memory direction     */</span>
<a name="l00253"></a>00253 <span class="comment">/**</span>
<a name="l00254"></a>00254 <span class="comment">  * @}</span>
<a name="l00255"></a>00255 <span class="comment">  */</span>
<a name="l00256"></a>00256 <span class="comment"></span>
<a name="l00257"></a>00257 <span class="comment">/** @defgroup DMA_LL_EC_MODE Transfer mode</span>
<a name="l00258"></a>00258 <span class="comment">  * @{</span>
<a name="l00259"></a>00259 <span class="comment">  */</span>
<a name="l00260"></a><a class="code" href="group/group__DMA__LL__EC__MODE.html#ga52b0f9cd614b9c8ec76ddfdcdcb5e621">00260</a> <span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span><span class="comment">/*!&lt; Normal Mode                  */</span>
<a name="l00261"></a><a class="code" href="group/group__DMA__LL__EC__MODE.html#ga5aee81344f1b90dace54e097bc528a8c">00261</a> <span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span><span class="comment">/*!&lt; Circular Mode                */</span>
<a name="l00262"></a>00262 <span class="comment">/**</span>
<a name="l00263"></a>00263 <span class="comment">  * @}</span>
<a name="l00264"></a>00264 <span class="comment">  */</span>
<a name="l00265"></a>00265 <span class="comment"></span>
<a name="l00266"></a>00266 <span class="comment">/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode</span>
<a name="l00267"></a>00267 <span class="comment">  * @{</span>
<a name="l00268"></a>00268 <span class="comment">  */</span>
<a name="l00269"></a><a class="code" href="group/group__DMA__LL__EC__PERIPH.html#gae99340d3154d64ef90d5b5db03a428c8">00269</a> <span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span><span class="comment">/*!&lt; Peripheral increment mode Enable */</span>
<a name="l00270"></a><a class="code" href="group/group__DMA__LL__EC__PERIPH.html#ga74d378ba2717be1aaa701b17522ee3ec">00270</a> <span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span><span class="comment">/*!&lt; Peripheral increment mode Disable */</span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment">  * @}</span>
<a name="l00273"></a>00273 <span class="comment">  */</span>
<a name="l00274"></a>00274 <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">/** @defgroup DMA_LL_EC_MEMORY Memory increment mode</span>
<a name="l00276"></a>00276 <span class="comment">  * @{</span>
<a name="l00277"></a>00277 <span class="comment">  */</span>
<a name="l00278"></a><a class="code" href="group/group__DMA__LL__EC__MEMORY.html#ga21877612e94fe7bc11768162e2f6fc6d">00278</a> <span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span><span class="comment">/*!&lt; Memory increment mode Enable  */</span>
<a name="l00279"></a><a class="code" href="group/group__DMA__LL__EC__MEMORY.html#ga30cd3328b641df857327673adc051d51">00279</a> <span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span><span class="comment">/*!&lt; Memory increment mode Disable */</span>
<a name="l00280"></a>00280 <span class="comment">/**</span>
<a name="l00281"></a>00281 <span class="comment">  * @}</span>
<a name="l00282"></a>00282 <span class="comment">  */</span>
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment</span>
<a name="l00285"></a>00285 <span class="comment">  * @{</span>
<a name="l00286"></a>00286 <span class="comment">  */</span>
<a name="l00287"></a><a class="code" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga76eb242b1b21389847cef36f33518580">00287</a> <span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span><span class="comment">/*!&lt; Peripheral data alignment : Byte     */</span>
<a name="l00288"></a><a class="code" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga249ec0e64dbdd424569c0ad125ca84f3">00288</a> <span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span><span class="comment">/*!&lt; Peripheral data alignment : HalfWord */</span>
<a name="l00289"></a><a class="code" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga9e0bffc65ae022fe45e8d25e80920bf1">00289</a> <span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span><span class="comment">/*!&lt; Peripheral data alignment : Word     */</span>
<a name="l00290"></a>00290 <span class="comment">/**</span>
<a name="l00291"></a>00291 <span class="comment">  * @}</span>
<a name="l00292"></a>00292 <span class="comment">  */</span>
<a name="l00293"></a>00293 <span class="comment"></span>
<a name="l00294"></a>00294 <span class="comment">/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment</span>
<a name="l00295"></a>00295 <span class="comment">  * @{</span>
<a name="l00296"></a>00296 <span class="comment">  */</span>
<a name="l00297"></a><a class="code" href="group/group__DMA__LL__EC__MDATAALIGN.html#gacbd6bf165c1036ca9affba9083dfb45f">00297</a> <span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span><span class="comment">/*!&lt; Memory data alignment : Byte     */</span>
<a name="l00298"></a><a class="code" href="group/group__DMA__LL__EC__MDATAALIGN.html#ga765ac33247b6f7ddfcd75c1be67ad0fe">00298</a> <span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span><span class="comment">/*!&lt; Memory data alignment : HalfWord */</span>
<a name="l00299"></a><a class="code" href="group/group__DMA__LL__EC__MDATAALIGN.html#gaf9ce5af49e321448de9dbc8d833f49ea">00299</a> <span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span><span class="comment">/*!&lt; Memory data alignment : Word     */</span>
<a name="l00300"></a>00300 <span class="comment">/**</span>
<a name="l00301"></a>00301 <span class="comment">  * @}</span>
<a name="l00302"></a>00302 <span class="comment">  */</span>
<a name="l00303"></a>00303 <span class="comment"></span>
<a name="l00304"></a>00304 <span class="comment">/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level</span>
<a name="l00305"></a>00305 <span class="comment">  * @{</span>
<a name="l00306"></a>00306 <span class="comment">  */</span>
<a name="l00307"></a><a class="code" href="group/group__DMA__LL__EC__PRIORITY.html#ga0417f2f0e960eb39bbae3bd1af584bef">00307</a> <span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span><span class="comment">/*!&lt; Priority level : Low       */</span>
<a name="l00308"></a><a class="code" href="group/group__DMA__LL__EC__PRIORITY.html#ga36720c0137ef0428453c769d9248522a">00308</a> <span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span><span class="comment">/*!&lt; Priority level : Medium    */</span>
<a name="l00309"></a><a class="code" href="group/group__DMA__LL__EC__PRIORITY.html#ga4b39559704c5c1ed7981ef41cd94818f">00309</a> <span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span><span class="comment">/*!&lt; Priority level : High      */</span>
<a name="l00310"></a><a class="code" href="group/group__DMA__LL__EC__PRIORITY.html#ga242709b513fc38673668ee65e5009173">00310</a> <span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span><span class="comment">/*!&lt; Priority level : Very_High */</span>
<a name="l00311"></a>00311 <span class="comment">/**</span>
<a name="l00312"></a>00312 <span class="comment">  * @}</span>
<a name="l00313"></a>00313 <span class="comment">  */</span>
<a name="l00314"></a>00314 <span class="comment"></span>
<a name="l00315"></a>00315 <span class="comment">/**</span>
<a name="l00316"></a>00316 <span class="comment">  * @}</span>
<a name="l00317"></a>00317 <span class="comment">  */</span>
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00320"></a>00320 <span class="comment">/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros</span>
<a name="l00321"></a>00321 <span class="comment">  * @{</span>
<a name="l00322"></a>00322 <span class="comment">  */</span>
<a name="l00323"></a>00323 <span class="comment"></span>
<a name="l00324"></a>00324 <span class="comment">/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros</span>
<a name="l00325"></a>00325 <span class="comment">  * @{</span>
<a name="l00326"></a>00326 <span class="comment">  */</span><span class="comment"></span>
<a name="l00327"></a>00327 <span class="comment">/**</span>
<a name="l00328"></a>00328 <span class="comment">  * @brief  Write a value in DMA register</span>
<a name="l00329"></a>00329 <span class="comment">  * @param  __INSTANCE__ DMA Instance</span>
<a name="l00330"></a>00330 <span class="comment">  * @param  __REG__ Register to be written</span>
<a name="l00331"></a>00331 <span class="comment">  * @param  __VALUE__ Value to be written in the register</span>
<a name="l00332"></a>00332 <span class="comment">  * @retval None</span>
<a name="l00333"></a>00333 <span class="comment">  */</span>
<a name="l00334"></a><a class="code" href="group/group__DMA__LL__EM__WRITE__READ.html#ga3b28ce081e0dffde0fb8b799b2a3b7c3">00334</a> <span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00336"></a>00336 <span class="comment">/**</span>
<a name="l00337"></a>00337 <span class="comment">  * @brief  Read a value in DMA register</span>
<a name="l00338"></a>00338 <span class="comment">  * @param  __INSTANCE__ DMA Instance</span>
<a name="l00339"></a>00339 <span class="comment">  * @param  __REG__ Register to be read</span>
<a name="l00340"></a>00340 <span class="comment">  * @retval Register value</span>
<a name="l00341"></a>00341 <span class="comment">  */</span>
<a name="l00342"></a><a class="code" href="group/group__DMA__LL__EM__WRITE__READ.html#ga445f3f438dbcc42abf09cd729692e5f2">00342</a> <span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00344"></a>00344 <span class="comment">  * @}</span>
<a name="l00345"></a>00345 <span class="comment">  */</span>
<a name="l00346"></a>00346 <span class="comment"></span>
<a name="l00347"></a>00347 <span class="comment">/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely</span>
<a name="l00348"></a>00348 <span class="comment">  * @{</span>
<a name="l00349"></a>00349 <span class="comment">  */</span>
<a name="l00350"></a>00350 <span class="comment"></span>
<a name="l00351"></a>00351 <span class="comment">/**</span>
<a name="l00352"></a>00352 <span class="comment">  * @brief  Convert DMAx_Channely into DMAx</span>
<a name="l00353"></a>00353 <span class="comment">  * @param  __CHANNEL_INSTANCE__ DMAx_Channely</span>
<a name="l00354"></a>00354 <span class="comment">  * @retval DMAx</span>
<a name="l00355"></a>00355 <span class="comment">  */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#if defined(DMA2)</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span>
<a name="l00358"></a>00358 <span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00360"></a><a class="code" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#gaecc67c5db4d1d81d679cf1996db9be51">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">/**</span>
<a name="l00364"></a>00364 <span class="comment">  * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y</span>
<a name="l00365"></a>00365 <span class="comment">  * @param  __CHANNEL_INSTANCE__ DMAx_Channely</span>
<a name="l00366"></a>00366 <span class="comment">  * @retval LL_DMA_CHANNEL_y</span>
<a name="l00367"></a>00367 <span class="comment">  */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#if defined (DMA2)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span>
<a name="l00370"></a>00370 <span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span>
<a name="l00371"></a>00371 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span>
<a name="l00372"></a>00372 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span>
<a name="l00373"></a>00373 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span>
<a name="l00374"></a>00374 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span>
<a name="l00375"></a>00375 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span>
<a name="l00376"></a>00376 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span>
<a name="l00377"></a>00377 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span>
<a name="l00378"></a>00378 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span>
<a name="l00379"></a>00379 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span>
<a name="l00380"></a>00380 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span>
<a name="l00381"></a>00381 <span class="preprocessor"> LL_DMA_CHANNEL_7)</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga6740277e137ba04d70c154427bd09dd0">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span>
<a name="l00384"></a>00384 <span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span>
<a name="l00385"></a>00385 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span>
<a name="l00386"></a>00386 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span>
<a name="l00387"></a>00387 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span>
<a name="l00388"></a>00388 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span>
<a name="l00389"></a>00389 <span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span>
<a name="l00390"></a>00390 <span class="preprocessor"> LL_DMA_CHANNEL_7)</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">/**</span>
<a name="l00394"></a>00394 <span class="comment">  * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely</span>
<a name="l00395"></a>00395 <span class="comment">  * @param  __DMA_INSTANCE__ DMAx</span>
<a name="l00396"></a>00396 <span class="comment">  * @param  __CHANNEL__ LL_DMA_CHANNEL_y</span>
<a name="l00397"></a>00397 <span class="comment">  * @retval DMAx_Channely</span>
<a name="l00398"></a>00398 <span class="comment">  */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#if defined (DMA2)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span>
<a name="l00401"></a>00401 <span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span>
<a name="l00402"></a>00402 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span>
<a name="l00403"></a>00403 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span>
<a name="l00404"></a>00404 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span>
<a name="l00405"></a>00405 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span>
<a name="l00406"></a>00406 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span>
<a name="l00407"></a>00407 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span>
<a name="l00408"></a>00408 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span>
<a name="l00409"></a>00409 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span>
<a name="l00410"></a>00410 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span>
<a name="l00411"></a>00411 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span>
<a name="l00412"></a>00412 <span class="preprocessor"> DMA1_Channel7)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00414"></a><a class="code" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga35320615e1aeadd607644318af107a4f">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span>
<a name="l00415"></a>00415 <span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span>
<a name="l00416"></a>00416 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span>
<a name="l00417"></a>00417 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span>
<a name="l00418"></a>00418 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span>
<a name="l00419"></a>00419 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span>
<a name="l00420"></a>00420 <span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span>
<a name="l00421"></a>00421 <span class="preprocessor"> DMA1_Channel7)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00424"></a>00424 <span class="comment">/**</span>
<a name="l00425"></a>00425 <span class="comment">  * @}</span>
<a name="l00426"></a>00426 <span class="comment">  */</span>
<a name="l00427"></a>00427 <span class="comment"></span>
<a name="l00428"></a>00428 <span class="comment">/**</span>
<a name="l00429"></a>00429 <span class="comment">  * @}</span>
<a name="l00430"></a>00430 <span class="comment">  */</span>
<a name="l00431"></a>00431 
<a name="l00432"></a>00432 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00433"></a>00433 <span class="comment">/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions</span>
<a name="l00434"></a>00434 <span class="comment"> * @{</span>
<a name="l00435"></a>00435 <span class="comment"> */</span>
<a name="l00436"></a>00436 <span class="comment"></span>
<a name="l00437"></a>00437 <span class="comment">/** @defgroup DMA_LL_EF_Configuration Configuration</span>
<a name="l00438"></a>00438 <span class="comment">  * @{</span>
<a name="l00439"></a>00439 <span class="comment">  */</span><span class="comment"></span>
<a name="l00440"></a>00440 <span class="comment">/**</span>
<a name="l00441"></a>00441 <span class="comment">  * @brief  Enable DMA channel.</span>
<a name="l00442"></a>00442 <span class="comment">  * @rmtoll CCR          EN            LL_DMA_EnableChannel</span>
<a name="l00443"></a>00443 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00444"></a>00444 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00445"></a>00445 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00446"></a>00446 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00447"></a>00447 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00448"></a>00448 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00449"></a>00449 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00450"></a>00450 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00451"></a>00451 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00452"></a>00452 <span class="comment">  * @retval None</span>
<a name="l00453"></a>00453 <span class="comment">  */</span>
<a name="l00454"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2">00454</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2" title="Enable DMA channel.">LL_DMA_EnableChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00455"></a>00455 {
<a name="l00456"></a>00456   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_EN);
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 <span class="comment"></span>
<a name="l00459"></a>00459 <span class="comment">/**</span>
<a name="l00460"></a>00460 <span class="comment">  * @brief  Disable DMA channel.</span>
<a name="l00461"></a>00461 <span class="comment">  * @rmtoll CCR          EN            LL_DMA_DisableChannel</span>
<a name="l00462"></a>00462 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00463"></a>00463 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00464"></a>00464 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00465"></a>00465 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00466"></a>00466 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00467"></a>00467 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00468"></a>00468 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00469"></a>00469 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00470"></a>00470 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00471"></a>00471 <span class="comment">  * @retval None</span>
<a name="l00472"></a>00472 <span class="comment">  */</span>
<a name="l00473"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756">00473</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756" title="Disable DMA channel.">LL_DMA_DisableChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00474"></a>00474 {
<a name="l00475"></a>00475   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_EN);
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 <span class="comment"></span>
<a name="l00478"></a>00478 <span class="comment">/**</span>
<a name="l00479"></a>00479 <span class="comment">  * @brief  Check if DMA channel is enabled or disabled.</span>
<a name="l00480"></a>00480 <span class="comment">  * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel</span>
<a name="l00481"></a>00481 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00482"></a>00482 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00483"></a>00483 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00484"></a>00484 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00485"></a>00485 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00486"></a>00486 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00487"></a>00487 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00488"></a>00488 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00489"></a>00489 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00490"></a>00490 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l00491"></a>00491 <span class="comment">  */</span>
<a name="l00492"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358">00492</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358" title="Check if DMA channel is enabled or disabled.">LL_DMA_IsEnabledChannel</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00493"></a>00493 {
<a name="l00494"></a>00494   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00495"></a>00495                    DMA_CCR_EN) == (DMA_CCR_EN));
<a name="l00496"></a>00496 }
<a name="l00497"></a>00497 <span class="comment"></span>
<a name="l00498"></a>00498 <span class="comment">/**</span>
<a name="l00499"></a>00499 <span class="comment">  * @brief  Configure all parameters link to DMA transfer.</span>
<a name="l00500"></a>00500 <span class="comment">  * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n</span>
<a name="l00501"></a>00501 <span class="comment">  *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n</span>
<a name="l00502"></a>00502 <span class="comment">  *         CCR          CIRC          LL_DMA_ConfigTransfer\n</span>
<a name="l00503"></a>00503 <span class="comment">  *         CCR          PINC          LL_DMA_ConfigTransfer\n</span>
<a name="l00504"></a>00504 <span class="comment">  *         CCR          MINC          LL_DMA_ConfigTransfer\n</span>
<a name="l00505"></a>00505 <span class="comment">  *         CCR          PSIZE         LL_DMA_ConfigTransfer\n</span>
<a name="l00506"></a>00506 <span class="comment">  *         CCR          MSIZE         LL_DMA_ConfigTransfer\n</span>
<a name="l00507"></a>00507 <span class="comment">  *         CCR          PL            LL_DMA_ConfigTransfer</span>
<a name="l00508"></a>00508 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00509"></a>00509 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00510"></a>00510 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00511"></a>00511 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00512"></a>00512 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00513"></a>00513 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00514"></a>00514 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00515"></a>00515 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00516"></a>00516 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00517"></a>00517 <span class="comment">  * @param  Configuration This parameter must be a combination of all the following values:</span>
<a name="l00518"></a>00518 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY</span>
<a name="l00519"></a>00519 <span class="comment">  *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR</span>
<a name="l00520"></a>00520 <span class="comment">  *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT</span>
<a name="l00521"></a>00521 <span class="comment">  *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT</span>
<a name="l00522"></a>00522 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD</span>
<a name="l00523"></a>00523 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD</span>
<a name="l00524"></a>00524 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH</span>
<a name="l00525"></a>00525 <span class="comment">  * @retval None</span>
<a name="l00526"></a>00526 <span class="comment">  */</span>
<a name="l00527"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">00527</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3" title="Configure all parameters link to DMA transfer.">LL_DMA_ConfigTransfer</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
<a name="l00528"></a>00528 {
<a name="l00529"></a>00529   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00530"></a>00530              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
<a name="l00531"></a>00531              Configuration);
<a name="l00532"></a>00532 }
<a name="l00533"></a>00533 <span class="comment"></span>
<a name="l00534"></a>00534 <span class="comment">/**</span>
<a name="l00535"></a>00535 <span class="comment">  * @brief  Set Data transfer direction (read from peripheral or from memory).</span>
<a name="l00536"></a>00536 <span class="comment">  * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n</span>
<a name="l00537"></a>00537 <span class="comment">  *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection</span>
<a name="l00538"></a>00538 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00539"></a>00539 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00540"></a>00540 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00541"></a>00541 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00542"></a>00542 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00543"></a>00543 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00544"></a>00544 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00545"></a>00545 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00546"></a>00546 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00547"></a>00547 <span class="comment">  * @param  Direction This parameter can be one of the following values:</span>
<a name="l00548"></a>00548 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY</span>
<a name="l00549"></a>00549 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH</span>
<a name="l00550"></a>00550 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY</span>
<a name="l00551"></a>00551 <span class="comment">  * @retval None</span>
<a name="l00552"></a>00552 <span class="comment">  */</span>
<a name="l00553"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">00553</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a" title="Set Data transfer direction (read from peripheral or from memory).">LL_DMA_SetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
<a name="l00554"></a>00554 {
<a name="l00555"></a>00555   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00556"></a>00556              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="comment"></span>
<a name="l00559"></a>00559 <span class="comment">/**</span>
<a name="l00560"></a>00560 <span class="comment">  * @brief  Get Data transfer direction (read from peripheral or from memory).</span>
<a name="l00561"></a>00561 <span class="comment">  * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n</span>
<a name="l00562"></a>00562 <span class="comment">  *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection</span>
<a name="l00563"></a>00563 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00564"></a>00564 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00565"></a>00565 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00566"></a>00566 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00567"></a>00567 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00568"></a>00568 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00569"></a>00569 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00570"></a>00570 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00571"></a>00571 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00572"></a>00572 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00573"></a>00573 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY</span>
<a name="l00574"></a>00574 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH</span>
<a name="l00575"></a>00575 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY</span>
<a name="l00576"></a>00576 <span class="comment">  */</span>
<a name="l00577"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b">00577</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b" title="Get Data transfer direction (read from peripheral or from memory).">LL_DMA_GetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00580"></a>00580                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
<a name="l00581"></a>00581 }
<a name="l00582"></a>00582 <span class="comment"></span>
<a name="l00583"></a>00583 <span class="comment">/**</span>
<a name="l00584"></a>00584 <span class="comment">  * @brief  Set DMA mode circular or normal.</span>
<a name="l00585"></a>00585 <span class="comment">  * @note The circular buffer mode cannot be used if the memory-to-memory</span>
<a name="l00586"></a>00586 <span class="comment">  * data transfer is configured on the selected Channel.</span>
<a name="l00587"></a>00587 <span class="comment">  * @rmtoll CCR          CIRC          LL_DMA_SetMode</span>
<a name="l00588"></a>00588 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00589"></a>00589 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00590"></a>00590 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00591"></a>00591 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00592"></a>00592 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00593"></a>00593 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00594"></a>00594 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00595"></a>00595 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00596"></a>00596 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00597"></a>00597 <span class="comment">  * @param  Mode This parameter can be one of the following values:</span>
<a name="l00598"></a>00598 <span class="comment">  *         @arg @ref LL_DMA_MODE_NORMAL</span>
<a name="l00599"></a>00599 <span class="comment">  *         @arg @ref LL_DMA_MODE_CIRCULAR</span>
<a name="l00600"></a>00600 <span class="comment">  * @retval None</span>
<a name="l00601"></a>00601 <span class="comment">  */</span>
<a name="l00602"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf">00602</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf" title="Set DMA mode circular or normal.">LL_DMA_SetMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_CIRC,
<a name="l00605"></a>00605              Mode);
<a name="l00606"></a>00606 }
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">/**</span>
<a name="l00609"></a>00609 <span class="comment">  * @brief  Get DMA mode circular or normal.</span>
<a name="l00610"></a>00610 <span class="comment">  * @rmtoll CCR          CIRC          LL_DMA_GetMode</span>
<a name="l00611"></a>00611 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00612"></a>00612 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00613"></a>00613 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00614"></a>00614 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00615"></a>00615 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00616"></a>00616 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00617"></a>00617 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00618"></a>00618 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00619"></a>00619 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00620"></a>00620 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00621"></a>00621 <span class="comment">  *         @arg @ref LL_DMA_MODE_NORMAL</span>
<a name="l00622"></a>00622 <span class="comment">  *         @arg @ref LL_DMA_MODE_CIRCULAR</span>
<a name="l00623"></a>00623 <span class="comment">  */</span>
<a name="l00624"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449">00624</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449" title="Get DMA mode circular or normal.">LL_DMA_GetMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00625"></a>00625 {
<a name="l00626"></a>00626   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00627"></a>00627                    DMA_CCR_CIRC));
<a name="l00628"></a>00628 }
<a name="l00629"></a>00629 <span class="comment"></span>
<a name="l00630"></a>00630 <span class="comment">/**</span>
<a name="l00631"></a>00631 <span class="comment">  * @brief  Set Peripheral increment mode.</span>
<a name="l00632"></a>00632 <span class="comment">  * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode</span>
<a name="l00633"></a>00633 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00634"></a>00634 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00635"></a>00635 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00636"></a>00636 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00637"></a>00637 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00638"></a>00638 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00639"></a>00639 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00640"></a>00640 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00641"></a>00641 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00642"></a>00642 <span class="comment">  * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:</span>
<a name="l00643"></a>00643 <span class="comment">  *         @arg @ref LL_DMA_PERIPH_INCREMENT</span>
<a name="l00644"></a>00644 <span class="comment">  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT</span>
<a name="l00645"></a>00645 <span class="comment">  * @retval None</span>
<a name="l00646"></a>00646 <span class="comment">  */</span>
<a name="l00647"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">00647</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1" title="Set Peripheral increment mode.">LL_DMA_SetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
<a name="l00648"></a>00648 {
<a name="l00649"></a>00649   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_PINC,
<a name="l00650"></a>00650              PeriphOrM2MSrcIncMode);
<a name="l00651"></a>00651 }
<a name="l00652"></a>00652 <span class="comment"></span>
<a name="l00653"></a>00653 <span class="comment">/**</span>
<a name="l00654"></a>00654 <span class="comment">  * @brief  Get Peripheral increment mode.</span>
<a name="l00655"></a>00655 <span class="comment">  * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode</span>
<a name="l00656"></a>00656 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00657"></a>00657 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00658"></a>00658 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00659"></a>00659 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00660"></a>00660 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00661"></a>00661 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00662"></a>00662 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00663"></a>00663 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00664"></a>00664 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00665"></a>00665 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00666"></a>00666 <span class="comment">  *         @arg @ref LL_DMA_PERIPH_INCREMENT</span>
<a name="l00667"></a>00667 <span class="comment">  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT</span>
<a name="l00668"></a>00668 <span class="comment">  */</span>
<a name="l00669"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133">00669</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133" title="Get Peripheral increment mode.">LL_DMA_GetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00670"></a>00670 {
<a name="l00671"></a>00671   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00672"></a>00672                    DMA_CCR_PINC));
<a name="l00673"></a>00673 }
<a name="l00674"></a>00674 <span class="comment"></span>
<a name="l00675"></a>00675 <span class="comment">/**</span>
<a name="l00676"></a>00676 <span class="comment">  * @brief  Set Memory increment mode.</span>
<a name="l00677"></a>00677 <span class="comment">  * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode</span>
<a name="l00678"></a>00678 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00679"></a>00679 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00680"></a>00680 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00681"></a>00681 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00682"></a>00682 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00683"></a>00683 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00684"></a>00684 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00685"></a>00685 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00686"></a>00686 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00687"></a>00687 <span class="comment">  * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:</span>
<a name="l00688"></a>00688 <span class="comment">  *         @arg @ref LL_DMA_MEMORY_INCREMENT</span>
<a name="l00689"></a>00689 <span class="comment">  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT</span>
<a name="l00690"></a>00690 <span class="comment">  * @retval None</span>
<a name="l00691"></a>00691 <span class="comment">  */</span>
<a name="l00692"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57">00692</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57" title="Set Memory increment mode.">LL_DMA_SetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
<a name="l00693"></a>00693 {
<a name="l00694"></a>00694   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_MINC,
<a name="l00695"></a>00695              MemoryOrM2MDstIncMode);
<a name="l00696"></a>00696 }
<a name="l00697"></a>00697 <span class="comment"></span>
<a name="l00698"></a>00698 <span class="comment">/**</span>
<a name="l00699"></a>00699 <span class="comment">  * @brief  Get Memory increment mode.</span>
<a name="l00700"></a>00700 <span class="comment">  * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode</span>
<a name="l00701"></a>00701 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00702"></a>00702 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00703"></a>00703 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00704"></a>00704 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00705"></a>00705 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00706"></a>00706 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00707"></a>00707 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00708"></a>00708 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00709"></a>00709 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00710"></a>00710 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00711"></a>00711 <span class="comment">  *         @arg @ref LL_DMA_MEMORY_INCREMENT</span>
<a name="l00712"></a>00712 <span class="comment">  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT</span>
<a name="l00713"></a>00713 <span class="comment">  */</span>
<a name="l00714"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2">00714</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2" title="Get Memory increment mode.">LL_DMA_GetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00715"></a>00715 {
<a name="l00716"></a>00716   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00717"></a>00717                    DMA_CCR_MINC));
<a name="l00718"></a>00718 }
<a name="l00719"></a>00719 <span class="comment"></span>
<a name="l00720"></a>00720 <span class="comment">/**</span>
<a name="l00721"></a>00721 <span class="comment">  * @brief  Set Peripheral size.</span>
<a name="l00722"></a>00722 <span class="comment">  * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize</span>
<a name="l00723"></a>00723 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00724"></a>00724 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00725"></a>00725 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00726"></a>00726 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00727"></a>00727 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00728"></a>00728 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00729"></a>00729 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00730"></a>00730 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00731"></a>00731 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00732"></a>00732 <span class="comment">  * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:</span>
<a name="l00733"></a>00733 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_BYTE</span>
<a name="l00734"></a>00734 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD</span>
<a name="l00735"></a>00735 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_WORD</span>
<a name="l00736"></a>00736 <span class="comment">  * @retval None</span>
<a name="l00737"></a>00737 <span class="comment">  */</span>
<a name="l00738"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">00738</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001" title="Set Peripheral size.">LL_DMA_SetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_PSIZE,
<a name="l00741"></a>00741              PeriphOrM2MSrcDataSize);
<a name="l00742"></a>00742 }
<a name="l00743"></a>00743 <span class="comment"></span>
<a name="l00744"></a>00744 <span class="comment">/**</span>
<a name="l00745"></a>00745 <span class="comment">  * @brief  Get Peripheral size.</span>
<a name="l00746"></a>00746 <span class="comment">  * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize</span>
<a name="l00747"></a>00747 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00748"></a>00748 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00749"></a>00749 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00750"></a>00750 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00751"></a>00751 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00752"></a>00752 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00753"></a>00753 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00754"></a>00754 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00755"></a>00755 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00756"></a>00756 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00757"></a>00757 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_BYTE</span>
<a name="l00758"></a>00758 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD</span>
<a name="l00759"></a>00759 <span class="comment">  *         @arg @ref LL_DMA_PDATAALIGN_WORD</span>
<a name="l00760"></a>00760 <span class="comment">  */</span>
<a name="l00761"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a">00761</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a" title="Get Peripheral size.">LL_DMA_GetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00762"></a>00762 {
<a name="l00763"></a>00763   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00764"></a>00764                    DMA_CCR_PSIZE));
<a name="l00765"></a>00765 }
<a name="l00766"></a>00766 <span class="comment"></span>
<a name="l00767"></a>00767 <span class="comment">/**</span>
<a name="l00768"></a>00768 <span class="comment">  * @brief  Set Memory size.</span>
<a name="l00769"></a>00769 <span class="comment">  * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize</span>
<a name="l00770"></a>00770 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00771"></a>00771 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00772"></a>00772 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00773"></a>00773 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00774"></a>00774 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00775"></a>00775 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00776"></a>00776 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00777"></a>00777 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00778"></a>00778 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00779"></a>00779 <span class="comment">  * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:</span>
<a name="l00780"></a>00780 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_BYTE</span>
<a name="l00781"></a>00781 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD</span>
<a name="l00782"></a>00782 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_WORD</span>
<a name="l00783"></a>00783 <span class="comment">  * @retval None</span>
<a name="l00784"></a>00784 <span class="comment">  */</span>
<a name="l00785"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">00785</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2" title="Set Memory size.">LL_DMA_SetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
<a name="l00786"></a>00786 {
<a name="l00787"></a>00787   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_MSIZE,
<a name="l00788"></a>00788              MemoryOrM2MDstDataSize);
<a name="l00789"></a>00789 }
<a name="l00790"></a>00790 <span class="comment"></span>
<a name="l00791"></a>00791 <span class="comment">/**</span>
<a name="l00792"></a>00792 <span class="comment">  * @brief  Get Memory size.</span>
<a name="l00793"></a>00793 <span class="comment">  * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize</span>
<a name="l00794"></a>00794 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00795"></a>00795 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00796"></a>00796 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00797"></a>00797 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00798"></a>00798 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00799"></a>00799 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00800"></a>00800 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00801"></a>00801 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00802"></a>00802 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00803"></a>00803 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00804"></a>00804 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_BYTE</span>
<a name="l00805"></a>00805 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD</span>
<a name="l00806"></a>00806 <span class="comment">  *         @arg @ref LL_DMA_MDATAALIGN_WORD</span>
<a name="l00807"></a>00807 <span class="comment">  */</span>
<a name="l00808"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c">00808</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c" title="Get Memory size.">LL_DMA_GetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00809"></a>00809 {
<a name="l00810"></a>00810   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00811"></a>00811                    DMA_CCR_MSIZE));
<a name="l00812"></a>00812 }
<a name="l00813"></a>00813 <span class="comment"></span>
<a name="l00814"></a>00814 <span class="comment">/**</span>
<a name="l00815"></a>00815 <span class="comment">  * @brief  Set Channel priority level.</span>
<a name="l00816"></a>00816 <span class="comment">  * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel</span>
<a name="l00817"></a>00817 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00818"></a>00818 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00819"></a>00819 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00820"></a>00820 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00821"></a>00821 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00822"></a>00822 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00823"></a>00823 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00824"></a>00824 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00825"></a>00825 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00826"></a>00826 <span class="comment">  * @param  Priority This parameter can be one of the following values:</span>
<a name="l00827"></a>00827 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_LOW</span>
<a name="l00828"></a>00828 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_MEDIUM</span>
<a name="l00829"></a>00829 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_HIGH</span>
<a name="l00830"></a>00830 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH</span>
<a name="l00831"></a>00831 <span class="comment">  * @retval None</span>
<a name="l00832"></a>00832 <span class="comment">  */</span>
<a name="l00833"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">00833</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3" title="Set Channel priority level.">LL_DMA_SetChannelPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
<a name="l00834"></a>00834 {
<a name="l00835"></a>00835   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_PL,
<a name="l00836"></a>00836              Priority);
<a name="l00837"></a>00837 }
<a name="l00838"></a>00838 <span class="comment"></span>
<a name="l00839"></a>00839 <span class="comment">/**</span>
<a name="l00840"></a>00840 <span class="comment">  * @brief  Get Channel priority level.</span>
<a name="l00841"></a>00841 <span class="comment">  * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel</span>
<a name="l00842"></a>00842 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00843"></a>00843 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00844"></a>00844 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00845"></a>00845 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00846"></a>00846 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00847"></a>00847 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00848"></a>00848 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00849"></a>00849 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00850"></a>00850 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00851"></a>00851 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l00852"></a>00852 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_LOW</span>
<a name="l00853"></a>00853 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_MEDIUM</span>
<a name="l00854"></a>00854 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_HIGH</span>
<a name="l00855"></a>00855 <span class="comment">  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH</span>
<a name="l00856"></a>00856 <span class="comment">  */</span>
<a name="l00857"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261">00857</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261" title="Get Channel priority level.">LL_DMA_GetChannelPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00858"></a>00858 {
<a name="l00859"></a>00859   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l00860"></a>00860                    DMA_CCR_PL));
<a name="l00861"></a>00861 }
<a name="l00862"></a>00862 <span class="comment"></span>
<a name="l00863"></a>00863 <span class="comment">/**</span>
<a name="l00864"></a>00864 <span class="comment">  * @brief  Set Number of data to transfer.</span>
<a name="l00865"></a>00865 <span class="comment">  * @note   This action has no effect if</span>
<a name="l00866"></a>00866 <span class="comment">  *         channel is enabled.</span>
<a name="l00867"></a>00867 <span class="comment">  * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength</span>
<a name="l00868"></a>00868 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00869"></a>00869 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00870"></a>00870 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00871"></a>00871 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00872"></a>00872 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00873"></a>00873 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00874"></a>00874 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00875"></a>00875 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00876"></a>00876 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00877"></a>00877 <span class="comment">  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF</span>
<a name="l00878"></a>00878 <span class="comment">  * @retval None</span>
<a name="l00879"></a>00879 <span class="comment">  */</span>
<a name="l00880"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0">00880</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0" title="Set Number of data to transfer.">LL_DMA_SetDataLength</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
<a name="l00881"></a>00881 {
<a name="l00882"></a>00882   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,
<a name="l00883"></a>00883              DMA_CNDTR_NDT, NbData);
<a name="l00884"></a>00884 }
<a name="l00885"></a>00885 <span class="comment"></span>
<a name="l00886"></a>00886 <span class="comment">/**</span>
<a name="l00887"></a>00887 <span class="comment">  * @brief  Get Number of data to transfer.</span>
<a name="l00888"></a>00888 <span class="comment">  * @note   Once the channel is enabled, the return value indicate the</span>
<a name="l00889"></a>00889 <span class="comment">  *         remaining bytes to be transmitted.</span>
<a name="l00890"></a>00890 <span class="comment">  * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength</span>
<a name="l00891"></a>00891 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00892"></a>00892 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00893"></a>00893 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00894"></a>00894 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00895"></a>00895 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00896"></a>00896 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00897"></a>00897 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00898"></a>00898 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00899"></a>00899 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00900"></a>00900 <span class="comment">  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l00901"></a>00901 <span class="comment">  */</span>
<a name="l00902"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">00902</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c" title="Get Number of data to transfer.">LL_DMA_GetDataLength</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l00903"></a>00903 {
<a name="l00904"></a>00904   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,
<a name="l00905"></a>00905                    DMA_CNDTR_NDT));
<a name="l00906"></a>00906 }
<a name="l00907"></a>00907 <span class="comment"></span>
<a name="l00908"></a>00908 <span class="comment">/**</span>
<a name="l00909"></a>00909 <span class="comment">  * @brief  Configure the Source and Destination addresses.</span>
<a name="l00910"></a>00910 <span class="comment">  * @note   This API must not be called when the DMA channel is enabled.</span>
<a name="l00911"></a>00911 <span class="comment">  * @note   Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRegAddr).</span>
<a name="l00912"></a>00912 <span class="comment">  * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n</span>
<a name="l00913"></a>00913 <span class="comment">  *         CMAR         MA            LL_DMA_ConfigAddresses</span>
<a name="l00914"></a>00914 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00915"></a>00915 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00916"></a>00916 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00917"></a>00917 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00918"></a>00918 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00919"></a>00919 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00920"></a>00920 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00921"></a>00921 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00922"></a>00922 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00923"></a>00923 <span class="comment">  * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l00924"></a>00924 <span class="comment">  * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l00925"></a>00925 <span class="comment">  * @param  Direction This parameter can be one of the following values:</span>
<a name="l00926"></a>00926 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY</span>
<a name="l00927"></a>00927 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH</span>
<a name="l00928"></a>00928 <span class="comment">  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY</span>
<a name="l00929"></a>00929 <span class="comment">  * @retval None</span>
<a name="l00930"></a>00930 <span class="comment">  */</span>
<a name="l00931"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">00931</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8" title="Configure the Source and Destination addresses.">LL_DMA_ConfigAddresses</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
<a name="l00932"></a>00932                                             uint32_t DstAddress, uint32_t Direction)
<a name="l00933"></a>00933 {
<a name="l00934"></a>00934   <span class="comment">/* Direction Memory to Periph */</span>
<a name="l00935"></a>00935   <span class="keywordflow">if</span> (Direction == <a class="code" href="group/group__DMA__LL__EC__DIRECTION.html#ga97043179ce33099cc7690f5ec8359afc">LL_DMA_DIRECTION_MEMORY_TO_PERIPH</a>)
<a name="l00936"></a>00936   {
<a name="l00937"></a>00937     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, SrcAddress);
<a name="l00938"></a>00938     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, DstAddress);
<a name="l00939"></a>00939   }
<a name="l00940"></a>00940   <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span>
<a name="l00941"></a>00941   <span class="keywordflow">else</span>
<a name="l00942"></a>00942   {
<a name="l00943"></a>00943     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, SrcAddress);
<a name="l00944"></a>00944     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, DstAddress);
<a name="l00945"></a>00945   }
<a name="l00946"></a>00946 }
<a name="l00947"></a>00947 <span class="comment"></span>
<a name="l00948"></a>00948 <span class="comment">/**</span>
<a name="l00949"></a>00949 <span class="comment">  * @brief  Set the Memory address.</span>
<a name="l00950"></a>00950 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.</span>
<a name="l00951"></a>00951 <span class="comment">  * @note   This API must not be called when the DMA channel is enabled.</span>
<a name="l00952"></a>00952 <span class="comment">  * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress</span>
<a name="l00953"></a>00953 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00954"></a>00954 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00955"></a>00955 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00956"></a>00956 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00957"></a>00957 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00958"></a>00958 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00959"></a>00959 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00960"></a>00960 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00961"></a>00961 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00962"></a>00962 <span class="comment">  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l00963"></a>00963 <span class="comment">  * @retval None</span>
<a name="l00964"></a>00964 <span class="comment">  */</span>
<a name="l00965"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">00965</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14" title="Set the Memory address.">LL_DMA_SetMemoryAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
<a name="l00966"></a>00966 {
<a name="l00967"></a>00967   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);
<a name="l00968"></a>00968 }
<a name="l00969"></a>00969 <span class="comment"></span>
<a name="l00970"></a>00970 <span class="comment">/**</span>
<a name="l00971"></a>00971 <span class="comment">  * @brief  Set the Peripheral address.</span>
<a name="l00972"></a>00972 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.</span>
<a name="l00973"></a>00973 <span class="comment">  * @note   This API must not be called when the DMA channel is enabled.</span>
<a name="l00974"></a>00974 <span class="comment">  * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress</span>
<a name="l00975"></a>00975 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00976"></a>00976 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00977"></a>00977 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00978"></a>00978 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l00979"></a>00979 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l00980"></a>00980 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l00981"></a>00981 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l00982"></a>00982 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l00983"></a>00983 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l00984"></a>00984 <span class="comment">  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l00985"></a>00985 <span class="comment">  * @retval None</span>
<a name="l00986"></a>00986 <span class="comment">  */</span>
<a name="l00987"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a">00987</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a" title="Set the Peripheral address.">LL_DMA_SetPeriphAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
<a name="l00988"></a>00988 {
<a name="l00989"></a>00989   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, PeriphAddress);
<a name="l00990"></a>00990 }
<a name="l00991"></a>00991 <span class="comment"></span>
<a name="l00992"></a>00992 <span class="comment">/**</span>
<a name="l00993"></a>00993 <span class="comment">  * @brief  Get Memory address.</span>
<a name="l00994"></a>00994 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.</span>
<a name="l00995"></a>00995 <span class="comment">  * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress</span>
<a name="l00996"></a>00996 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l00997"></a>00997 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l00998"></a>00998 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l00999"></a>00999 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01000"></a>01000 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01001"></a>01001 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01002"></a>01002 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01003"></a>01003 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01004"></a>01004 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01005"></a>01005 <span class="comment">  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01006"></a>01006 <span class="comment">  */</span>
<a name="l01007"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">01007</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c" title="Get Memory address.">LL_DMA_GetMemoryAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01008"></a>01008 {
<a name="l01009"></a>01009   <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));
<a name="l01010"></a>01010 }
<a name="l01011"></a>01011 <span class="comment"></span>
<a name="l01012"></a>01012 <span class="comment">/**</span>
<a name="l01013"></a>01013 <span class="comment">  * @brief  Get Peripheral address.</span>
<a name="l01014"></a>01014 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.</span>
<a name="l01015"></a>01015 <span class="comment">  * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress</span>
<a name="l01016"></a>01016 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01017"></a>01017 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01018"></a>01018 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01019"></a>01019 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01020"></a>01020 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01021"></a>01021 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01022"></a>01022 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01023"></a>01023 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01024"></a>01024 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01025"></a>01025 <span class="comment">  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01026"></a>01026 <span class="comment">  */</span>
<a name="l01027"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6">01027</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6" title="Get Peripheral address.">LL_DMA_GetPeriphAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01028"></a>01028 {
<a name="l01029"></a>01029   <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="comment"></span>
<a name="l01032"></a>01032 <span class="comment">/**</span>
<a name="l01033"></a>01033 <span class="comment">  * @brief  Set the Memory to Memory Source address.</span>
<a name="l01034"></a>01034 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.</span>
<a name="l01035"></a>01035 <span class="comment">  * @note   This API must not be called when the DMA channel is enabled.</span>
<a name="l01036"></a>01036 <span class="comment">  * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress</span>
<a name="l01037"></a>01037 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01038"></a>01038 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01039"></a>01039 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01040"></a>01040 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01041"></a>01041 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01042"></a>01042 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01043"></a>01043 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01044"></a>01044 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01045"></a>01045 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01046"></a>01046 <span class="comment">  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01047"></a>01047 <span class="comment">  * @retval None</span>
<a name="l01048"></a>01048 <span class="comment">  */</span>
<a name="l01049"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65">01049</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65" title="Set the Memory to Memory Source address.">LL_DMA_SetM2MSrcAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
<a name="l01050"></a>01050 {
<a name="l01051"></a>01051   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, MemoryAddress);
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="comment"></span>
<a name="l01054"></a>01054 <span class="comment">/**</span>
<a name="l01055"></a>01055 <span class="comment">  * @brief  Set the Memory to Memory Destination address.</span>
<a name="l01056"></a>01056 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.</span>
<a name="l01057"></a>01057 <span class="comment">  * @note   This API must not be called when the DMA channel is enabled.</span>
<a name="l01058"></a>01058 <span class="comment">  * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress</span>
<a name="l01059"></a>01059 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01060"></a>01060 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01061"></a>01061 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01062"></a>01062 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01063"></a>01063 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01064"></a>01064 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01065"></a>01065 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01066"></a>01066 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01067"></a>01067 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01068"></a>01068 <span class="comment">  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01069"></a>01069 <span class="comment">  * @retval None</span>
<a name="l01070"></a>01070 <span class="comment">  */</span>
<a name="l01071"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">01071</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9" title="Set the Memory to Memory Destination address.">LL_DMA_SetM2MDstAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
<a name="l01072"></a>01072 {
<a name="l01073"></a>01073   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);
<a name="l01074"></a>01074 }
<a name="l01075"></a>01075 <span class="comment"></span>
<a name="l01076"></a>01076 <span class="comment">/**</span>
<a name="l01077"></a>01077 <span class="comment">  * @brief  Get the Memory to Memory Source address.</span>
<a name="l01078"></a>01078 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.</span>
<a name="l01079"></a>01079 <span class="comment">  * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress</span>
<a name="l01080"></a>01080 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01081"></a>01081 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01082"></a>01082 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01083"></a>01083 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01084"></a>01084 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01085"></a>01085 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01086"></a>01086 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01087"></a>01087 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01088"></a>01088 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01089"></a>01089 <span class="comment">  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01090"></a>01090 <span class="comment">  */</span>
<a name="l01091"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">01091</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239" title="Get the Memory to Memory Source address.">LL_DMA_GetM2MSrcAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01092"></a>01092 {
<a name="l01093"></a>01093   <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));
<a name="l01094"></a>01094 }
<a name="l01095"></a>01095 <span class="comment"></span>
<a name="l01096"></a>01096 <span class="comment">/**</span>
<a name="l01097"></a>01097 <span class="comment">  * @brief  Get the Memory to Memory Destination address.</span>
<a name="l01098"></a>01098 <span class="comment">  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.</span>
<a name="l01099"></a>01099 <span class="comment">  * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress</span>
<a name="l01100"></a>01100 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01101"></a>01101 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01102"></a>01102 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01103"></a>01103 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01104"></a>01104 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01105"></a>01105 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01106"></a>01106 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01107"></a>01107 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01108"></a>01108 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01109"></a>01109 <span class="comment">  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF</span>
<a name="l01110"></a>01110 <span class="comment">  */</span>
<a name="l01111"></a><a class="code" href="group/group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">01111</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e" title="Get the Memory to Memory Destination address.">LL_DMA_GetM2MDstAddress</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01112"></a>01112 {
<a name="l01113"></a>01113   <span class="keywordflow">return</span> (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));
<a name="l01114"></a>01114 }
<a name="l01115"></a>01115 <span class="comment"></span>
<a name="l01116"></a>01116 <span class="comment">/**</span>
<a name="l01117"></a>01117 <span class="comment">  * @}</span>
<a name="l01118"></a>01118 <span class="comment">  */</span>
<a name="l01119"></a>01119 <span class="comment"></span>
<a name="l01120"></a>01120 <span class="comment">/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management</span>
<a name="l01121"></a>01121 <span class="comment">  * @{</span>
<a name="l01122"></a>01122 <span class="comment">  */</span>
<a name="l01123"></a>01123 <span class="comment"></span>
<a name="l01124"></a>01124 <span class="comment">/**</span>
<a name="l01125"></a>01125 <span class="comment">  * @brief  Get Channel 1 global interrupt flag.</span>
<a name="l01126"></a>01126 <span class="comment">  * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1</span>
<a name="l01127"></a>01127 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01128"></a>01128 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01129"></a>01129 <span class="comment">  */</span>
<a name="l01130"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">01130</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b" title="Get Channel 1 global interrupt flag.">LL_DMA_IsActiveFlag_GI1</a>(DMA_TypeDef *DMAx)
<a name="l01131"></a>01131 {
<a name="l01132"></a>01132   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1));
<a name="l01133"></a>01133 }
<a name="l01134"></a>01134 <span class="comment"></span>
<a name="l01135"></a>01135 <span class="comment">/**</span>
<a name="l01136"></a>01136 <span class="comment">  * @brief  Get Channel 2 global interrupt flag.</span>
<a name="l01137"></a>01137 <span class="comment">  * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2</span>
<a name="l01138"></a>01138 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01139"></a>01139 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01140"></a>01140 <span class="comment">  */</span>
<a name="l01141"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">01141</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f" title="Get Channel 2 global interrupt flag.">LL_DMA_IsActiveFlag_GI2</a>(DMA_TypeDef *DMAx)
<a name="l01142"></a>01142 {
<a name="l01143"></a>01143   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2));
<a name="l01144"></a>01144 }
<a name="l01145"></a>01145 <span class="comment"></span>
<a name="l01146"></a>01146 <span class="comment">/**</span>
<a name="l01147"></a>01147 <span class="comment">  * @brief  Get Channel 3 global interrupt flag.</span>
<a name="l01148"></a>01148 <span class="comment">  * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3</span>
<a name="l01149"></a>01149 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01150"></a>01150 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01151"></a>01151 <span class="comment">  */</span>
<a name="l01152"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">01152</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d" title="Get Channel 3 global interrupt flag.">LL_DMA_IsActiveFlag_GI3</a>(DMA_TypeDef *DMAx)
<a name="l01153"></a>01153 {
<a name="l01154"></a>01154   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3));
<a name="l01155"></a>01155 }
<a name="l01156"></a>01156 <span class="comment"></span>
<a name="l01157"></a>01157 <span class="comment">/**</span>
<a name="l01158"></a>01158 <span class="comment">  * @brief  Get Channel 4 global interrupt flag.</span>
<a name="l01159"></a>01159 <span class="comment">  * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4</span>
<a name="l01160"></a>01160 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01161"></a>01161 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01162"></a>01162 <span class="comment">  */</span>
<a name="l01163"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">01163</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd" title="Get Channel 4 global interrupt flag.">LL_DMA_IsActiveFlag_GI4</a>(DMA_TypeDef *DMAx)
<a name="l01164"></a>01164 {
<a name="l01165"></a>01165   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4));
<a name="l01166"></a>01166 }
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment">/**</span>
<a name="l01169"></a>01169 <span class="comment">  * @brief  Get Channel 5 global interrupt flag.</span>
<a name="l01170"></a>01170 <span class="comment">  * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5</span>
<a name="l01171"></a>01171 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01172"></a>01172 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01173"></a>01173 <span class="comment">  */</span>
<a name="l01174"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">01174</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a" title="Get Channel 5 global interrupt flag.">LL_DMA_IsActiveFlag_GI5</a>(DMA_TypeDef *DMAx)
<a name="l01175"></a>01175 {
<a name="l01176"></a>01176   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5));
<a name="l01177"></a>01177 }
<a name="l01178"></a>01178 <span class="comment"></span>
<a name="l01179"></a>01179 <span class="comment">/**</span>
<a name="l01180"></a>01180 <span class="comment">  * @brief  Get Channel 6 global interrupt flag.</span>
<a name="l01181"></a>01181 <span class="comment">  * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6</span>
<a name="l01182"></a>01182 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01183"></a>01183 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01184"></a>01184 <span class="comment">  */</span>
<a name="l01185"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">01185</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd" title="Get Channel 6 global interrupt flag.">LL_DMA_IsActiveFlag_GI6</a>(DMA_TypeDef *DMAx)
<a name="l01186"></a>01186 {
<a name="l01187"></a>01187   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6));
<a name="l01188"></a>01188 }
<a name="l01189"></a>01189 <span class="comment"></span>
<a name="l01190"></a>01190 <span class="comment">/**</span>
<a name="l01191"></a>01191 <span class="comment">  * @brief  Get Channel 7 global interrupt flag.</span>
<a name="l01192"></a>01192 <span class="comment">  * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7</span>
<a name="l01193"></a>01193 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01194"></a>01194 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01195"></a>01195 <span class="comment">  */</span>
<a name="l01196"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">01196</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6" title="Get Channel 7 global interrupt flag.">LL_DMA_IsActiveFlag_GI7</a>(DMA_TypeDef *DMAx)
<a name="l01197"></a>01197 {
<a name="l01198"></a>01198   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7));
<a name="l01199"></a>01199 }
<a name="l01200"></a>01200 <span class="comment"></span>
<a name="l01201"></a>01201 <span class="comment">/**</span>
<a name="l01202"></a>01202 <span class="comment">  * @brief  Get Channel 1 transfer complete flag.</span>
<a name="l01203"></a>01203 <span class="comment">  * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1</span>
<a name="l01204"></a>01204 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01205"></a>01205 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01206"></a>01206 <span class="comment">  */</span>
<a name="l01207"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">01207</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607" title="Get Channel 1 transfer complete flag.">LL_DMA_IsActiveFlag_TC1</a>(DMA_TypeDef *DMAx)
<a name="l01208"></a>01208 {
<a name="l01209"></a>01209   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1));
<a name="l01210"></a>01210 }
<a name="l01211"></a>01211 <span class="comment"></span>
<a name="l01212"></a>01212 <span class="comment">/**</span>
<a name="l01213"></a>01213 <span class="comment">  * @brief  Get Channel 2 transfer complete flag.</span>
<a name="l01214"></a>01214 <span class="comment">  * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2</span>
<a name="l01215"></a>01215 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01216"></a>01216 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01217"></a>01217 <span class="comment">  */</span>
<a name="l01218"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">01218</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d" title="Get Channel 2 transfer complete flag.">LL_DMA_IsActiveFlag_TC2</a>(DMA_TypeDef *DMAx)
<a name="l01219"></a>01219 {
<a name="l01220"></a>01220   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2));
<a name="l01221"></a>01221 }
<a name="l01222"></a>01222 <span class="comment"></span>
<a name="l01223"></a>01223 <span class="comment">/**</span>
<a name="l01224"></a>01224 <span class="comment">  * @brief  Get Channel 3 transfer complete flag.</span>
<a name="l01225"></a>01225 <span class="comment">  * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3</span>
<a name="l01226"></a>01226 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01227"></a>01227 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01228"></a>01228 <span class="comment">  */</span>
<a name="l01229"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">01229</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6" title="Get Channel 3 transfer complete flag.">LL_DMA_IsActiveFlag_TC3</a>(DMA_TypeDef *DMAx)
<a name="l01230"></a>01230 {
<a name="l01231"></a>01231   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3));
<a name="l01232"></a>01232 }
<a name="l01233"></a>01233 <span class="comment"></span>
<a name="l01234"></a>01234 <span class="comment">/**</span>
<a name="l01235"></a>01235 <span class="comment">  * @brief  Get Channel 4 transfer complete flag.</span>
<a name="l01236"></a>01236 <span class="comment">  * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4</span>
<a name="l01237"></a>01237 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01238"></a>01238 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01239"></a>01239 <span class="comment">  */</span>
<a name="l01240"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">01240</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305" title="Get Channel 4 transfer complete flag.">LL_DMA_IsActiveFlag_TC4</a>(DMA_TypeDef *DMAx)
<a name="l01241"></a>01241 {
<a name="l01242"></a>01242   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
<a name="l01243"></a>01243 }
<a name="l01244"></a>01244 <span class="comment"></span>
<a name="l01245"></a>01245 <span class="comment">/**</span>
<a name="l01246"></a>01246 <span class="comment">  * @brief  Get Channel 5 transfer complete flag.</span>
<a name="l01247"></a>01247 <span class="comment">  * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5</span>
<a name="l01248"></a>01248 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01249"></a>01249 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01250"></a>01250 <span class="comment">  */</span>
<a name="l01251"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">01251</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9" title="Get Channel 5 transfer complete flag.">LL_DMA_IsActiveFlag_TC5</a>(DMA_TypeDef *DMAx)
<a name="l01252"></a>01252 {
<a name="l01253"></a>01253   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
<a name="l01254"></a>01254 }
<a name="l01255"></a>01255 <span class="comment"></span>
<a name="l01256"></a>01256 <span class="comment">/**</span>
<a name="l01257"></a>01257 <span class="comment">  * @brief  Get Channel 6 transfer complete flag.</span>
<a name="l01258"></a>01258 <span class="comment">  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6</span>
<a name="l01259"></a>01259 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01260"></a>01260 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01261"></a>01261 <span class="comment">  */</span>
<a name="l01262"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">01262</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35" title="Get Channel 6 transfer complete flag.">LL_DMA_IsActiveFlag_TC6</a>(DMA_TypeDef *DMAx)
<a name="l01263"></a>01263 {
<a name="l01264"></a>01264   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
<a name="l01265"></a>01265 }
<a name="l01266"></a>01266 <span class="comment"></span>
<a name="l01267"></a>01267 <span class="comment">/**</span>
<a name="l01268"></a>01268 <span class="comment">  * @brief  Get Channel 7 transfer complete flag.</span>
<a name="l01269"></a>01269 <span class="comment">  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7</span>
<a name="l01270"></a>01270 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01271"></a>01271 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01272"></a>01272 <span class="comment">  */</span>
<a name="l01273"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">01273</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b" title="Get Channel 7 transfer complete flag.">LL_DMA_IsActiveFlag_TC7</a>(DMA_TypeDef *DMAx)
<a name="l01274"></a>01274 {
<a name="l01275"></a>01275   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
<a name="l01276"></a>01276 }
<a name="l01277"></a>01277 <span class="comment"></span>
<a name="l01278"></a>01278 <span class="comment">/**</span>
<a name="l01279"></a>01279 <span class="comment">  * @brief  Get Channel 1 half transfer flag.</span>
<a name="l01280"></a>01280 <span class="comment">  * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1</span>
<a name="l01281"></a>01281 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01282"></a>01282 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01283"></a>01283 <span class="comment">  */</span>
<a name="l01284"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">01284</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02" title="Get Channel 1 half transfer flag.">LL_DMA_IsActiveFlag_HT1</a>(DMA_TypeDef *DMAx)
<a name="l01285"></a>01285 {
<a name="l01286"></a>01286   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1));
<a name="l01287"></a>01287 }
<a name="l01288"></a>01288 <span class="comment"></span>
<a name="l01289"></a>01289 <span class="comment">/**</span>
<a name="l01290"></a>01290 <span class="comment">  * @brief  Get Channel 2 half transfer flag.</span>
<a name="l01291"></a>01291 <span class="comment">  * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2</span>
<a name="l01292"></a>01292 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01293"></a>01293 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01294"></a>01294 <span class="comment">  */</span>
<a name="l01295"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">01295</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2" title="Get Channel 2 half transfer flag.">LL_DMA_IsActiveFlag_HT2</a>(DMA_TypeDef *DMAx)
<a name="l01296"></a>01296 {
<a name="l01297"></a>01297   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2));
<a name="l01298"></a>01298 }
<a name="l01299"></a>01299 <span class="comment"></span>
<a name="l01300"></a>01300 <span class="comment">/**</span>
<a name="l01301"></a>01301 <span class="comment">  * @brief  Get Channel 3 half transfer flag.</span>
<a name="l01302"></a>01302 <span class="comment">  * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3</span>
<a name="l01303"></a>01303 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01304"></a>01304 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01305"></a>01305 <span class="comment">  */</span>
<a name="l01306"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">01306</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381" title="Get Channel 3 half transfer flag.">LL_DMA_IsActiveFlag_HT3</a>(DMA_TypeDef *DMAx)
<a name="l01307"></a>01307 {
<a name="l01308"></a>01308   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3));
<a name="l01309"></a>01309 }
<a name="l01310"></a>01310 <span class="comment"></span>
<a name="l01311"></a>01311 <span class="comment">/**</span>
<a name="l01312"></a>01312 <span class="comment">  * @brief  Get Channel 4 half transfer flag.</span>
<a name="l01313"></a>01313 <span class="comment">  * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4</span>
<a name="l01314"></a>01314 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01315"></a>01315 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01316"></a>01316 <span class="comment">  */</span>
<a name="l01317"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">01317</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f" title="Get Channel 4 half transfer flag.">LL_DMA_IsActiveFlag_HT4</a>(DMA_TypeDef *DMAx)
<a name="l01318"></a>01318 {
<a name="l01319"></a>01319   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4));
<a name="l01320"></a>01320 }
<a name="l01321"></a>01321 <span class="comment"></span>
<a name="l01322"></a>01322 <span class="comment">/**</span>
<a name="l01323"></a>01323 <span class="comment">  * @brief  Get Channel 5 half transfer flag.</span>
<a name="l01324"></a>01324 <span class="comment">  * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5</span>
<a name="l01325"></a>01325 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01326"></a>01326 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01327"></a>01327 <span class="comment">  */</span>
<a name="l01328"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">01328</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e" title="Get Channel 5 half transfer flag.">LL_DMA_IsActiveFlag_HT5</a>(DMA_TypeDef *DMAx)
<a name="l01329"></a>01329 {
<a name="l01330"></a>01330   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5));
<a name="l01331"></a>01331 }
<a name="l01332"></a>01332 <span class="comment"></span>
<a name="l01333"></a>01333 <span class="comment">/**</span>
<a name="l01334"></a>01334 <span class="comment">  * @brief  Get Channel 6 half transfer flag.</span>
<a name="l01335"></a>01335 <span class="comment">  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6</span>
<a name="l01336"></a>01336 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01337"></a>01337 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01338"></a>01338 <span class="comment">  */</span>
<a name="l01339"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">01339</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11" title="Get Channel 6 half transfer flag.">LL_DMA_IsActiveFlag_HT6</a>(DMA_TypeDef *DMAx)
<a name="l01340"></a>01340 {
<a name="l01341"></a>01341   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
<a name="l01342"></a>01342 }
<a name="l01343"></a>01343 <span class="comment"></span>
<a name="l01344"></a>01344 <span class="comment">/**</span>
<a name="l01345"></a>01345 <span class="comment">  * @brief  Get Channel 7 half transfer flag.</span>
<a name="l01346"></a>01346 <span class="comment">  * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7</span>
<a name="l01347"></a>01347 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01348"></a>01348 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01349"></a>01349 <span class="comment">  */</span>
<a name="l01350"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">01350</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611" title="Get Channel 7 half transfer flag.">LL_DMA_IsActiveFlag_HT7</a>(DMA_TypeDef *DMAx)
<a name="l01351"></a>01351 {
<a name="l01352"></a>01352   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7));
<a name="l01353"></a>01353 }
<a name="l01354"></a>01354 <span class="comment"></span>
<a name="l01355"></a>01355 <span class="comment">/**</span>
<a name="l01356"></a>01356 <span class="comment">  * @brief  Get Channel 1 transfer error flag.</span>
<a name="l01357"></a>01357 <span class="comment">  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1</span>
<a name="l01358"></a>01358 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01359"></a>01359 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01360"></a>01360 <span class="comment">  */</span>
<a name="l01361"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">01361</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793" title="Get Channel 1 transfer error flag.">LL_DMA_IsActiveFlag_TE1</a>(DMA_TypeDef *DMAx)
<a name="l01362"></a>01362 {
<a name="l01363"></a>01363   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1));
<a name="l01364"></a>01364 }
<a name="l01365"></a>01365 <span class="comment"></span>
<a name="l01366"></a>01366 <span class="comment">/**</span>
<a name="l01367"></a>01367 <span class="comment">  * @brief  Get Channel 2 transfer error flag.</span>
<a name="l01368"></a>01368 <span class="comment">  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2</span>
<a name="l01369"></a>01369 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01370"></a>01370 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01371"></a>01371 <span class="comment">  */</span>
<a name="l01372"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">01372</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc" title="Get Channel 2 transfer error flag.">LL_DMA_IsActiveFlag_TE2</a>(DMA_TypeDef *DMAx)
<a name="l01373"></a>01373 {
<a name="l01374"></a>01374   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2));
<a name="l01375"></a>01375 }
<a name="l01376"></a>01376 <span class="comment"></span>
<a name="l01377"></a>01377 <span class="comment">/**</span>
<a name="l01378"></a>01378 <span class="comment">  * @brief  Get Channel 3 transfer error flag.</span>
<a name="l01379"></a>01379 <span class="comment">  * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3</span>
<a name="l01380"></a>01380 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01381"></a>01381 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01382"></a>01382 <span class="comment">  */</span>
<a name="l01383"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">01383</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959" title="Get Channel 3 transfer error flag.">LL_DMA_IsActiveFlag_TE3</a>(DMA_TypeDef *DMAx)
<a name="l01384"></a>01384 {
<a name="l01385"></a>01385   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3));
<a name="l01386"></a>01386 }
<a name="l01387"></a>01387 <span class="comment"></span>
<a name="l01388"></a>01388 <span class="comment">/**</span>
<a name="l01389"></a>01389 <span class="comment">  * @brief  Get Channel 4 transfer error flag.</span>
<a name="l01390"></a>01390 <span class="comment">  * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4</span>
<a name="l01391"></a>01391 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01392"></a>01392 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01393"></a>01393 <span class="comment">  */</span>
<a name="l01394"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">01394</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0" title="Get Channel 4 transfer error flag.">LL_DMA_IsActiveFlag_TE4</a>(DMA_TypeDef *DMAx)
<a name="l01395"></a>01395 {
<a name="l01396"></a>01396   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4));
<a name="l01397"></a>01397 }
<a name="l01398"></a>01398 <span class="comment"></span>
<a name="l01399"></a>01399 <span class="comment">/**</span>
<a name="l01400"></a>01400 <span class="comment">  * @brief  Get Channel 5 transfer error flag.</span>
<a name="l01401"></a>01401 <span class="comment">  * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5</span>
<a name="l01402"></a>01402 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01403"></a>01403 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01404"></a>01404 <span class="comment">  */</span>
<a name="l01405"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">01405</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e" title="Get Channel 5 transfer error flag.">LL_DMA_IsActiveFlag_TE5</a>(DMA_TypeDef *DMAx)
<a name="l01406"></a>01406 {
<a name="l01407"></a>01407   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5));
<a name="l01408"></a>01408 }
<a name="l01409"></a>01409 <span class="comment"></span>
<a name="l01410"></a>01410 <span class="comment">/**</span>
<a name="l01411"></a>01411 <span class="comment">  * @brief  Get Channel 6 transfer error flag.</span>
<a name="l01412"></a>01412 <span class="comment">  * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6</span>
<a name="l01413"></a>01413 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01414"></a>01414 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01415"></a>01415 <span class="comment">  */</span>
<a name="l01416"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">01416</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945" title="Get Channel 6 transfer error flag.">LL_DMA_IsActiveFlag_TE6</a>(DMA_TypeDef *DMAx)
<a name="l01417"></a>01417 {
<a name="l01418"></a>01418   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6));
<a name="l01419"></a>01419 }
<a name="l01420"></a>01420 <span class="comment"></span>
<a name="l01421"></a>01421 <span class="comment">/**</span>
<a name="l01422"></a>01422 <span class="comment">  * @brief  Get Channel 7 transfer error flag.</span>
<a name="l01423"></a>01423 <span class="comment">  * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7</span>
<a name="l01424"></a>01424 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01425"></a>01425 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01426"></a>01426 <span class="comment">  */</span>
<a name="l01427"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">01427</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e" title="Get Channel 7 transfer error flag.">LL_DMA_IsActiveFlag_TE7</a>(DMA_TypeDef *DMAx)
<a name="l01428"></a>01428 {
<a name="l01429"></a>01429   <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7));
<a name="l01430"></a>01430 }
<a name="l01431"></a>01431 <span class="comment"></span>
<a name="l01432"></a>01432 <span class="comment">/**</span>
<a name="l01433"></a>01433 <span class="comment">  * @brief  Clear Channel 1 global interrupt flag.</span>
<a name="l01434"></a>01434 <span class="comment">  * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1</span>
<a name="l01435"></a>01435 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01436"></a>01436 <span class="comment">  * @retval None</span>
<a name="l01437"></a>01437 <span class="comment">  */</span>
<a name="l01438"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">01438</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba" title="Clear Channel 1 global interrupt flag.">LL_DMA_ClearFlag_GI1</a>(DMA_TypeDef *DMAx)
<a name="l01439"></a>01439 {
<a name="l01440"></a>01440   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF1);
<a name="l01441"></a>01441 }
<a name="l01442"></a>01442 <span class="comment"></span>
<a name="l01443"></a>01443 <span class="comment">/**</span>
<a name="l01444"></a>01444 <span class="comment">  * @brief  Clear Channel 2 global interrupt flag.</span>
<a name="l01445"></a>01445 <span class="comment">  * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2</span>
<a name="l01446"></a>01446 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01447"></a>01447 <span class="comment">  * @retval None</span>
<a name="l01448"></a>01448 <span class="comment">  */</span>
<a name="l01449"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">01449</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b" title="Clear Channel 2 global interrupt flag.">LL_DMA_ClearFlag_GI2</a>(DMA_TypeDef *DMAx)
<a name="l01450"></a>01450 {
<a name="l01451"></a>01451   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF2);
<a name="l01452"></a>01452 }
<a name="l01453"></a>01453 <span class="comment"></span>
<a name="l01454"></a>01454 <span class="comment">/**</span>
<a name="l01455"></a>01455 <span class="comment">  * @brief  Clear Channel 3 global interrupt flag.</span>
<a name="l01456"></a>01456 <span class="comment">  * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3</span>
<a name="l01457"></a>01457 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01458"></a>01458 <span class="comment">  * @retval None</span>
<a name="l01459"></a>01459 <span class="comment">  */</span>
<a name="l01460"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">01460</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f" title="Clear Channel 3 global interrupt flag.">LL_DMA_ClearFlag_GI3</a>(DMA_TypeDef *DMAx)
<a name="l01461"></a>01461 {
<a name="l01462"></a>01462   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF3);
<a name="l01463"></a>01463 }
<a name="l01464"></a>01464 <span class="comment"></span>
<a name="l01465"></a>01465 <span class="comment">/**</span>
<a name="l01466"></a>01466 <span class="comment">  * @brief  Clear Channel 4 global interrupt flag.</span>
<a name="l01467"></a>01467 <span class="comment">  * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4</span>
<a name="l01468"></a>01468 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01469"></a>01469 <span class="comment">  * @retval None</span>
<a name="l01470"></a>01470 <span class="comment">  */</span>
<a name="l01471"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">01471</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3" title="Clear Channel 4 global interrupt flag.">LL_DMA_ClearFlag_GI4</a>(DMA_TypeDef *DMAx)
<a name="l01472"></a>01472 {
<a name="l01473"></a>01473   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF4);
<a name="l01474"></a>01474 }
<a name="l01475"></a>01475 <span class="comment"></span>
<a name="l01476"></a>01476 <span class="comment">/**</span>
<a name="l01477"></a>01477 <span class="comment">  * @brief  Clear Channel 5 global interrupt flag.</span>
<a name="l01478"></a>01478 <span class="comment">  * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5</span>
<a name="l01479"></a>01479 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01480"></a>01480 <span class="comment">  * @retval None</span>
<a name="l01481"></a>01481 <span class="comment">  */</span>
<a name="l01482"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">01482</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d" title="Clear Channel 5 global interrupt flag.">LL_DMA_ClearFlag_GI5</a>(DMA_TypeDef *DMAx)
<a name="l01483"></a>01483 {
<a name="l01484"></a>01484   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF5);
<a name="l01485"></a>01485 }
<a name="l01486"></a>01486 <span class="comment"></span>
<a name="l01487"></a>01487 <span class="comment">/**</span>
<a name="l01488"></a>01488 <span class="comment">  * @brief  Clear Channel 6 global interrupt flag.</span>
<a name="l01489"></a>01489 <span class="comment">  * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6</span>
<a name="l01490"></a>01490 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01491"></a>01491 <span class="comment">  * @retval None</span>
<a name="l01492"></a>01492 <span class="comment">  */</span>
<a name="l01493"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">01493</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619" title="Clear Channel 6 global interrupt flag.">LL_DMA_ClearFlag_GI6</a>(DMA_TypeDef *DMAx)
<a name="l01494"></a>01494 {
<a name="l01495"></a>01495   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF6);
<a name="l01496"></a>01496 }
<a name="l01497"></a>01497 <span class="comment"></span>
<a name="l01498"></a>01498 <span class="comment">/**</span>
<a name="l01499"></a>01499 <span class="comment">  * @brief  Clear Channel 7 global interrupt flag.</span>
<a name="l01500"></a>01500 <span class="comment">  * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7</span>
<a name="l01501"></a>01501 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01502"></a>01502 <span class="comment">  * @retval None</span>
<a name="l01503"></a>01503 <span class="comment">  */</span>
<a name="l01504"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">01504</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f" title="Clear Channel 7 global interrupt flag.">LL_DMA_ClearFlag_GI7</a>(DMA_TypeDef *DMAx)
<a name="l01505"></a>01505 {
<a name="l01506"></a>01506   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF7);
<a name="l01507"></a>01507 }
<a name="l01508"></a>01508 <span class="comment"></span>
<a name="l01509"></a>01509 <span class="comment">/**</span>
<a name="l01510"></a>01510 <span class="comment">  * @brief  Clear Channel 1  transfer complete flag.</span>
<a name="l01511"></a>01511 <span class="comment">  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1</span>
<a name="l01512"></a>01512 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01513"></a>01513 <span class="comment">  * @retval None</span>
<a name="l01514"></a>01514 <span class="comment">  */</span>
<a name="l01515"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">01515</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2" title="Clear Channel 1 transfer complete flag.">LL_DMA_ClearFlag_TC1</a>(DMA_TypeDef *DMAx)
<a name="l01516"></a>01516 {
<a name="l01517"></a>01517   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF1);
<a name="l01518"></a>01518 }
<a name="l01519"></a>01519 <span class="comment"></span>
<a name="l01520"></a>01520 <span class="comment">/**</span>
<a name="l01521"></a>01521 <span class="comment">  * @brief  Clear Channel 2  transfer complete flag.</span>
<a name="l01522"></a>01522 <span class="comment">  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2</span>
<a name="l01523"></a>01523 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01524"></a>01524 <span class="comment">  * @retval None</span>
<a name="l01525"></a>01525 <span class="comment">  */</span>
<a name="l01526"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">01526</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306" title="Clear Channel 2 transfer complete flag.">LL_DMA_ClearFlag_TC2</a>(DMA_TypeDef *DMAx)
<a name="l01527"></a>01527 {
<a name="l01528"></a>01528   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF2);
<a name="l01529"></a>01529 }
<a name="l01530"></a>01530 <span class="comment"></span>
<a name="l01531"></a>01531 <span class="comment">/**</span>
<a name="l01532"></a>01532 <span class="comment">  * @brief  Clear Channel 3  transfer complete flag.</span>
<a name="l01533"></a>01533 <span class="comment">  * @rmtoll IFCR         CTCIF3        LL_DMA_ClearFlag_TC3</span>
<a name="l01534"></a>01534 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01535"></a>01535 <span class="comment">  * @retval None</span>
<a name="l01536"></a>01536 <span class="comment">  */</span>
<a name="l01537"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">01537</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7" title="Clear Channel 3 transfer complete flag.">LL_DMA_ClearFlag_TC3</a>(DMA_TypeDef *DMAx)
<a name="l01538"></a>01538 {
<a name="l01539"></a>01539   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF3);
<a name="l01540"></a>01540 }
<a name="l01541"></a>01541 <span class="comment"></span>
<a name="l01542"></a>01542 <span class="comment">/**</span>
<a name="l01543"></a>01543 <span class="comment">  * @brief  Clear Channel 4  transfer complete flag.</span>
<a name="l01544"></a>01544 <span class="comment">  * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4</span>
<a name="l01545"></a>01545 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01546"></a>01546 <span class="comment">  * @retval None</span>
<a name="l01547"></a>01547 <span class="comment">  */</span>
<a name="l01548"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">01548</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56" title="Clear Channel 4 transfer complete flag.">LL_DMA_ClearFlag_TC4</a>(DMA_TypeDef *DMAx)
<a name="l01549"></a>01549 {
<a name="l01550"></a>01550   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF4);
<a name="l01551"></a>01551 }
<a name="l01552"></a>01552 <span class="comment"></span>
<a name="l01553"></a>01553 <span class="comment">/**</span>
<a name="l01554"></a>01554 <span class="comment">  * @brief  Clear Channel 5  transfer complete flag.</span>
<a name="l01555"></a>01555 <span class="comment">  * @rmtoll IFCR         CTCIF5        LL_DMA_ClearFlag_TC5</span>
<a name="l01556"></a>01556 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01557"></a>01557 <span class="comment">  * @retval None</span>
<a name="l01558"></a>01558 <span class="comment">  */</span>
<a name="l01559"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">01559</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213" title="Clear Channel 5 transfer complete flag.">LL_DMA_ClearFlag_TC5</a>(DMA_TypeDef *DMAx)
<a name="l01560"></a>01560 {
<a name="l01561"></a>01561   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF5);
<a name="l01562"></a>01562 }
<a name="l01563"></a>01563 <span class="comment"></span>
<a name="l01564"></a>01564 <span class="comment">/**</span>
<a name="l01565"></a>01565 <span class="comment">  * @brief  Clear Channel 6  transfer complete flag.</span>
<a name="l01566"></a>01566 <span class="comment">  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6</span>
<a name="l01567"></a>01567 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01568"></a>01568 <span class="comment">  * @retval None</span>
<a name="l01569"></a>01569 <span class="comment">  */</span>
<a name="l01570"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">01570</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d" title="Clear Channel 6 transfer complete flag.">LL_DMA_ClearFlag_TC6</a>(DMA_TypeDef *DMAx)
<a name="l01571"></a>01571 {
<a name="l01572"></a>01572   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF6);
<a name="l01573"></a>01573 }
<a name="l01574"></a>01574 <span class="comment"></span>
<a name="l01575"></a>01575 <span class="comment">/**</span>
<a name="l01576"></a>01576 <span class="comment">  * @brief  Clear Channel 7  transfer complete flag.</span>
<a name="l01577"></a>01577 <span class="comment">  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7</span>
<a name="l01578"></a>01578 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01579"></a>01579 <span class="comment">  * @retval None</span>
<a name="l01580"></a>01580 <span class="comment">  */</span>
<a name="l01581"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">01581</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a" title="Clear Channel 7 transfer complete flag.">LL_DMA_ClearFlag_TC7</a>(DMA_TypeDef *DMAx)
<a name="l01582"></a>01582 {
<a name="l01583"></a>01583   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF7);
<a name="l01584"></a>01584 }
<a name="l01585"></a>01585 <span class="comment"></span>
<a name="l01586"></a>01586 <span class="comment">/**</span>
<a name="l01587"></a>01587 <span class="comment">  * @brief  Clear Channel 1  half transfer flag.</span>
<a name="l01588"></a>01588 <span class="comment">  * @rmtoll IFCR         CHTIF1        LL_DMA_ClearFlag_HT1</span>
<a name="l01589"></a>01589 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01590"></a>01590 <span class="comment">  * @retval None</span>
<a name="l01591"></a>01591 <span class="comment">  */</span>
<a name="l01592"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">01592</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a" title="Clear Channel 1 half transfer flag.">LL_DMA_ClearFlag_HT1</a>(DMA_TypeDef *DMAx)
<a name="l01593"></a>01593 {
<a name="l01594"></a>01594   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF1);
<a name="l01595"></a>01595 }
<a name="l01596"></a>01596 <span class="comment"></span>
<a name="l01597"></a>01597 <span class="comment">/**</span>
<a name="l01598"></a>01598 <span class="comment">  * @brief  Clear Channel 2  half transfer flag.</span>
<a name="l01599"></a>01599 <span class="comment">  * @rmtoll IFCR         CHTIF2        LL_DMA_ClearFlag_HT2</span>
<a name="l01600"></a>01600 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01601"></a>01601 <span class="comment">  * @retval None</span>
<a name="l01602"></a>01602 <span class="comment">  */</span>
<a name="l01603"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">01603</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425" title="Clear Channel 2 half transfer flag.">LL_DMA_ClearFlag_HT2</a>(DMA_TypeDef *DMAx)
<a name="l01604"></a>01604 {
<a name="l01605"></a>01605   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF2);
<a name="l01606"></a>01606 }
<a name="l01607"></a>01607 <span class="comment"></span>
<a name="l01608"></a>01608 <span class="comment">/**</span>
<a name="l01609"></a>01609 <span class="comment">  * @brief  Clear Channel 3  half transfer flag.</span>
<a name="l01610"></a>01610 <span class="comment">  * @rmtoll IFCR         CHTIF3        LL_DMA_ClearFlag_HT3</span>
<a name="l01611"></a>01611 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01612"></a>01612 <span class="comment">  * @retval None</span>
<a name="l01613"></a>01613 <span class="comment">  */</span>
<a name="l01614"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">01614</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac" title="Clear Channel 3 half transfer flag.">LL_DMA_ClearFlag_HT3</a>(DMA_TypeDef *DMAx)
<a name="l01615"></a>01615 {
<a name="l01616"></a>01616   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF3);
<a name="l01617"></a>01617 }
<a name="l01618"></a>01618 <span class="comment"></span>
<a name="l01619"></a>01619 <span class="comment">/**</span>
<a name="l01620"></a>01620 <span class="comment">  * @brief  Clear Channel 4  half transfer flag.</span>
<a name="l01621"></a>01621 <span class="comment">  * @rmtoll IFCR         CHTIF4        LL_DMA_ClearFlag_HT4</span>
<a name="l01622"></a>01622 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01623"></a>01623 <span class="comment">  * @retval None</span>
<a name="l01624"></a>01624 <span class="comment">  */</span>
<a name="l01625"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">01625</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577" title="Clear Channel 4 half transfer flag.">LL_DMA_ClearFlag_HT4</a>(DMA_TypeDef *DMAx)
<a name="l01626"></a>01626 {
<a name="l01627"></a>01627   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF4);
<a name="l01628"></a>01628 }
<a name="l01629"></a>01629 <span class="comment"></span>
<a name="l01630"></a>01630 <span class="comment">/**</span>
<a name="l01631"></a>01631 <span class="comment">  * @brief  Clear Channel 5  half transfer flag.</span>
<a name="l01632"></a>01632 <span class="comment">  * @rmtoll IFCR         CHTIF5        LL_DMA_ClearFlag_HT5</span>
<a name="l01633"></a>01633 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01634"></a>01634 <span class="comment">  * @retval None</span>
<a name="l01635"></a>01635 <span class="comment">  */</span>
<a name="l01636"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">01636</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43" title="Clear Channel 5 half transfer flag.">LL_DMA_ClearFlag_HT5</a>(DMA_TypeDef *DMAx)
<a name="l01637"></a>01637 {
<a name="l01638"></a>01638   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF5);
<a name="l01639"></a>01639 }
<a name="l01640"></a>01640 <span class="comment"></span>
<a name="l01641"></a>01641 <span class="comment">/**</span>
<a name="l01642"></a>01642 <span class="comment">  * @brief  Clear Channel 6  half transfer flag.</span>
<a name="l01643"></a>01643 <span class="comment">  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6</span>
<a name="l01644"></a>01644 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01645"></a>01645 <span class="comment">  * @retval None</span>
<a name="l01646"></a>01646 <span class="comment">  */</span>
<a name="l01647"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">01647</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433" title="Clear Channel 6 half transfer flag.">LL_DMA_ClearFlag_HT6</a>(DMA_TypeDef *DMAx)
<a name="l01648"></a>01648 {
<a name="l01649"></a>01649   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF6);
<a name="l01650"></a>01650 }
<a name="l01651"></a>01651 <span class="comment"></span>
<a name="l01652"></a>01652 <span class="comment">/**</span>
<a name="l01653"></a>01653 <span class="comment">  * @brief  Clear Channel 7  half transfer flag.</span>
<a name="l01654"></a>01654 <span class="comment">  * @rmtoll IFCR         CHTIF7        LL_DMA_ClearFlag_HT7</span>
<a name="l01655"></a>01655 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01656"></a>01656 <span class="comment">  * @retval None</span>
<a name="l01657"></a>01657 <span class="comment">  */</span>
<a name="l01658"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">01658</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52" title="Clear Channel 7 half transfer flag.">LL_DMA_ClearFlag_HT7</a>(DMA_TypeDef *DMAx)
<a name="l01659"></a>01659 {
<a name="l01660"></a>01660   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF7);
<a name="l01661"></a>01661 }
<a name="l01662"></a>01662 <span class="comment"></span>
<a name="l01663"></a>01663 <span class="comment">/**</span>
<a name="l01664"></a>01664 <span class="comment">  * @brief  Clear Channel 1 transfer error flag.</span>
<a name="l01665"></a>01665 <span class="comment">  * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1</span>
<a name="l01666"></a>01666 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01667"></a>01667 <span class="comment">  * @retval None</span>
<a name="l01668"></a>01668 <span class="comment">  */</span>
<a name="l01669"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">01669</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f" title="Clear Channel 1 transfer error flag.">LL_DMA_ClearFlag_TE1</a>(DMA_TypeDef *DMAx)
<a name="l01670"></a>01670 {
<a name="l01671"></a>01671   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF1);
<a name="l01672"></a>01672 }
<a name="l01673"></a>01673 <span class="comment"></span>
<a name="l01674"></a>01674 <span class="comment">/**</span>
<a name="l01675"></a>01675 <span class="comment">  * @brief  Clear Channel 2 transfer error flag.</span>
<a name="l01676"></a>01676 <span class="comment">  * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2</span>
<a name="l01677"></a>01677 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01678"></a>01678 <span class="comment">  * @retval None</span>
<a name="l01679"></a>01679 <span class="comment">  */</span>
<a name="l01680"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">01680</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66" title="Clear Channel 2 transfer error flag.">LL_DMA_ClearFlag_TE2</a>(DMA_TypeDef *DMAx)
<a name="l01681"></a>01681 {
<a name="l01682"></a>01682   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF2);
<a name="l01683"></a>01683 }
<a name="l01684"></a>01684 <span class="comment"></span>
<a name="l01685"></a>01685 <span class="comment">/**</span>
<a name="l01686"></a>01686 <span class="comment">  * @brief  Clear Channel 3 transfer error flag.</span>
<a name="l01687"></a>01687 <span class="comment">  * @rmtoll IFCR         CTEIF3        LL_DMA_ClearFlag_TE3</span>
<a name="l01688"></a>01688 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01689"></a>01689 <span class="comment">  * @retval None</span>
<a name="l01690"></a>01690 <span class="comment">  */</span>
<a name="l01691"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">01691</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb" title="Clear Channel 3 transfer error flag.">LL_DMA_ClearFlag_TE3</a>(DMA_TypeDef *DMAx)
<a name="l01692"></a>01692 {
<a name="l01693"></a>01693   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF3);
<a name="l01694"></a>01694 }
<a name="l01695"></a>01695 <span class="comment"></span>
<a name="l01696"></a>01696 <span class="comment">/**</span>
<a name="l01697"></a>01697 <span class="comment">  * @brief  Clear Channel 4 transfer error flag.</span>
<a name="l01698"></a>01698 <span class="comment">  * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4</span>
<a name="l01699"></a>01699 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01700"></a>01700 <span class="comment">  * @retval None</span>
<a name="l01701"></a>01701 <span class="comment">  */</span>
<a name="l01702"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">01702</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24" title="Clear Channel 4 transfer error flag.">LL_DMA_ClearFlag_TE4</a>(DMA_TypeDef *DMAx)
<a name="l01703"></a>01703 {
<a name="l01704"></a>01704   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF4);
<a name="l01705"></a>01705 }
<a name="l01706"></a>01706 <span class="comment"></span>
<a name="l01707"></a>01707 <span class="comment">/**</span>
<a name="l01708"></a>01708 <span class="comment">  * @brief  Clear Channel 5 transfer error flag.</span>
<a name="l01709"></a>01709 <span class="comment">  * @rmtoll IFCR         CTEIF5        LL_DMA_ClearFlag_TE5</span>
<a name="l01710"></a>01710 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01711"></a>01711 <span class="comment">  * @retval None</span>
<a name="l01712"></a>01712 <span class="comment">  */</span>
<a name="l01713"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">01713</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514" title="Clear Channel 5 transfer error flag.">LL_DMA_ClearFlag_TE5</a>(DMA_TypeDef *DMAx)
<a name="l01714"></a>01714 {
<a name="l01715"></a>01715   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF5);
<a name="l01716"></a>01716 }
<a name="l01717"></a>01717 <span class="comment"></span>
<a name="l01718"></a>01718 <span class="comment">/**</span>
<a name="l01719"></a>01719 <span class="comment">  * @brief  Clear Channel 6 transfer error flag.</span>
<a name="l01720"></a>01720 <span class="comment">  * @rmtoll IFCR         CTEIF6        LL_DMA_ClearFlag_TE6</span>
<a name="l01721"></a>01721 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01722"></a>01722 <span class="comment">  * @retval None</span>
<a name="l01723"></a>01723 <span class="comment">  */</span>
<a name="l01724"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">01724</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02" title="Clear Channel 6 transfer error flag.">LL_DMA_ClearFlag_TE6</a>(DMA_TypeDef *DMAx)
<a name="l01725"></a>01725 {
<a name="l01726"></a>01726   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF6);
<a name="l01727"></a>01727 }
<a name="l01728"></a>01728 <span class="comment"></span>
<a name="l01729"></a>01729 <span class="comment">/**</span>
<a name="l01730"></a>01730 <span class="comment">  * @brief  Clear Channel 7 transfer error flag.</span>
<a name="l01731"></a>01731 <span class="comment">  * @rmtoll IFCR         CTEIF7        LL_DMA_ClearFlag_TE7</span>
<a name="l01732"></a>01732 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01733"></a>01733 <span class="comment">  * @retval None</span>
<a name="l01734"></a>01734 <span class="comment">  */</span>
<a name="l01735"></a><a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">01735</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624" title="Clear Channel 7 transfer error flag.">LL_DMA_ClearFlag_TE7</a>(DMA_TypeDef *DMAx)
<a name="l01736"></a>01736 {
<a name="l01737"></a>01737   WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF7);
<a name="l01738"></a>01738 }
<a name="l01739"></a>01739 <span class="comment"></span>
<a name="l01740"></a>01740 <span class="comment">/**</span>
<a name="l01741"></a>01741 <span class="comment">  * @}</span>
<a name="l01742"></a>01742 <span class="comment">  */</span>
<a name="l01743"></a>01743 <span class="comment"></span>
<a name="l01744"></a>01744 <span class="comment">/** @defgroup DMA_LL_EF_IT_Management IT_Management</span>
<a name="l01745"></a>01745 <span class="comment">  * @{</span>
<a name="l01746"></a>01746 <span class="comment">  */</span>
<a name="l01747"></a>01747 <span class="comment"></span>
<a name="l01748"></a>01748 <span class="comment">/**</span>
<a name="l01749"></a>01749 <span class="comment">  * @brief  Enable Transfer complete interrupt.</span>
<a name="l01750"></a>01750 <span class="comment">  * @rmtoll CCR          TCIE          LL_DMA_EnableIT_TC</span>
<a name="l01751"></a>01751 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01752"></a>01752 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01753"></a>01753 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01754"></a>01754 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01755"></a>01755 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01756"></a>01756 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01757"></a>01757 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01758"></a>01758 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01759"></a>01759 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01760"></a>01760 <span class="comment">  * @retval None</span>
<a name="l01761"></a>01761 <span class="comment">  */</span>
<a name="l01762"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">01762</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42" title="Enable Transfer complete interrupt.">LL_DMA_EnableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01763"></a>01763 {
<a name="l01764"></a>01764   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_TCIE);
<a name="l01765"></a>01765 }
<a name="l01766"></a>01766 <span class="comment"></span>
<a name="l01767"></a>01767 <span class="comment">/**</span>
<a name="l01768"></a>01768 <span class="comment">  * @brief  Enable Half transfer interrupt.</span>
<a name="l01769"></a>01769 <span class="comment">  * @rmtoll CCR          HTIE          LL_DMA_EnableIT_HT</span>
<a name="l01770"></a>01770 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01771"></a>01771 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01772"></a>01772 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01773"></a>01773 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01774"></a>01774 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01775"></a>01775 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01776"></a>01776 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01777"></a>01777 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01778"></a>01778 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01779"></a>01779 <span class="comment">  * @retval None</span>
<a name="l01780"></a>01780 <span class="comment">  */</span>
<a name="l01781"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f">01781</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f" title="Enable Half transfer interrupt.">LL_DMA_EnableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01782"></a>01782 {
<a name="l01783"></a>01783   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_HTIE);
<a name="l01784"></a>01784 }
<a name="l01785"></a>01785 <span class="comment"></span>
<a name="l01786"></a>01786 <span class="comment">/**</span>
<a name="l01787"></a>01787 <span class="comment">  * @brief  Enable Transfer error interrupt.</span>
<a name="l01788"></a>01788 <span class="comment">  * @rmtoll CCR          TEIE          LL_DMA_EnableIT_TE</span>
<a name="l01789"></a>01789 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01790"></a>01790 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01791"></a>01791 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01792"></a>01792 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01793"></a>01793 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01794"></a>01794 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01795"></a>01795 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01796"></a>01796 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01797"></a>01797 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01798"></a>01798 <span class="comment">  * @retval None</span>
<a name="l01799"></a>01799 <span class="comment">  */</span>
<a name="l01800"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94">01800</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94" title="Enable Transfer error interrupt.">LL_DMA_EnableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01801"></a>01801 {
<a name="l01802"></a>01802   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_TEIE);
<a name="l01803"></a>01803 }
<a name="l01804"></a>01804 <span class="comment"></span>
<a name="l01805"></a>01805 <span class="comment">/**</span>
<a name="l01806"></a>01806 <span class="comment">  * @brief  Disable Transfer complete interrupt.</span>
<a name="l01807"></a>01807 <span class="comment">  * @rmtoll CCR          TCIE          LL_DMA_DisableIT_TC</span>
<a name="l01808"></a>01808 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01809"></a>01809 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01810"></a>01810 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01811"></a>01811 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01812"></a>01812 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01813"></a>01813 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01814"></a>01814 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01815"></a>01815 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01816"></a>01816 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01817"></a>01817 <span class="comment">  * @retval None</span>
<a name="l01818"></a>01818 <span class="comment">  */</span>
<a name="l01819"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6">01819</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6" title="Disable Transfer complete interrupt.">LL_DMA_DisableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01820"></a>01820 {
<a name="l01821"></a>01821   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_TCIE);
<a name="l01822"></a>01822 }
<a name="l01823"></a>01823 <span class="comment"></span>
<a name="l01824"></a>01824 <span class="comment">/**</span>
<a name="l01825"></a>01825 <span class="comment">  * @brief  Disable Half transfer interrupt.</span>
<a name="l01826"></a>01826 <span class="comment">  * @rmtoll CCR          HTIE          LL_DMA_DisableIT_HT</span>
<a name="l01827"></a>01827 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01828"></a>01828 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01829"></a>01829 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01830"></a>01830 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01831"></a>01831 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01832"></a>01832 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01833"></a>01833 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01834"></a>01834 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01835"></a>01835 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01836"></a>01836 <span class="comment">  * @retval None</span>
<a name="l01837"></a>01837 <span class="comment">  */</span>
<a name="l01838"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce">01838</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce" title="Disable Half transfer interrupt.">LL_DMA_DisableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01839"></a>01839 {
<a name="l01840"></a>01840   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_HTIE);
<a name="l01841"></a>01841 }
<a name="l01842"></a>01842 <span class="comment"></span>
<a name="l01843"></a>01843 <span class="comment">/**</span>
<a name="l01844"></a>01844 <span class="comment">  * @brief  Disable Transfer error interrupt.</span>
<a name="l01845"></a>01845 <span class="comment">  * @rmtoll CCR          TEIE          LL_DMA_DisableIT_TE</span>
<a name="l01846"></a>01846 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01847"></a>01847 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01848"></a>01848 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01849"></a>01849 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01850"></a>01850 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01851"></a>01851 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01852"></a>01852 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01853"></a>01853 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01854"></a>01854 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01855"></a>01855 <span class="comment">  * @retval None</span>
<a name="l01856"></a>01856 <span class="comment">  */</span>
<a name="l01857"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5">01857</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5" title="Disable Transfer error interrupt.">LL_DMA_DisableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01858"></a>01858 {
<a name="l01859"></a>01859   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, DMA_CCR_TEIE);
<a name="l01860"></a>01860 }
<a name="l01861"></a>01861 <span class="comment"></span>
<a name="l01862"></a>01862 <span class="comment">/**</span>
<a name="l01863"></a>01863 <span class="comment">  * @brief  Check if Transfer complete Interrupt is enabled.</span>
<a name="l01864"></a>01864 <span class="comment">  * @rmtoll CCR          TCIE          LL_DMA_IsEnabledIT_TC</span>
<a name="l01865"></a>01865 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01866"></a>01866 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01867"></a>01867 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01868"></a>01868 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01869"></a>01869 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01870"></a>01870 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01871"></a>01871 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01872"></a>01872 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01873"></a>01873 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01874"></a>01874 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01875"></a>01875 <span class="comment">  */</span>
<a name="l01876"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">01876</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6" title="Check if Transfer complete Interrupt is enabled.">LL_DMA_IsEnabledIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01877"></a>01877 {
<a name="l01878"></a>01878   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l01879"></a>01879                    DMA_CCR_TCIE) == (DMA_CCR_TCIE));
<a name="l01880"></a>01880 }
<a name="l01881"></a>01881 <span class="comment"></span>
<a name="l01882"></a>01882 <span class="comment">/**</span>
<a name="l01883"></a>01883 <span class="comment">  * @brief  Check if Half transfer Interrupt is enabled.</span>
<a name="l01884"></a>01884 <span class="comment">  * @rmtoll CCR          HTIE          LL_DMA_IsEnabledIT_HT</span>
<a name="l01885"></a>01885 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01886"></a>01886 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01887"></a>01887 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01888"></a>01888 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01889"></a>01889 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01890"></a>01890 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01891"></a>01891 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01892"></a>01892 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01893"></a>01893 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01894"></a>01894 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01895"></a>01895 <span class="comment">  */</span>
<a name="l01896"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551">01896</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551" title="Check if Half transfer Interrupt is enabled.">LL_DMA_IsEnabledIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01897"></a>01897 {
<a name="l01898"></a>01898   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l01899"></a>01899                    DMA_CCR_HTIE) == (DMA_CCR_HTIE));
<a name="l01900"></a>01900 }
<a name="l01901"></a>01901 <span class="comment"></span>
<a name="l01902"></a>01902 <span class="comment">/**</span>
<a name="l01903"></a>01903 <span class="comment">  * @brief  Check if Transfer error Interrupt is enabled.</span>
<a name="l01904"></a>01904 <span class="comment">  * @rmtoll CCR          TEIE          LL_DMA_IsEnabledIT_TE</span>
<a name="l01905"></a>01905 <span class="comment">  * @param  DMAx DMAx Instance</span>
<a name="l01906"></a>01906 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01907"></a>01907 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_1</span>
<a name="l01908"></a>01908 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_2</span>
<a name="l01909"></a>01909 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_3</span>
<a name="l01910"></a>01910 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_4</span>
<a name="l01911"></a>01911 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_5</span>
<a name="l01912"></a>01912 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_6</span>
<a name="l01913"></a>01913 <span class="comment">  *         @arg @ref LL_DMA_CHANNEL_7</span>
<a name="l01914"></a>01914 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01915"></a>01915 <span class="comment">  */</span>
<a name="l01916"></a><a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae">01916</a> __STATIC_INLINE uint32_t <a class="code" href="group/group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae" title="Check if Transfer error Interrupt is enabled.">LL_DMA_IsEnabledIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Channel)
<a name="l01917"></a>01917 {
<a name="l01918"></a>01918   <span class="keywordflow">return</span> (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,
<a name="l01919"></a>01919                    DMA_CCR_TEIE) == (DMA_CCR_TEIE));
<a name="l01920"></a>01920 }
<a name="l01921"></a>01921 <span class="comment"></span>
<a name="l01922"></a>01922 <span class="comment">/**</span>
<a name="l01923"></a>01923 <span class="comment">  * @}</span>
<a name="l01924"></a>01924 <span class="comment">  */</span>
<a name="l01925"></a>01925 
<a name="l01926"></a>01926 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l01927"></a>01927 <span class="preprocessor"></span><span class="comment">/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions</span>
<a name="l01928"></a>01928 <span class="comment">  * @{</span>
<a name="l01929"></a>01929 <span class="comment">  */</span>
<a name="l01930"></a>01930 
<a name="l01931"></a>01931 uint32_t <a class="code" href="group/group__DMA__LL__EF__Init.html#gad4f1e3538a42e3c61b359de15e7e11a6" title="Initialize the DMA registers according to the specified parameters in DMA_InitStruct.">LL_DMA_Init</a>(DMA_TypeDef *DMAx, uint32_t Channel, <a class="code" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct);
<a name="l01932"></a>01932 uint32_t <a class="code" href="group/group__DMA__LL__EF__Init.html#ga54198808a784936dd078e43481ca8cc9" title="De-initialize the DMA registers to their default reset values.">LL_DMA_DeInit</a>(DMA_TypeDef *DMAx, uint32_t Channel);
<a name="l01933"></a>01933 <span class="keywordtype">void</span> <a class="code" href="group/group__DMA__LL__EF__Init.html#gad828fb5e4097e52a8bfeb562fde05512" title="Set each LL_DMA_InitTypeDef field to default value.">LL_DMA_StructInit</a>(<a class="code" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct);
<a name="l01934"></a>01934 <span class="comment"></span>
<a name="l01935"></a>01935 <span class="comment">/**</span>
<a name="l01936"></a>01936 <span class="comment">  * @}</span>
<a name="l01937"></a>01937 <span class="comment">  */</span>
<a name="l01938"></a>01938 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l01939"></a>01939 <span class="comment"></span>
<a name="l01940"></a>01940 <span class="comment">/**</span>
<a name="l01941"></a>01941 <span class="comment">  * @}</span>
<a name="l01942"></a>01942 <span class="comment">  */</span>
<a name="l01943"></a>01943 <span class="comment"></span>
<a name="l01944"></a>01944 <span class="comment">/**</span>
<a name="l01945"></a>01945 <span class="comment">  * @}</span>
<a name="l01946"></a>01946 <span class="comment">  */</span>
<a name="l01947"></a>01947 
<a name="l01948"></a>01948 <span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span>
<a name="l01949"></a>01949 <span class="comment"></span>
<a name="l01950"></a>01950 <span class="comment">/**</span>
<a name="l01951"></a>01951 <span class="comment">  * @}</span>
<a name="l01952"></a>01952 <span class="comment">  */</span>
<a name="l01953"></a>01953 
<a name="l01954"></a>01954 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span>}
<a name="l01956"></a>01956 <span class="preprocessor">#endif</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span>
<a name="l01958"></a>01958 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_DMA_H */</span>
<a name="l01959"></a>01959 
<a name="l01960"></a>01960 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:55:20 for STM32F103xB HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
