
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+78 (git sha1 156752695, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `counter'. Setting top module to counter.

2.1. Analyzing design hierarchy..
Top module:  \counter

2.2. Analyzing design hierarchy..
Top module:  \counter
Removed 0 unused modules.
Module counter directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== counter ===

        +----------Local Count, excluding submodules.
        | 
       24 wires
       45 wire bits
        5 public wires
       11 public wire bits
        3 ports
        6 port bits
       25 cells
        2   $add
        2   $anyinit
        2   $assert
        1   $assume
        4   $eq
        5   $ff
        1   $logic_or
        7   $mux
        1   $not

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module counter.

End of script. Logfile hash: a551bff1a1, CPU: user 0.01s system 0.02s, MEM: 14.43 MB peak
Yosys 0.60+78 (git sha1 156752695, clang++ 18.1.8 -fPIC -O3)
Time spent: 60% 2x write_smt2 (0 sec), 17% 2x read_rtlil (0 sec), ...
