// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "09/24/2023 21:38:17"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RSTrigger (
	R,
	S,
	Q,
	Qn);
input 	R;
input 	S;
output 	Q;
output 	Qn;

// Design Ports Information
// Q	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Qn	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \R~input_o ;
wire \Q~output_o ;
wire \Qn~output_o ;
wire \S~input_o ;
wire \comb~1_combout ;
wire \comb~0_combout ;
wire \Q$latch~combout ;


// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \R~input (
	.i(R),
	.ibar(gnd),
	.o(\R~input_o ));
// synopsys translate_off
defparam \R~input .bus_hold = "false";
defparam \R~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Q~output (
	.i(\Q$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q~output_o ),
	.obar());
// synopsys translate_off
defparam \Q~output .bus_hold = "false";
defparam \Q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \Qn~output (
	.i(!\Q$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Qn~output_o ),
	.obar());
// synopsys translate_off
defparam \Qn~output .bus_hold = "false";
defparam \Qn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \S~input (
	.i(S),
	.ibar(gnd),
	.o(\S~input_o ));
// synopsys translate_off
defparam \S~input .bus_hold = "false";
defparam \S~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\S~input_o ) # (!\R~input_o )

	.dataa(\R~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\S~input_o ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hFF55;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\R~input_o ) # (!\S~input_o )

	.dataa(\R~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\S~input_o ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hAAFF;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N12
cycloneive_lcell_comb Q$latch(
// Equation(s):
// \Q$latch~combout  = (\comb~0_combout  & ((\Q$latch~combout ) # (!\comb~1_combout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(gnd),
	.datad(\Q$latch~combout ),
	.cin(gnd),
	.combout(\Q$latch~combout ),
	.cout());
// synopsys translate_off
defparam Q$latch.lut_mask = 16'hCC44;
defparam Q$latch.sum_lutc_input = "datac";
// synopsys translate_on

assign Q = \Q~output_o ;

assign Qn = \Qn~output_o ;

endmodule
