Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'dout' [C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'derr' [C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/top.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'Din' [C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/digit.v:32]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/ALU.v:37]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Silviu/AMD_Internship/ALU_digit_dec/digitDecoder.srcs/sources_1/new/ALU.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_p
Compiling module xil_defaultlib.ALU(WIDTH=12)
Compiling module xil_defaultlib.dec_err
Compiling module xil_defaultlib.dec_sel
Compiling module xil_defaultlib.mux12_4
Compiling module xil_defaultlib.div_t
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.dig_dec
Compiling module xil_defaultlib.dec2_4
Compiling module xil_defaultlib.digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
