5 17 1fd41 11 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (inline3.vcd) 2 -o (inline3.cdd) 2 -v (inline3.v) 2 -y (lib) 2 -F (fsm=state,next_state) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 inline3.v 8 57 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 35 35 35 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 30f000a 1 1 0 1 1 0 4 19 0 f 0 c 0 c 0 0
1 b 2 11 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 11 7000d 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 11 70010 1 0 0 0 1 17 0 1 0 1 0 0
1 clock 5 12 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 6 13 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 width 7 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 inline3.v 15 19 1 
2 3 16 16 16 8000b 1 0 21004 0 0 2 16 0 0
2 4 16 16 16 30003 0 0 1400 0 0 32 48 0 0
2 5 16 16 16 10004 0 23 1410 0 4 2 18 0 3 0 0 0 0 a
2 6 16 16 16 1000b 1 37 16 3 5
2 7 17 17 17 b000b 2 1 100c 0 0 1 1 d
2 8 17 17 17 3000b 3 27 100a 7 0 1 18 0 1 0 0 0 0
2 9 18 18 18 f000f 1 1 1008 0 0 1 1 c
2 10 18 18 18 b000b 1 1 1004 0 0 1 1 b
2 11 18 18 18 b000f 1 9 1088 9 10 1 18 0 1 0 1 0 0
2 12 18 18 18 90009 1 0 1008 0 0 32 48 2 0
2 13 18 18 18 80011 1 25 1008 11 12 2 18 0 3 0 3 0 0
2 14 18 18 18 30003 1 0 1404 0 0 32 48 0 0
2 15 18 18 18 10004 0 23 1410 0 14 2 18 0 3 0 0 0 0 a
2 16 18 18 18 10011 1 37 1a 13 15
4 6 11 8 8 6
4 8 0 16 0 6
4 16 0 0 0 6
3 0 fsm "main.fsm" 0 lib/fsm.v 1 37 1 
2 17 23 23 23 110015 8 1 100c 0 0 1 1 clock
2 18 23 23 23 90015 d 27 100a 17 0 1 18 0 1 0 0 0 0
2 19 23 23 23 36003f 2 1 100c 0 0 2 1 next_state
2 20 23 23 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 21 23 23 23 210032 3 1a 100c 19 20 2 18 0 3 3 2 0 0
2 22 23 23 23 210025 2 1 100c 0 0 1 1 reset
2 23 23 23 23 21003f 3 19 100c 21 22 2 18 0 3 3 2 0 0
2 24 23 23 23 18001c 0 1 1410 0 0 2 1 state
2 25 23 23 23 18003f 4 38 e 23 24
2 26 26 26 26 230026 1 1 1004 0 0 1 1 tail
2 27 26 26 26 230026 1 29 1008 26 0 1 18 0 1 0 0 0 0
2 28 26 26 26 1a001e 2 1 100c 0 0 1 1 valid
2 29 26 26 26 1a001e 2 29 1008 28 0 1 18 0 1 0 0 0 0
2 30 26 26 26 120015 1 1 1008 0 0 1 1 head
2 31 26 26 26 120015 1 29 1008 30 0 1 18 0 1 0 0 0 0
2 32 26 26 26 9000d 3 1 100c 0 0 2 1 state
2 33 26 26 26 9000d 3 29 1008 32 0 1 18 0 1 0 0 0 0
2 34 26 26 26 90015 4 2b 1008 31 33 1 18 0 1 0 0 0 0
2 35 26 26 26 9001e 4 2b 1008 29 34 1 18 0 1 0 0 0 0
2 36 26 26 26 90026 9 2b 100a 27 35 1 18 0 1 0 0 0 0
2 37 27 27 27 20006 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 38 0 0 0 0 4 1 100e 0 0 2 1 next_state
2 39 0 0 0 0 4 1 100e 0 0 2 1 state
1 clock 8 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 9 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 10 11 a 1 0 0 0 1 17 1 1 0 0 0 0
1 tail 11 12 a 1 0 0 0 1 17 1 1 0 0 0 0
1 valid 12 13 a 1 0 0 0 1 17 1 1 0 1 0 0
1 state 13 20 7000b 1 0 1 0 2 17 0 3 0 3 1 0
1 next_state 14 21 107000b 1 0 1 0 2 17 0 3 0 2 0 0
1 STATE_IDLE 15 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 16 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 17 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 18 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 38 f 38 38 0
4 39 f 39 39 0
4 18 1 25 0 18
4 25 6 18 18 18
4 36 1 37 0 36
4 37 6 36 0 36
6 39 38 1  0 3 2 2 16 0 0  2 16 1 0  2 16 2 0  2 16 0 0  2 16 2 0   3  0 0 1  1 1 1  2 1 1
3 1 fsm.u$0 "main.fsm.u$0" 0 lib/fsm.v 27 34 1 
2 40 29 29 29 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 41 28 28 28 9000d a 1 100e 0 0 2 1 state
2 42 29 29 29 0 4 2d 100e 40 41 1 18 0 1 1 1 0 0
2 43 30 30 30 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 44 30 30 30 0 3 2d 100e 43 41 1 18 0 1 1 1 0 0
2 45 31 31 31 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 46 31 31 31 0 2 2d 100e 45 41 1 18 0 1 1 1 0 0
2 47 32 32 32 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 48 32 32 32 0 1 2d 1006 47 41 1 18 0 1 1 0 0 0
2 49 32 32 32 3d0046 0 32 1010 0 0 2 1 STATE_IDLE
2 50 32 32 32 300039 0 32 1010 0 0 2 1 STATE_HEAD
2 51 32 32 32 1f0039 0 1a 1030 49 50 2 18 0 3 0 0 0 0
2 52 32 32 32 28002b 0 1 1010 0 0 1 1 head
2 53 32 32 32 200024 0 1 1010 0 0 1 1 valid
2 54 32 32 32 1f002c 0 8 201030 52 53 1 18 0 1 0 0 0 0
2 55 32 32 32 1f0046 0 19 1030 51 54 2 18 0 3 0 0 0 0
2 56 32 32 32 12001b 0 1 1410 0 0 2 1 next_state
2 57 32 32 32 120046 0 37 32 55 56
2 58 31 31 31 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 59 31 31 31 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 60 31 31 31 1f0039 1 1a 1008 58 59 2 18 0 3 1 2 0 0
2 61 31 31 31 28002b 1 1 1004 0 0 1 1 tail
2 62 31 31 31 200024 1 1 1008 0 0 1 1 valid
2 63 31 31 31 1f002c 1 8 201104 61 62 1 18 0 1 0 1 0 0
2 64 31 31 31 1f0046 1 19 1008 60 63 2 18 0 3 1 2 0 0
2 65 31 31 31 12001b 0 1 1410 0 0 2 1 next_state
2 66 31 31 31 120046 1 37 a 64 65
2 67 30 30 30 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 68 30 30 30 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 69 30 30 30 1f0039 1 1a 1008 67 68 2 18 0 3 1 2 0 0
2 70 30 30 30 28002b 1 1 1004 0 0 1 1 tail
2 71 30 30 30 200024 1 1 1008 0 0 1 1 valid
2 72 30 30 30 1f002c 1 8 201104 70 71 1 18 0 1 0 1 0 0
2 73 30 30 30 1f0046 1 19 1008 69 72 2 18 0 3 1 2 0 0
2 74 30 30 30 12001b 0 1 1410 0 0 2 1 next_state
2 75 30 30 30 120046 1 37 1a 73 74
2 76 29 29 29 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 77 29 29 29 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 78 29 29 29 1f0039 1 1a 1004 76 77 2 18 0 3 3 0 0 0
2 79 29 29 29 28002b 1 1 1008 0 0 1 1 head
2 80 29 29 29 200024 1 1 1014 0 0 1 1 valid
2 81 29 29 29 1f002c 1 8 201094 79 80 1 18 0 1 1 0 0 0
2 82 29 29 29 1f0046 1 19 1034 78 81 2 18 0 3 3 0 0 0
2 83 29 29 29 12001b 0 1 1410 0 0 2 1 next_state
2 84 29 29 29 120046 1 37 36 82 83
4 42 11 84 44 42
4 84 0 0 0 42
4 44 0 75 46 42
4 75 0 0 0 42
4 46 0 66 48 42
4 66 0 0 0 42
4 48 0 57 0 42
4 57 0 0 0 42
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1 
2 85 8 284 284 180018 1 0 1004 0 0 32 48 0 0
2 86 8 284 284 a0014 0 1 1410 0 0 32 33 error_count
2 87 8 284 284 a0018 1 37 16 85 86
2 88 9 285 285 180018 1 0 1004 0 0 32 48 0 0
2 89 9 285 285 a0014 0 1 1410 0 0 32 33 cover_count
2 90 9 285 285 a0018 1 37 16 88 89
2 91 9 514 514 530056 1 0 21008 0 0 1 16 1 0
2 92 9 514 514 4c004f 1 0 21004 0 0 1 16 0 0
2 93 9 514 514 4a004a 1 0 1008 0 0 32 48 1 0
2 94 9 514 514 440048 1 32 1008 0 0 32 1 width
2 95 9 514 514 44004a 1 7 1208 93 94 32 18 0 ffffffff fffffffc 1 2 0
2 96 9 514 514 430051 1 25 1004 92 95 1 18 0 1 1 0 0 0
2 97 9 514 514 430056 1 31 1008 91 96 2 18 0 3 2 1 0 0
2 98 9 514 514 420057 1 26 1008 97 0 2 18 0 3 2 1 0 0
2 99 9 514 514 27002f 1 1 1008 0 0 2 1 test_expr
2 100 9 514 514 270057 2 7 1204 98 99 2 18 0 3 2 0 0 1
2 101 9 514 514 150021 0 1 1410 0 0 2 1 dec_test_expr
2 102 9 514 514 150057 2 36 6 100 101
2 103 10 515 515 4c004f 1 0 21004 0 0 1 16 0 0
2 104 10 515 515 46004a 1 32 1008 0 0 32 1 width
2 105 10 515 515 450051 1 25 1004 103 104 2 18 0 3 3 0 0 0
2 106 10 515 515 33003f 1 1 1004 0 0 2 1 dec_test_expr
2 107 10 515 515 27002f 1 1 1008 0 0 2 1 test_expr
2 108 10 515 515 260040 1 8 201104 106 107 2 18 0 3 2 3 0 0
2 109 10 515 515 250052 2 11 201008 105 108 1 18 0 1 0 1 0 0
2 110 10 515 515 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 111 10 515 515 150052 2 36 a 109 110
2 112 11 516 516 4c004f 1 0 21004 0 0 1 16 0 0
2 113 11 516 516 46004a 1 32 1008 0 0 32 1 width
2 114 11 516 516 450051 1 25 1004 112 113 2 18 0 3 3 0 0 0
2 115 11 516 516 37003f 1 1 1008 0 0 2 1 test_expr
2 116 11 516 516 27002f 1 1 1008 0 0 2 1 test_expr
2 117 11 516 516 260040 1 2 201204 115 116 2 18 0 3 2 0 0 1
2 118 11 516 516 250052 2 11 201008 114 117 1 18 0 1 0 1 0 0
2 119 11 516 516 130021 0 1 1410 0 0 1 1 valid_test_expr
2 120 11 516 516 130052 2 36 a 118 119
2 121 78 583 583 140016 8 1 100c 0 0 1 1 clk
2 122 78 583 583 c0016 d 27 100a 121 0 1 18 0 1 0 0 0 0
2 123 78 583 583 19001d 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$21
2 124 93 598 598 140016 8 1 100c 0 0 1 1 clk
2 125 93 598 598 c0016 d 27 100a 124 0 1 18 0 1 0 0 0 0
2 126 93 598 598 19001d 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$25
2 127 110 615 615 440051 1 1 1008 0 0 2 1 prev_test_expr
2 128 110 615 615 37003f 1 1 1008 0 0 2 1 test_expr
2 129 110 615 615 360052 2 15 201004 127 128 1 18 0 1 1 0 0 0
2 130 110 615 615 300030 1 0 1004 0 0 32 48 0 0
2 131 110 615 615 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 132 110 615 615 190031 1 e 201008 130 131 1 18 0 1 0 1 0 0
2 133 110 615 615 180053 3 18 201104 129 132 1 18 0 1 0 1 0 0
2 134 110 615 615 90014 0 1 1410 0 0 1 1 fire_cover_1
2 135 110 615 615 90053 2 35 6 133 134
2 136 111 616 616 720086 2 1 100c 0 0 2 1 prev_one_hots_checked
2 137 111 616 616 5e006d 2 1 100c 0 0 2 1 one_hots_checked
2 138 111 616 616 5d0087 3 15 20100c 136 137 1 18 0 1 1 1 0 0
2 139 111 616 616 520055 1 0 21008 0 0 1 16 1 0
2 140 111 616 616 4c0050 1 32 1008 0 0 32 1 width
2 141 111 616 616 4b0057 1 25 1008 139 140 2 18 0 3 0 3 0 0
2 142 111 616 616 370046 2 1 100c 0 0 2 1 one_hots_checked
2 143 111 616 616 360058 3 11 201004 141 142 1 18 0 1 1 0 0 0
2 144 111 616 616 300030 1 0 1004 0 0 32 48 0 0
2 145 111 616 616 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 146 111 616 616 190031 1 e 201008 144 145 1 18 0 1 0 1 0 0
2 147 111 616 616 190058 3 18 1104 143 146 1 18 0 1 0 1 0 0
2 148 111 616 616 180088 4 18 201184 138 147 1 18 0 1 1 1 0 0
2 149 111 616 616 90014 0 1 1410 0 0 1 1 fire_cover_2
2 150 111 616 616 90088 2 35 6 148 149
2 151 112 617 617 700073 1 0 21004 0 0 1 16 0 0
2 152 112 617 617 6a006e 1 32 1008 0 0 32 1 width
2 153 112 617 617 690075 1 25 1004 151 152 2 18 0 3 3 0 0 0
2 154 112 617 617 570064 1 1 1008 0 0 2 1 prev_test_expr
2 155 112 617 617 560076 2 15 201008 153 154 1 18 0 1 0 1 0 0
2 156 112 617 617 4b004e 1 0 21004 0 0 1 16 0 0
2 157 112 617 617 450049 1 32 1008 0 0 32 1 width
2 158 112 617 617 440050 1 25 1004 156 157 2 18 0 3 3 0 0 0
2 159 112 617 617 37003f 1 1 1008 0 0 2 1 test_expr
2 160 112 617 617 360051 2 11 201004 158 159 1 18 0 1 1 0 0 0
2 161 112 617 617 300030 1 0 1004 0 0 32 48 0 0
2 162 112 617 617 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 163 112 617 617 190031 1 e 201008 161 162 1 18 0 1 0 1 0 0
2 164 112 617 617 190051 2 18 1104 160 163 1 18 0 1 0 1 0 0
2 165 112 617 617 180077 3 18 201084 155 164 1 18 0 1 1 0 0 0
2 166 112 617 617 90014 0 1 1410 0 0 1 1 fire_cover_3
2 167 112 617 617 90077 2 35 6 165 166
1 clk 19 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 20 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 21 15 14 1 0 1 0 2 17 3 3 0 0 0 0
1 error_count 22 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 23 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 24 9 60015 1 0 1 0 2 17 3 3 0 0 0 0
1 zoh_test_expr 25 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 26 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 27 75 70017 1 0 1 0 2 17 0 3 0 1 0 0
1 prev_one_hots_checked 28 76 70012 1 0 1 0 2 17 0 3 0 1 0 0
1 prev_test_expr 29 77 70012 1 0 1 0 2 17 0 3 0 0 0 0
1 fire_cover_1 30 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 31 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 32 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 33 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 34 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 property_type 35 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 36 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 37 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 38 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 39 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 40 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 41 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 42 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 87 1 0 0 87
4 90 1 0 0 90
4 102 f 102 102 102
4 111 f 111 111 111
4 120 f 120 120 120
4 122 1 123 0 122
4 123 6 122 0 122
4 125 1 126 0 125
4 126 6 125 0 125
4 135 f 135 135 135
4 150 f 150 150 150
4 167 f 167 167 167
3 13 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1 ./ovl/assert_zero_one_hot.vlib
2 168 119 395 395 20006 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$17
1 cvr_msg 43 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 168 11 0 0 168
3 11 assert_zero_one_hot.ovl_cover_t.u$17 "main.foo.ovl_cover_t.u$17" 0 ./ovl/std_ovl_task.h 119 134 1 ./ovl/assert_zero_one_hot.vlib
2 169 122 398 398 210021 0 0 1010 0 0 32 48 1 0
2 170 122 398 398 13001d 0 1 1010 0 0 32 33 cover_count
2 171 122 398 398 130021 0 6 1030 169 170 32 50 0 ffffffff 0 0 0 0
2 172 122 398 398 5000f 0 1 1410 0 0 32 33 cover_count
2 173 122 398 398 50021 0 37 32 171 172
2 174 126 402 402 1d001e 0 0 1010 0 0 32 48 f 0
2 175 126 402 402 c0019 0 32 1010 0 0 32 1 coverage_level
2 176 126 402 402 c001e 0 e 1030 174 175 1 18 0 1 0 0 0 0
2 177 126 402 402 8001f 0 39 22 176 0
2 178 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
2 179 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 178 0 0 0 173
4 179 0 0 0 173
4 173 11 177 177 173
4 177 0 179 178 173
3 12 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1 ./ovl/assert_zero_one_hot.vlib
2 180 160 436 436 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$18
1 ovl_fire_2state_f 44 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 45 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 180 11 0 0 180
3 11 assert_zero_one_hot.ovl_fire_2state_f.u$18 "main.foo.ovl_fire_2state_f.u$18" 0 ./ovl/std_ovl_task.h 160 169 1 ./ovl/assert_zero_one_hot.vlib
2 181 162 438 438 60006 0 0 1810 0 0 32 48 0 0
2 182 161 437 437 a0016 0 32 1812 0 0 32 1 property_type
2 183 162 438 438 0 0 2d 1822 181 182 1 18 0 1 0 0 0 0
2 184 163 439 439 60006 0 0 1810 0 0 32 48 1 0
2 185 163 439 439 0 0 2d 1822 184 182 1 18 0 1 0 0 0 0
2 186 164 440 440 60006 0 0 1810 0 0 32 48 3 0
2 187 164 440 440 0 0 2d 1822 186 182 1 18 0 1 0 0 0 0
2 188 165 441 441 60006 0 0 1810 0 0 32 48 4 0
2 189 165 441 441 0 0 2d 1822 188 182 1 18 0 1 0 0 0 0
2 190 166 442 442 60006 0 0 1810 0 0 32 48 2 0
2 191 166 442 442 0 0 2d 1822 190 182 1 18 0 1 0 0 0 0
2 192 167 443 0 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 193 167 443 443 2f0032 0 0 21810 0 0 1 16 0 0
2 194 167 443 443 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 195 167 443 443 1b0032 0 37 832 193 194
2 196 166 442 442 250028 0 0 21810 0 0 1 16 0 0
2 197 166 442 442 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 198 166 442 442 110028 0 37 832 196 197
2 199 165 441 441 1e0021 0 0 21810 0 0 1 16 1 0
2 200 165 441 441 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 201 165 441 441 a0021 0 37 832 199 200
2 202 163 439 439 250028 0 0 21810 0 0 1 16 1 0
2 203 163 439 439 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 204 163 439 439 110028 0 37 832 202 203
4 183 11 204 185 183
4 185 0 204 187 183
4 204 0 0 0 183
4 187 0 201 189 183
4 189 0 201 191 183
4 201 0 0 0 183
4 191 0 198 192 183
4 198 0 0 0 183
4 192 0 195 0 183
4 195 0 0 0 183
3 12 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1 ./ovl/assert_zero_one_hot.vlib
2 205 176 452 452 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$19
1 ovl_fire_xcheck_f 46 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 47 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 205 11 0 0 205
3 11 assert_zero_one_hot.ovl_fire_xcheck_f.u$19 "main.foo.ovl_fire_xcheck_f.u$19" 0 ./ovl/std_ovl_task.h 176 190 1 ./ovl/assert_zero_one_hot.vlib
2 206 182 458 458 60006 0 0 1810 0 0 32 48 0 0
2 207 181 457 457 a0016 0 32 1812 0 0 32 1 property_type
2 208 182 458 458 0 0 2d 1822 206 207 1 18 0 1 0 0 0 0
2 209 183 459 459 60006 0 0 1810 0 0 32 48 1 0
2 210 183 459 459 0 0 2d 1822 209 207 1 18 0 1 0 0 0 0
2 211 184 460 460 60006 0 0 1810 0 0 32 48 3 0
2 212 184 460 460 0 0 2d 1822 211 207 1 18 0 1 0 0 0 0
2 213 185 461 461 60006 0 0 1810 0 0 32 48 4 0
2 214 185 461 461 0 0 2d 1822 213 207 1 18 0 1 0 0 0 0
2 215 186 462 462 60006 0 0 1810 0 0 32 48 2 0
2 216 186 462 462 0 0 2d 1822 215 207 1 18 0 1 0 0 0 0
2 217 187 463 0 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 218 187 463 463 2f0032 0 0 21810 0 0 1 16 0 0
2 219 187 463 463 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 220 187 463 463 1b0032 0 37 832 218 219
2 221 186 462 462 250028 0 0 21810 0 0 1 16 0 0
2 222 186 462 462 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 223 186 462 462 110028 0 37 832 221 222
2 224 185 461 461 1e0021 0 0 21810 0 0 1 16 0 0
2 225 185 461 461 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 226 185 461 461 a0021 0 37 832 224 225
2 227 183 459 459 250028 0 0 21810 0 0 1 16 1 0
2 228 183 459 459 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 229 183 459 459 110028 0 37 832 227 228
4 208 11 229 210 208
4 210 0 229 212 208
4 229 0 0 0 208
4 212 0 226 214 208
4 214 0 226 216 208
4 226 0 0 0 208
4 216 0 223 217 208
4 223 0 0 0 208
4 217 0 220 0 208
4 220 0 0 0 208
3 12 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1 ./ovl/assert_zero_one_hot.vlib
2 230 196 472 472 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$20
1 ovl_fire_cover_f 48 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 49 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 230 11 0 0 230
3 11 assert_zero_one_hot.ovl_fire_cover_f.u$20 "main.foo.ovl_fire_cover_f.u$20" 0 ./ovl/std_ovl_task.h 196 207 1 ./ovl/assert_zero_one_hot.vlib
2 231 197 473 473 17001a 0 0 21810 0 0 1 16 0 0
2 232 197 473 473 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 233 197 473 473 4001a 0 37 832 231 232
2 234 199 475 475 60006 0 0 1810 0 0 32 48 1 0
2 235 198 474 474 a0017 0 32 1812 0 0 32 1 coverage_level
2 236 199 475 475 0 0 2d 1822 234 235 1 18 0 1 0 0 0 0
2 237 200 476 476 60006 0 0 1810 0 0 32 48 2 0
2 238 200 476 476 0 0 2d 1822 237 235 1 18 0 1 0 0 0 0
2 239 201 477 477 60006 0 0 1810 0 0 32 48 4 0
2 240 201 477 477 0 0 2d 1822 239 235 1 18 0 1 0 0 0 0
2 241 202 478 478 60006 0 0 1810 0 0 32 48 8 0
2 242 202 478 478 0 0 2d 1822 241 235 1 18 0 1 0 0 0 0
2 243 203 479 479 60007 0 0 1810 0 0 32 48 f 0
2 244 203 479 479 0 0 2d 1822 243 235 1 18 0 1 0 0 0 0
2 245 204 480 480 60006 0 0 1810 0 0 32 48 0 0
2 246 204 480 480 0 0 2d 1822 245 235 1 18 0 1 0 0 0 0
2 247 205 481 0 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 248 205 481 481 2e0031 0 0 21810 0 0 1 16 0 0
2 249 205 481 481 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 250 205 481 481 1b0031 0 37 832 248 249
2 251 204 480 480 200023 0 0 21810 0 0 1 16 0 0
2 252 204 480 480 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 253 204 480 480 d0023 0 37 832 251 252
2 254 203 479 479 220025 0 0 21810 0 0 1 16 1 0
2 255 203 479 479 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 256 203 479 479 f0025 0 37 832 254 255
4 233 11 236 236 233
4 236 0 256 238 233
4 238 0 256 240 233
4 240 0 256 242 233
4 242 0 256 244 233
4 244 0 256 246 233
4 256 0 0 0 233
4 246 0 253 247 233
4 253 0 0 0 233
4 247 0 250 0 233
4 250 0 0 0 233
3 11 assert_zero_one_hot.u$21 "main.foo.u$21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 78 90 1 ./ovl/assert_zero_one_hot.vlib
2 257 79 584 584 16001e 1 1 1008 0 0 2 1 test_expr
2 258 79 584 584 40011 0 1 1410 0 0 2 1 prev_test_expr
2 259 79 584 584 4001e 4 38 a 257 258
2 260 80 585 585 130016 1 0 21004 0 0 1 16 0 0
2 261 80 585 585 8000e 2 1 100c 0 0 1 1 reset_n
2 262 80 585 585 80016 2 11 100c 260 261 1 18 0 1 1 1 0 0
2 263 80 585 585 40017 4 39 e 262 0
2 264 84 589 589 9000d 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$23
2 265 80 585 585 19001d 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$22
4 259 11 263 263 259
4 263 0 265 264 259
4 265 0 0 0 259
4 264 0 0 0 259
3 11 assert_zero_one_hot.u$21.u$22 "main.foo.u$21.u$22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 80 83 1 ./ovl/assert_zero_one_hot.vlib
2 266 81 586 586 260029 1 0 21004 0 0 1 16 0 0
2 267 81 586 586 200024 1 32 1008 0 0 32 1 width
2 268 81 586 586 1f002b 1 25 1004 266 267 2 18 0 3 3 0 0 0
2 269 81 586 586 b001a 0 1 1410 0 0 2 1 one_hots_checked
2 270 81 586 586 b002b 1 38 16 268 269
2 271 82 587 587 260029 1 0 21004 0 0 1 16 0 0
2 272 82 587 587 200024 1 32 1008 0 0 32 1 width
2 273 82 587 587 1f002b 1 25 1004 271 272 2 18 0 3 3 0 0 0
2 274 82 587 587 6001a 0 1 1410 0 0 2 1 prev_one_hots_checked
2 275 82 587 587 6002b 1 38 16 273 274
4 270 11 275 275 270
4 275 0 0 0 270
3 11 assert_zero_one_hot.u$21.u$23 "main.foo.u$21.u$23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 84 89 1 ./ovl/assert_zero_one_hot.vlib
2 276 85 590 590 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 277 85 590 590 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 278 85 590 590 a0029 1 18 1208 276 277 1 18 0 1 0 0 1 0
2 279 85 590 590 6002a 3 39 a 278 0
2 280 88 593 593 1f002e 1 1 1008 0 0 2 1 one_hots_checked
2 281 88 593 593 6001a 0 1 1410 0 0 2 1 prev_one_hots_checked
2 282 88 593 593 6002e 3 38 a 280 281
2 283 85 590 590 2c0030 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$24
4 279 11 283 282 279
4 283 6 282 0 279
4 282 0 0 0 279
3 11 assert_zero_one_hot.u$21.u$23.u$24 "main.foo.u$21.u$23.u$24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 85 87 1 ./ovl/assert_zero_one_hot.vlib
2 284 86 591 591 2f0037 1 1 1008 0 0 2 1 test_expr
2 285 86 591 591 1c002b 1 1 1008 0 0 2 1 one_hots_checked
2 286 86 591 591 1c0037 1 9 1188 284 285 2 18 0 3 1 1 2 0
2 287 86 591 591 80017 0 1 1410 0 0 2 1 one_hots_checked
2 288 86 591 591 80037 3 38 a 286 287
4 288 11 0 0 288
3 11 assert_zero_one_hot.u$25 "main.foo.u$25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 93 108 1 ./ovl/assert_zero_one_hot.vlib
2 289 94 599 599 130016 1 0 21004 0 0 1 16 0 0
2 290 94 599 599 8000e 2 1 100c 0 0 1 1 reset_n
2 291 94 599 599 80016 2 11 100c 289 290 1 18 0 1 1 1 0 0
2 292 94 599 599 40017 4 39 e 291 0
2 293 97 602 602 9000d 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$27
2 294 94 599 599 19001d 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 292 11 294 293 292
4 294 0 0 0 292
4 293 0 0 0 292
3 11 assert_zero_one_hot.u$25.u$27 "main.foo.u$25.u$27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 97 107 1 ./ovl/assert_zero_one_hot.vlib
2 295 98 603 603 a0015 1 1 1004 0 0 1 1 fire_cover_1
2 296 98 603 603 60016 3 39 6 295 0
2 297 101 606 606 a0015 1 1 1004 0 0 1 1 fire_cover_2
2 298 101 606 606 60016 3 39 6 297 0
2 299 104 609 609 a0015 1 1 1004 0 0 1 1 fire_cover_3
2 300 104 609 609 60016 3 39 6 299 0
2 301 104 609 609 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$30
2 302 101 606 606 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$29
2 303 98 603 603 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$28
4 296 11 303 298 296
4 303 6 298 0 296
4 298 0 302 300 296
4 302 6 300 0 296
4 300 0 301 0 296
4 301 0 0 0 296
3 11 assert_zero_one_hot.u$25.u$27.u$28 "main.foo.u$25.u$27.u$28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 98 100 1 ./ovl/assert_zero_one_hot.vlib
2 304 99 604 604 14002d 0 0 81010 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 305 99 604 604 14002d 0 47 20 304 0 ovl_cover_t.cvr_msg
2 306 99 604 604 8002e 0 3b 5012 0 305 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 306 11 0 0 306
3 11 assert_zero_one_hot.u$25.u$27.u$29 "main.foo.u$25.u$27.u$29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 101 103 1 ./ovl/assert_zero_one_hot.vlib
2 307 102 607 607 140031 0 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 308 102 607 607 140031 0 47 20 307 0 ovl_cover_t.cvr_msg
2 309 102 607 607 80032 0 3b 5012 0 308 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 309 11 0 0 309
3 11 assert_zero_one_hot.u$25.u$27.u$30 "main.foo.u$25.u$27.u$30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 104 106 1 ./ovl/assert_zero_one_hot.vlib
2 310 105 610 610 140030 0 0 81010 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 311 105 610 610 140030 0 47 20 310 0 ovl_cover_t.cvr_msg
2 312 105 610 610 80031 0 3b 5012 0 311 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 312 11 0 0 312
3 1 main.u$1 "main.u$1" 0 inline3.v 35 38 1 
2 313 36 36 36 9000c 1 0 21004 0 0 1 16 0 0
2 314 36 36 36 10005 0 1 1410 0 0 1 1 clock
2 315 36 36 36 1000c 1 37 16 313 314
2 316 37 37 37 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 317 37 37 37 b000b 1 0 1008 0 0 32 48 2 0
2 318 37 37 37 9000c 11 2c 900a 317 0 32 18 0 ffffffff 0 0 0 0
2 319 37 37 37 17001b 8 1 101c 0 0 1 1 clock
2 320 37 37 37 16001b 8 1b 102c 319 0 1 18 0 1 1 1 0 0
2 321 37 37 37 e0012 0 1 1410 0 0 1 1 clock
2 322 37 37 37 e001b 8 37 3e 320 321
4 315 11 316 316 315
4 316 0 0 318 315
4 318 0 322 0 315
4 322 6 318 318 315
3 1 main.u$2 "main.u$2" 0 inline3.v 40 55 1 
