# Aritmetic Logic Unit
In this design a 16 bit adder is designed using four 4 bit adders.
The status of the flags like carry flag, zero flag, sign flag, parity flag, overflow flag were computed.

# Schematic
![wave](https://user-images.githubusercontent.com/99884583/224286586-26a6805e-f862-41bb-a453-c82318f8ebc8.png)

# Output Wave form
![sche](https://user-images.githubusercontent.com/99884583/224286577-0833f732-2eac-44c5-8b2c-74159502fcdb.png)
