Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  6 14:05:50 2024
| Host         : Ruhma-Rizwan running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bf16_accelerator_top_timing_summary_routed.rpt -pb bf16_accelerator_top_timing_summary_routed.pb -rpx bf16_accelerator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bf16_accelerator_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-16  Warning           Large setup violation          18          
TIMING-18  Warning           Missing input or output delay  121         
TIMING-20  Warning           Non-clocked latch              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (870)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (69)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (870)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/aligned_sum_mantissa_one_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: addmul_module/operand_c_one_reg[sign]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: addmul_module/product_sign_one_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: addmul_module/sum_exp_one_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.845      -64.167                     65                  147        0.121        0.000                      0                  147        4.500        0.000                       0                   251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.845      -64.167                     65                  147        0.121        0.000                      0                  147        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           65  Failing Endpoints,  Worst Slack       -2.845ns,  Total Violation      -64.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[4]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    15.655    addmul_module/sum_exp_one_reg[4]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[5]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    15.655    addmul_module/sum_exp_one_reg[5]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[6]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    15.655    addmul_module/sum_exp_one_reg[6]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X34Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[7]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    15.655    addmul_module/sum_exp_one_reg[7]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[0]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X35Y93         FDRE (Setup_fdre_C_R)       -0.429    15.750    addmul_module/sum_exp_one_reg[0]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[1]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X35Y93         FDRE (Setup_fdre_C_R)       -0.429    15.750    addmul_module/sum_exp_one_reg[1]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[2]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X35Y93         FDRE (Setup_fdre_C_R)       -0.429    15.750    addmul_module/sum_exp_one_reg[2]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 4.392ns (35.817%)  route 7.870ns (64.183%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.517    18.500    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X35Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[3]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X35Y93         FDRE (Setup_fdre_C_R)       -0.429    15.750    addmul_module/sum_exp_one_reg[3]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 4.392ns (36.164%)  route 7.753ns (63.836%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.749 f  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/O[0]
                         net (fo=3, routed)           0.818    16.567    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_7
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.295    16.862 f  addmul_module/sum_exp_one[8]_i_8/O
                         net (fo=1, routed)           0.997    17.859    addmul_module/sum_exp_one[8]_i_8_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.983 r  addmul_module/sum_exp_one[8]_i_1_comp_1/O
                         net (fo=9, routed)           0.399    18.382    addmul_module/sum_exp_one[8]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X37Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    15.750    addmul_module/sum_exp_one_reg[8]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -18.382    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 addmul_module/operand_c_one_reg[exponent][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 4.881ns (39.826%)  route 7.375ns (60.174%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 15.453 - 10.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.636     6.238    addmul_module/CLK
    SLICE_X36Y89         FDRE                                         r  addmul_module/operand_c_one_reg[exponent][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  addmul_module/operand_c_one_reg[exponent][1]_replica/Q
                         net (fo=7, routed)           0.610     7.304    addmul_module/operand_c_one_reg[exponent][1]_repN
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  addmul_module/sum_mantissa1_carry_i_70/O
                         net (fo=1, routed)           0.000     7.428    addmul_module/sum_mantissa1_carry_i_70_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.008 r  addmul_module/sum_mantissa1_carry_i_32/O[2]
                         net (fo=35, routed)          1.026     9.033    addmul_module/sum_mantissa1_carry_i_32_n_5
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.302     9.335 f  addmul_module/sum_mantissa1_carry__1_i_30/O
                         net (fo=2, routed)           0.564     9.900    addmul_module/sum_mantissa1_carry__1_i_30_n_0
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.024 f  addmul_module/sum_mantissa1_carry__1_i_22/O
                         net (fo=2, routed)           0.779    10.802    addmul_module/sum_mantissa1_carry__1_i_22_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.926 f  addmul_module/sum_mantissa1_carry__1_i_10_comp_1/O
                         net (fo=4, routed)           0.988    11.914    addmul_module/sum_mantissa1_carry__1_i_10_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.038 r  addmul_module/sum_mantissa1_carry__1_i_1/O
                         net (fo=1, routed)           0.338    12.376    addmul_module/sum_mantissa1_carry__1_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.761 r  addmul_module/sum_mantissa1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.761    addmul_module/sum_mantissa1_carry__1_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  addmul_module/sum_mantissa1_carry__2/CO[3]
                         net (fo=34, routed)          0.893    13.769    addmul_module/sum_mantissa1_carry__2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.893 r  addmul_module/aligned_sum_mantissa_one[4]_i_3/O
                         net (fo=1, routed)           0.341    14.233    addmul_module/aligned_sum_mantissa_one[4]_i_3_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.828 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.828    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.945 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.945    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.062 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.062    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.179 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.179    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.296 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.296    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.413 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.413    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.530 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.530    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.647 r  addmul_module/aligned_sum_mantissa_one_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.647    addmul_module/aligned_sum_mantissa_one_reg[32]_i_2_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.866 r  addmul_module/aligned_sum_mantissa_one_reg[32]_i_1/O[0]
                         net (fo=37, routed)          0.653    16.519    addmul_module/p_1_in
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.295    16.814 r  addmul_module/sum_exp_one[3]_i_2/O
                         net (fo=3, routed)           0.174    16.988    addmul_module/sum_exp_one[3]_i_2_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.112 r  addmul_module/sum_exp_one[5]_i_2/O
                         net (fo=3, routed)           0.290    17.402    addmul_module/sum_exp_one[5]_i_2_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.526 r  addmul_module/sum_exp_one[7]_i_2/O
                         net (fo=3, routed)           0.308    17.834    addmul_module/sum_exp_one[7]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.124    17.958 r  addmul_module/sum_exp_one[8]_i_6/O
                         net (fo=1, routed)           0.411    18.370    addmul_module/sum_exp_one[8]_i_6_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I2_O)        0.124    18.494 r  addmul_module/sum_exp_one[8]_i_2/O
                         net (fo=1, routed)           0.000    18.494    addmul_module/sum_exp0_in[8]
    SLICE_X37Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.276    13.108    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.208 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.638    13.846    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.937 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.516    15.453    addmul_module/CLK
    SLICE_X37Y93         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/C
                         clock pessimism              0.762    16.215    
                         clock uncertainty           -0.035    16.179    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.032    16.211    addmul_module/sum_exp_one_reg[8]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -18.494    
  -------------------------------------------------------------------
                         slack                                 -2.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.569     2.165    addmul_module/CLK
    SLICE_X33Y93         FDRE                                         r  addmul_module/special_result_one_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     2.306 r  addmul_module/special_result_one_reg[3]/Q
                         net (fo=1, routed)           0.056     2.362    addmul_module/special_result_one[3]
    SLICE_X33Y93         FDRE                                         r  addmul_module/special_result_two_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.840     2.859    addmul_module/CLK
    SLICE_X33Y93         FDRE                                         r  addmul_module/special_result_two_reg[3]/C
                         clock pessimism             -0.695     2.165    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.076     2.241    addmul_module/special_result_two_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.566     2.162    addmul_module/CLK
    SLICE_X43Y93         FDRE                                         r  addmul_module/special_result_one_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.303 r  addmul_module/special_result_one_reg[10]/Q
                         net (fo=1, routed)           0.112     2.415    addmul_module/special_result_one[10]
    SLICE_X43Y94         FDRE                                         r  addmul_module/special_result_two_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.836     2.855    addmul_module/CLK
    SLICE_X43Y94         FDRE                                         r  addmul_module/special_result_two_reg[10]/C
                         clock pessimism             -0.678     2.178    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.075     2.253    addmul_module/special_result_two_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.567     2.163    addmul_module/CLK
    SLICE_X35Y90         FDRE                                         r  addmul_module/special_result_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  addmul_module/special_result_one_reg[0]/Q
                         net (fo=1, routed)           0.116     2.420    addmul_module/special_result_one[0]
    SLICE_X35Y92         FDRE                                         r  addmul_module/special_result_two_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.838     2.857    addmul_module/CLK
    SLICE_X35Y92         FDRE                                         r  addmul_module/special_result_two_reg[0]/C
                         clock pessimism             -0.679     2.179    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.070     2.249    addmul_module/special_result_two_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 addmul_module/result_is_special_one_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_is_special_two_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.569     2.165    addmul_module/CLK
    SLICE_X31Y93         FDRE                                         r  addmul_module/result_is_special_one_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     2.306 r  addmul_module/result_is_special_one_reg/Q
                         net (fo=1, routed)           0.153     2.459    addmul_module/result_is_special_one
    SLICE_X33Y93         FDRE                                         r  addmul_module/result_is_special_two_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.840     2.859    addmul_module/CLK
    SLICE_X33Y93         FDRE                                         r  addmul_module/result_is_special_two_reg/C
                         clock pessimism             -0.679     2.181    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.075     2.256    addmul_module/result_is_special_two_reg
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 maxmin_module/fpcsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maxmin_module/fpcsr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.572     1.431    maxmin_module/CLK
    SLICE_X28Y95         FDRE                                         r  maxmin_module/fpcsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  maxmin_module/fpcsr_reg[3]/Q
                         net (fo=2, routed)           0.131     1.703    maxmin_module/maxmin_fpcsr[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  maxmin_module/fpcsr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    maxmin_module/fpcsr[3]_i_1__0_n_0
    SLICE_X28Y95         FDRE                                         r  maxmin_module/fpcsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.842     1.948    maxmin_module/CLK
    SLICE_X28Y95         FDRE                                         r  maxmin_module/fpcsr_reg[3]/C
                         clock pessimism             -0.516     1.431    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.092     1.523    maxmin_module/fpcsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.566     2.162    addmul_module/CLK
    SLICE_X38Y95         FDRE                                         r  addmul_module/special_result_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     2.326 r  addmul_module/special_result_one_reg[2]/Q
                         net (fo=1, routed)           0.163     2.489    addmul_module/special_result_one[2]
    SLICE_X38Y95         FDRE                                         r  addmul_module/special_result_two_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.838     2.857    addmul_module/CLK
    SLICE_X38Y95         FDRE                                         r  addmul_module/special_result_two_reg[2]/C
                         clock pessimism             -0.696     2.162    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.090     2.252    addmul_module/special_result_two_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 addmul_module/invalid_one_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/fpcsr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.569     2.165    addmul_module/CLK
    SLICE_X31Y94         FDRE                                         r  addmul_module/invalid_one_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     2.306 r  addmul_module/invalid_one_reg/Q
                         net (fo=1, routed)           0.176     2.482    addmul_module/invalid_one
    SLICE_X30Y94         FDCE                                         r  addmul_module/fpcsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.840     2.859    addmul_module/CLK
    SLICE_X30Y94         FDCE                                         r  addmul_module/fpcsr_reg[3]/C
                         clock pessimism             -0.682     2.178    
    SLICE_X30Y94         FDCE (Hold_fdce_C_D)         0.059     2.237    addmul_module/fpcsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 addmul_module/oper_b_reg[exponent][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/product_exp_one_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.464%)  route 0.168ns (44.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.567     2.163    addmul_module/CLK
    SLICE_X34Y90         FDCE                                         r  addmul_module/oper_b_reg[exponent][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.164     2.327 r  addmul_module/oper_b_reg[exponent][4]/Q
                         net (fo=8, routed)           0.168     2.494    addmul_module/oper_b_reg[exponent][4]
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.539 r  addmul_module/product_exp_one[4]_i_1/O
                         net (fo=1, routed)           0.000     2.539    addmul_module/product_exp0_in[4]
    SLICE_X33Y91         FDRE                                         r  addmul_module/product_exp_one_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.839     2.858    addmul_module/CLK
    SLICE_X33Y91         FDRE                                         r  addmul_module/product_exp_one_reg[4]/C
                         clock pessimism             -0.658     2.201    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.091     2.292    addmul_module/product_exp_one_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 addmul_module/oper_b_reg[exponent][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/product_exp_one_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.136%)  route 0.170ns (44.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.567     2.163    addmul_module/CLK
    SLICE_X34Y90         FDCE                                         r  addmul_module/oper_b_reg[exponent][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.164     2.327 r  addmul_module/oper_b_reg[exponent][0]/Q
                         net (fo=5, routed)           0.170     2.497    addmul_module/oper_b_reg[exponent][0]
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.542 r  addmul_module/product_exp_one[0]_i_1/O
                         net (fo=2, routed)           0.000     2.542    addmul_module/product_exp0_in[0]
    SLICE_X32Y90         FDRE                                         r  addmul_module/product_exp_one_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.839     2.858    addmul_module/CLK
    SLICE_X32Y90         FDRE                                         r  addmul_module/product_exp_one_reg[0]_replica/C
                         clock pessimism             -0.658     2.201    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.092     2.293    addmul_module/product_exp_one_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 addmul_module/oper_b_reg[exponent][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/product_exp_one_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.565%)  route 0.154ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X30Y90         FDCE                                         r  addmul_module/oper_b_reg[exponent][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDCE (Prop_fdce_C_Q)         0.164     2.328 r  addmul_module/oper_b_reg[exponent][2]/Q
                         net (fo=7, routed)           0.154     2.482    addmul_module/oper_b_reg[exponent][2]
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.527 r  addmul_module/product_exp_one[2]_i_1/O
                         net (fo=1, routed)           0.000     2.527    addmul_module/product_exp0_in[2]
    SLICE_X32Y90         FDRE                                         r  addmul_module/product_exp_one_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.839     2.858    addmul_module/CLK
    SLICE_X32Y90         FDRE                                         r  addmul_module/product_exp_one_reg[2]/C
                         clock pessimism             -0.679     2.180    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.091     2.271    addmul_module/product_exp_one_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   oper_b_reg[sign]_i_1/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y86    addmul_module/aligned_product_mantissa_one_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y86    addmul_module/aligned_product_mantissa_one_reg[20]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operation[1]
                            (input port)
  Destination:            fpcsr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.952ns  (logic 3.924ns (26.241%)  route 11.029ns (73.759%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  operation[1] (IN)
                         net (fo=0)                   0.000     0.000    operation[1]
    A9                   IBUF (Prop_ibuf_I_O)         1.011     1.011 f  operation_IBUF[1]_inst/O
                         net (fo=39, routed)          5.391     6.403    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[1]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     6.960    maxmin_module/fpcsr[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.084 r  maxmin_module/fpcsr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.204    12.288    fpcsr_OBUF[3]
    B9                   OBUF (Prop_obuf_I_O)         2.664    14.952 r  fpcsr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.952    fpcsr[3]
    B9                                                                r  fpcsr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.823ns  (logic 4.139ns (29.944%)  route 9.684ns (70.056%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.091     7.441    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.767 r  maxmin_module/result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.390    11.157    result_OBUF[14]
    A14                  OBUF (Prop_obuf_I_O)         2.666    13.823 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.823    result[14]
    A14                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.764ns  (logic 4.136ns (30.049%)  route 9.628ns (69.951%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.043     7.392    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.326     7.718 r  maxmin_module/result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.382    11.101    result_OBUF[15]
    A13                  OBUF (Prop_obuf_I_O)         2.663    13.764 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.764    result[15]
    A13                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.761ns  (logic 4.104ns (29.824%)  route 9.657ns (70.176%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.261     7.611    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.937 r  maxmin_module/result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.193    11.130    result_OBUF[10]
    D15                  OBUF (Prop_obuf_I_O)         2.631    13.761 r  result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.761    result[10]
    D15                                                               r  result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.683ns  (logic 4.125ns (30.143%)  route 9.559ns (69.857%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          0.880     7.229    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.555 r  maxmin_module/result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.477    11.032    result_OBUF[12]
    A18                  OBUF (Prop_obuf_I_O)         2.652    13.683 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.683    result[12]
    A18                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.669ns  (logic 4.102ns (30.011%)  route 9.567ns (69.989%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.423     7.773    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.326     8.099 r  maxmin_module/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.941    11.040    result_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         2.629    13.669 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.669    result[1]
    D17                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.573ns  (logic 4.112ns (30.295%)  route 9.461ns (69.705%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          0.873     7.223    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.549 r  maxmin_module/result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.385    10.934    result_OBUF[11]
    E16                  OBUF (Prop_obuf_I_O)         2.639    13.573 r  result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.573    result[11]
    E16                                                               r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.540ns  (logic 4.119ns (30.423%)  route 9.421ns (69.577%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          0.849     7.198    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.524 r  maxmin_module/result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.369    10.893    result_OBUF[13]
    B18                  OBUF (Prop_obuf_I_O)         2.646    13.540 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.540    result[13]
    B18                                                               r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.525ns  (logic 4.093ns (30.262%)  route 9.432ns (69.738%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.117     7.467    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I2_O)        0.326     7.793 r  maxmin_module/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.112    10.905    result_OBUF[4]
    H14                  OBUF (Prop_obuf_I_O)         2.620    13.525 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.525    result[4]
    H14                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.463ns  (logic 4.094ns (30.406%)  route 9.370ns (69.594%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 f  operation_IBUF[3]_inst/O
                         net (fo=25, routed)          5.203     6.200    maxmin_module/operation_IBUF[3]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.350 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.019     7.369    maxmin_module/result_OBUF[15]_inst_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.326     7.695 r  maxmin_module/result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.147    10.842    result_OBUF[6]
    F15                  OBUF (Prop_obuf_I_O)         2.621    13.463 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.463    result[6]
    F15                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.332ns (60.947%)  route 0.854ns (39.053%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K17                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.047    valid_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.140     2.186 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.186    valid
    G13                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.387ns (43.517%)  route 1.800ns (56.483%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.163     1.345    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.390 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.027    result_OBUF[23]
    F13                  OBUF (Prop_obuf_I_O)         1.160     3.188 r  result_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.188    result[23]
    F13                                                               r  result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.402ns (41.885%)  route 1.946ns (58.115%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.164     1.346    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.391 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.782     2.172    result_OBUF[24]
    A11                  OBUF (Prop_obuf_I_O)         1.176     3.348 r  result_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.348    result[24]
    A11                                                               r  result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.401ns (39.951%)  route 2.107ns (60.049%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.339     1.521    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.566 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.333    result_OBUF[26]
    B12                  OBUF (Prop_obuf_I_O)         1.175     3.508 r  result_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.508    result[26]
    B12                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.534ns  (logic 1.401ns (39.641%)  route 2.133ns (60.359%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.292     1.474    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.519 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.841     2.359    result_OBUF[25]
    B11                  OBUF (Prop_obuf_I_O)         1.174     3.534 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.534    result[25]
    B11                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.388ns (38.913%)  route 2.179ns (61.087%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.479     1.660    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.406    result_OBUF[28]
    B14                  OBUF (Prop_obuf_I_O)         1.161     3.567 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.567    result[28]
    B14                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.394ns (38.222%)  route 2.253ns (61.778%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.357     1.538    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.583 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.896     2.480    result_OBUF[29]
    B13                  OBUF (Prop_obuf_I_O)         1.167     3.647 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.647    result[29]
    B13                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.688ns  (logic 1.398ns (37.911%)  route 2.290ns (62.089%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.416     1.597    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.642 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.874     2.516    result_OBUF[27]
    C12                  OBUF (Prop_obuf_I_O)         1.171     3.688 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.688    result[27]
    C12                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.744ns  (logic 1.378ns (36.797%)  route 2.366ns (63.203%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.416     1.598    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.643 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.950     2.593    result_OBUF[30]
    C14                  OBUF (Prop_obuf_I_O)         1.151     3.744 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.744    result[30]
    C14                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.195ns  (logic 1.404ns (33.476%)  route 2.791ns (66.524%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=37, routed)          1.878     2.060    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.045     2.105 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.912     3.017    result_OBUF[16]
    A16                  OBUF (Prop_obuf_I_O)         1.178     4.195 r  result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.195    result[16]
    A16                                                               r  result[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/aligned_sum_mantissa_one_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/underflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 1.820ns (16.627%)  route 9.126ns (83.373%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.637     6.239    addmul_module/CLK
    SLICE_X39Y95         FDRE                                         r  addmul_module/aligned_sum_mantissa_one_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     6.695 f  addmul_module/aligned_sum_mantissa_one_reg[10]/Q
                         net (fo=10, routed)          1.099     7.793    addmul_module/aligned_sum_mantissa_one[10]
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.917 f  addmul_module/final_exp0_carry_i_45/O
                         net (fo=1, routed)           0.507     8.424    addmul_module/final_exp0_carry_i_45_n_0
    SLICE_X45Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.548 r  addmul_module/final_exp0_carry_i_29/O
                         net (fo=1, routed)           0.797     9.345    addmul_module/final_exp0_carry_i_29_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.469 r  addmul_module/final_exp0_carry_i_11/O
                         net (fo=6, routed)           0.852    10.321    addmul_module/final_exp0_carry_i_11_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.445 r  addmul_module/final_exp0_carry__0_i_7/O
                         net (fo=37, routed)          0.834    11.279    addmul_module/final_exp0_carry__0_i_7_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I3_O)        0.124    11.403 f  addmul_module/fpcsr[0]_i_12/O
                         net (fo=4, routed)           0.778    12.182    addmul_module/fpcsr[0]_i_12_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.306 r  addmul_module/result[2]_i_6/O
                         net (fo=2, routed)           0.794    13.099    addmul_module/result[2]_i_6_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.223 r  addmul_module/result[2]_i_4/O
                         net (fo=4, routed)           0.570    13.793    addmul_module/result[2]_i_4_n_0
    SLICE_X40Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.917 r  addmul_module/underflow_reg_i_10/O
                         net (fo=9, routed)           0.830    14.747    addmul_module/underflow_reg_i_10_n_0
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.124    14.871 r  addmul_module/overflow_reg_i_2/O
                         net (fo=13, routed)          0.504    15.376    addmul_module/overflow_reg_i_2_n_0
    SLICE_X42Y94         LUT3 (Prop_lut3_I1_O)        0.124    15.500 f  addmul_module/underflow_reg_i_4/O
                         net (fo=2, routed)           0.788    16.288    addmul_module/underflow_reg_i_4_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.124    16.412 r  addmul_module/underflow_reg_i_1/O
                         net (fo=2, routed)           0.773    17.185    addmul_module/underflow0
    SLICE_X40Y94         LDCE                                         r  addmul_module/underflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/aligned_sum_mantissa_one_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.596ns  (logic 1.696ns (16.006%)  route 8.900ns (83.994%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.637     6.239    addmul_module/CLK
    SLICE_X39Y95         FDRE                                         r  addmul_module/aligned_sum_mantissa_one_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     6.695 f  addmul_module/aligned_sum_mantissa_one_reg[10]/Q
                         net (fo=10, routed)          1.099     7.793    addmul_module/aligned_sum_mantissa_one[10]
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.917 f  addmul_module/final_exp0_carry_i_45/O
                         net (fo=1, routed)           0.507     8.424    addmul_module/final_exp0_carry_i_45_n_0
    SLICE_X45Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.548 r  addmul_module/final_exp0_carry_i_29/O
                         net (fo=1, routed)           0.797     9.345    addmul_module/final_exp0_carry_i_29_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.469 r  addmul_module/final_exp0_carry_i_11/O
                         net (fo=6, routed)           0.852    10.321    addmul_module/final_exp0_carry_i_11_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.445 r  addmul_module/final_exp0_carry__0_i_7/O
                         net (fo=37, routed)          0.834    11.279    addmul_module/final_exp0_carry__0_i_7_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I3_O)        0.124    11.403 f  addmul_module/fpcsr[0]_i_12/O
                         net (fo=4, routed)           0.778    12.182    addmul_module/fpcsr[0]_i_12_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.306 r  addmul_module/result[2]_i_6/O
                         net (fo=2, routed)           0.794    13.099    addmul_module/result[2]_i_6_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.223 r  addmul_module/result[2]_i_4/O
                         net (fo=4, routed)           0.570    13.793    addmul_module/result[2]_i_4_n_0
    SLICE_X40Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.917 r  addmul_module/underflow_reg_i_10/O
                         net (fo=9, routed)           0.830    14.747    addmul_module/underflow_reg_i_10_n_0
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.124    14.871 r  addmul_module/overflow_reg_i_2/O
                         net (fo=13, routed)          0.658    15.530    addmul_module/overflow_reg_i_2_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.654 r  addmul_module/overflow_reg_i_1/O
                         net (fo=16, routed)          1.181    16.834    addmul_module/overflow_reg_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  addmul_module/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 3.306ns (35.381%)  route 6.038ns (64.619%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.639     6.241    addmul_module/CLK
    SLICE_X30Y94         FDCE                                         r  addmul_module/fpcsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     6.759 r  addmul_module/fpcsr_reg[3]/Q
                         net (fo=1, routed)           0.834     7.593    maxmin_module/Q[0]
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.717 r  maxmin_module/fpcsr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.204    12.921    fpcsr_OBUF[3]
    B9                   OBUF (Prop_obuf_I_O)         2.664    15.585 r  fpcsr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.585    fpcsr[3]
    B9                                                                r  fpcsr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 3.269ns (36.890%)  route 5.593ns (63.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.637     6.239    addmul_module/CLK
    SLICE_X40Y95         FDCE                                         r  addmul_module/fpcsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.456     6.695 r  addmul_module/fpcsr_reg[1]/Q
                         net (fo=1, routed)           1.104     7.799    addmul_module/addmul_fpcsr[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.923 r  addmul_module/fpcsr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.489    12.412    fpcsr_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         2.689    15.101 r  fpcsr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.101    fpcsr[1]
    A8                                                                r  fpcsr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 3.299ns (37.924%)  route 5.400ns (62.076%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.634     6.236    addmul_module/CLK
    SLICE_X42Y98         FDCE                                         r  addmul_module/fpcsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.518     6.754 r  addmul_module/fpcsr_reg[0]/Q
                         net (fo=1, routed)           1.179     7.932    addmul_module/addmul_fpcsr[0]
    SLICE_X30Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.056 r  addmul_module/fpcsr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.221    12.278    fpcsr_OBUF[0]
    C11                  OBUF (Prop_obuf_I_O)         2.657    14.935 r  fpcsr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.935    fpcsr[0]
    C11                                                               r  fpcsr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 1.428ns (16.726%)  route 7.109ns (83.274%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.634     6.236    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     6.692 r  addmul_module/oper_one_reg[0]/Q
                         net (fo=96, routed)          0.893     7.585    addmul_module/oper_one[0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.709 f  addmul_module/product_exp_one[7]_i_3/O
                         net (fo=37, routed)          1.209     8.918    addmul_module/product_exp_one[7]_i_3_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.042 f  addmul_module/product_exp_one[7]_i_10/O
                         net (fo=2, routed)           0.906     9.948    addmul_module/product_exp_one[7]_i_10_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           0.657    10.729    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I2_O)        0.124    10.853 r  addmul_module/result_special_reg[15]_i_4/O
                         net (fo=14, routed)          1.202    12.054    addmul_module/result_special_reg[15]_i_4_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.148    12.202 f  addmul_module/result_special_reg[15]_i_7/O
                         net (fo=8, routed)           0.977    13.179    addmul_module/result_special_reg[15]_i_7_n_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.328    13.507 r  addmul_module/result_special_reg[5]_i_1/O
                         net (fo=1, routed)           1.266    14.773    addmul_module/result_special_reg[5]_i_1_n_0
    SLICE_X34Y91         LDCE                                         r  addmul_module/result_special_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[6]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 1.552ns (18.384%)  route 6.890ns (81.616%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.634     6.236    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     6.692 r  addmul_module/oper_one_reg[0]/Q
                         net (fo=96, routed)          0.893     7.585    addmul_module/oper_one[0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.709 f  addmul_module/product_exp_one[7]_i_3/O
                         net (fo=37, routed)          1.209     8.918    addmul_module/product_exp_one[7]_i_3_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.042 f  addmul_module/product_exp_one[7]_i_10/O
                         net (fo=2, routed)           0.906     9.948    addmul_module/product_exp_one[7]_i_10_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           0.657    10.729    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I2_O)        0.124    10.853 r  addmul_module/result_special_reg[15]_i_4/O
                         net (fo=14, routed)          1.202    12.054    addmul_module/result_special_reg[15]_i_4_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.148    12.202 f  addmul_module/result_special_reg[15]_i_7/O
                         net (fo=8, routed)           1.029    13.231    addmul_module/result_special_reg[15]_i_7_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.328    13.559 r  addmul_module/result_special_reg[6]_i_1/O
                         net (fo=1, routed)           0.995    14.554    addmul_module/result_special_reg[6]/D
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.124    14.678 r  addmul_module/result_special_reg[6]/L3_1/O
                         net (fo=1, routed)           0.000    14.678    addmul_module/result_special_reg[6]/D0
    SLICE_X32Y93         LDCE                                         r  addmul_module/result_special_reg[6]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 3.263ns (38.840%)  route 5.138ns (61.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.638     6.240    addmul_module/CLK
    SLICE_X40Y97         FDCE                                         r  addmul_module/fpcsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     6.696 r  addmul_module/fpcsr_reg[2]/Q
                         net (fo=1, routed)           0.826     7.522    addmul_module/addmul_fpcsr[2]
    SLICE_X31Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.646 r  addmul_module/fpcsr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.312    11.957    fpcsr_OBUF[2]
    B8                   OBUF (Prop_obuf_I_O)         2.683    14.640 r  fpcsr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.640    fpcsr[2]
    B8                                                                r  fpcsr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 1.428ns (17.577%)  route 6.696ns (82.423%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.634     6.236    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     6.692 r  addmul_module/oper_one_reg[0]/Q
                         net (fo=96, routed)          0.893     7.585    addmul_module/oper_one[0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.709 f  addmul_module/product_exp_one[7]_i_3/O
                         net (fo=37, routed)          1.209     8.918    addmul_module/product_exp_one[7]_i_3_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.042 f  addmul_module/product_exp_one[7]_i_10/O
                         net (fo=2, routed)           0.906     9.948    addmul_module/product_exp_one[7]_i_10_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           0.657    10.729    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I2_O)        0.124    10.853 r  addmul_module/result_special_reg[15]_i_4/O
                         net (fo=14, routed)          1.202    12.054    addmul_module/result_special_reg[15]_i_4_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.148    12.202 f  addmul_module/result_special_reg[15]_i_7/O
                         net (fo=8, routed)           0.794    12.996    addmul_module/result_special_reg[15]_i_7_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.328    13.324 r  addmul_module/result_special_reg[1]_i_1/O
                         net (fo=1, routed)           1.036    14.360    addmul_module/result_special_reg[1]_i_1_n_0
    SLICE_X34Y91         LDCE                                         r  addmul_module/result_special_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 1.428ns (17.826%)  route 6.583ns (82.174%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.696     3.661    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.785 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.720     4.505    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.601 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         1.634     6.236    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     6.692 r  addmul_module/oper_one_reg[0]/Q
                         net (fo=96, routed)          0.893     7.585    addmul_module/oper_one[0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.709 f  addmul_module/product_exp_one[7]_i_3/O
                         net (fo=37, routed)          1.209     8.918    addmul_module/product_exp_one[7]_i_3_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.042 f  addmul_module/product_exp_one[7]_i_10/O
                         net (fo=2, routed)           0.906     9.948    addmul_module/product_exp_one[7]_i_10_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.072 r  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           0.657    10.729    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I2_O)        0.124    10.853 r  addmul_module/result_special_reg[15]_i_4/O
                         net (fo=14, routed)          1.202    12.054    addmul_module/result_special_reg[15]_i_4_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.148    12.202 f  addmul_module/result_special_reg[15]_i_7/O
                         net (fo=8, routed)           1.008    13.210    addmul_module/result_special_reg[15]_i_7_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.328    13.538 r  addmul_module/result_special_reg[0]_i_1/O
                         net (fo=1, routed)           0.708    14.246    addmul_module/result_special_reg[0]_i_1_n_0
    SLICE_X33Y90         LDCE                                         r  addmul_module/result_special_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/oper_one_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.492%)  route 0.405ns (68.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.570     2.166    addmul_module/CLK
    SLICE_X28Y93         FDCE                                         r  addmul_module/oper_one_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     2.307 r  addmul_module/oper_one_reg[1]/Q
                         net (fo=34, routed)          0.252     2.559    addmul_module/oper_one[1]
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.604 r  addmul_module/result_special_reg[9]_i_1/O
                         net (fo=1, routed)           0.152     2.756    addmul_module/result_special_reg[9]_i_1_n_0
    SLICE_X37Y94         LDPE                                         r  addmul_module/result_special_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[mantissa][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.339%)  route 0.408ns (68.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X28Y89         FDCE                                         r  addmul_module/oper_c_reg[mantissa][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.141     2.305 r  addmul_module/oper_c_reg[mantissa][3]/Q
                         net (fo=3, routed)           0.226     2.530    addmul_module/oper_c_reg[mantissa_n_0_][3]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.575 r  addmul_module/result_special_reg[3]_i_1/O
                         net (fo=1, routed)           0.182     2.757    addmul_module/result_special_reg[3]_i_1_n_0
    SLICE_X33Y90         LDCE                                         r  addmul_module/result_special_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/operand_c_one_reg[sign]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.227ns (33.245%)  route 0.456ns (66.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X31Y92         FDRE                                         r  addmul_module/operand_c_one_reg[sign]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.128     2.292 r  addmul_module/operand_c_one_reg[sign]/Q
                         net (fo=70, routed)          0.313     2.604    addmul_module/operand_c_one_reg[sign]__0
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.099     2.703 f  addmul_module/result_special_reg[15]_i_3/O
                         net (fo=4, routed)           0.143     2.846    addmul_module/invalid
    SLICE_X30Y93         LDCE                                         f  addmul_module/result_special_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.664%)  route 0.512ns (73.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.565     2.161    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     2.302 f  addmul_module/oper_one_reg[2]/Q
                         net (fo=96, routed)          0.512     2.813    addmul_module/oper_one[2]
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.858 r  addmul_module/result_special_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.858    addmul_module/result_special_reg[8]_i_1_n_0
    SLICE_X40Y93         LDPE                                         r  addmul_module/result_special_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[mantissa][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.186ns (25.919%)  route 0.532ns (74.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.569     2.165    addmul_module/CLK
    SLICE_X28Y90         FDCE                                         r  addmul_module/oper_c_reg[mantissa][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     2.306 r  addmul_module/oper_c_reg[mantissa][1]/Q
                         net (fo=3, routed)           0.165     2.471    addmul_module/oper_c_reg[mantissa_n_0_][1]
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.045     2.516 r  addmul_module/result_special_reg[1]_i_1/O
                         net (fo=1, routed)           0.366     2.882    addmul_module/result_special_reg[1]_i_1_n_0
    SLICE_X34Y91         LDCE                                         r  addmul_module/result_special_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[mantissa][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.186ns (24.775%)  route 0.565ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X28Y89         FDCE                                         r  addmul_module/oper_c_reg[mantissa][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.141     2.305 r  addmul_module/oper_c_reg[mantissa][2]/Q
                         net (fo=3, routed)           0.299     2.604    addmul_module/oper_c_reg[mantissa_n_0_][2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.649 r  addmul_module/result_special_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     2.914    addmul_module/result_special_reg[2]_i_1_n_0
    SLICE_X33Y90         LDCE                                         r  addmul_module/result_special_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.186ns (24.411%)  route 0.576ns (75.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.570     2.166    addmul_module/CLK
    SLICE_X28Y93         FDCE                                         r  addmul_module/oper_c_reg[exponent][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     2.307 r  addmul_module/oper_c_reg[exponent][6]/Q
                         net (fo=3, routed)           0.253     2.560    addmul_module/oper_c_reg[exponent][6]
    SLICE_X41Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.605 r  addmul_module/result_special_reg[13]_i_1/O
                         net (fo=1, routed)           0.323     2.928    addmul_module/result_special_reg[13]_i_1_n_0
    SLICE_X39Y91         LDPE                                         r  addmul_module/result_special_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/operand_c_one_reg[sign]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[6]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.337ns (43.986%)  route 0.429ns (56.014%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X31Y92         FDRE                                         r  addmul_module/operand_c_one_reg[sign]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.128     2.292 r  addmul_module/operand_c_one_reg[sign]/Q
                         net (fo=70, routed)          0.313     2.604    addmul_module/operand_c_one_reg[sign]__0
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.097     2.701 f  addmul_module/result_special_reg[6]_i_2/O
                         net (fo=2, routed)           0.116     2.818    addmul_module/result_special_reg[6]/CLR
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.112     2.930 r  addmul_module/result_special_reg[6]/L3_1/O
                         net (fo=1, routed)           0.000     2.930    addmul_module/result_special_reg[6]/D0
    SLICE_X32Y93         LDCE                                         r  addmul_module/result_special_reg[6]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.186ns (24.144%)  route 0.584ns (75.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.565     2.161    addmul_module/CLK
    SLICE_X32Y85         FDCE                                         r  addmul_module/oper_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     2.302 f  addmul_module/oper_one_reg[2]/Q
                         net (fo=96, routed)          0.380     2.682    addmul_module/oper_one[2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.045     2.727 r  addmul_module/result_special_reg[4]_i_1/O
                         net (fo=1, routed)           0.204     2.931    addmul_module/result_special_reg[4]_i_1_n_0
    SLICE_X33Y90         LDCE                                         r  addmul_module/result_special_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[mantissa][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.186ns (24.032%)  route 0.588ns (75.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.259    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.266     1.570    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.596 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.568     2.164    addmul_module/CLK
    SLICE_X28Y88         FDCE                                         r  addmul_module/oper_c_reg[mantissa][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     2.305 r  addmul_module/oper_c_reg[mantissa][0]/Q
                         net (fo=3, routed)           0.353     2.658    addmul_module/oper_c_reg[mantissa_n_0_][0]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.703 r  addmul_module/result_special_reg[0]_i_1/O
                         net (fo=1, routed)           0.235     2.938    addmul_module/result_special_reg[0]_i_1_n_0
    SLICE_X33Y90         LDCE                                         r  addmul_module/result_special_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 2.818ns (21.452%)  route 10.317ns (78.548%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           1.151    12.780    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.354    13.134 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_1/O
                         net (fo=1, routed)           0.000    13.134    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.521     4.354    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X31Y97         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.106ns  (logic 2.790ns (21.284%)  route 10.317ns (78.716%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           1.151    12.780    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.326    13.106 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[0]_i_1/O
                         net (fo=1, routed)           0.000    13.106    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[0]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.521     4.354    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X31Y97         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.663ns  (logic 2.816ns (22.235%)  route 9.847ns (77.765%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.682    12.311    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.352    12.663 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[2]_i_1/O
                         net (fo=1, routed)           0.000    12.663    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[2]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.637ns  (logic 2.790ns (22.075%)  route 9.847ns (77.925%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.682    12.311    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.326    12.637 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[1]_i_1/O
                         net (fo=1, routed)           0.000    12.637    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[1]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.480ns  (logic 2.790ns (22.353%)  route 9.690ns (77.647%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.524    12.154    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.326    12.480 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[3]_i_1/O
                         net (fo=1, routed)           0.000    12.480    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[3]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.473ns  (logic 2.790ns (22.365%)  route 9.683ns (77.635%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           0.889     9.682    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.150     9.832 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0/O
                         net (fo=1, routed)           0.637    10.470    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6__0_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.802 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4/O
                         net (fo=2, routed)           0.676    11.477    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_4_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.152    11.629 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.517    12.147    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I0_O)        0.326    12.473 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_1/O
                         net (fo=1, routed)           0.000    12.473    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X31Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.082ns  (logic 2.230ns (18.453%)  route 9.853ns (81.547%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           1.261    10.055    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3/O
                         net (fo=1, routed)           0.618    10.797    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.921 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2/O
                         net (fo=6, routed)           1.010    11.930    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.152    12.082 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_1__1/O
                         net (fo=1, routed)           0.000    12.082    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_1__1_n_0
    SLICE_X33Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X33Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[12]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.054ns  (logic 2.202ns (18.264%)  route 9.853ns (81.736%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           1.261    10.055    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3/O
                         net (fo=1, routed)           0.618    10.797    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.921 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2/O
                         net (fo=6, routed)           1.010    11.930    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2_n_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124    12.054 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[11]_i_1/O
                         net (fo=1, routed)           0.000    12.054    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[11]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X33Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.842ns  (logic 2.202ns (18.591%)  route 9.641ns (81.409%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           1.261    10.055    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3/O
                         net (fo=1, routed)           0.618    10.797    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.921 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2/O
                         net (fo=6, routed)           0.798    11.718    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_1__1/O
                         net (fo=1, routed)           0.000    11.842    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_1__1_n_0
    SLICE_X32Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X32Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/C

Slack:                    inf
  Source:                 operand_a[3]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.759ns  (logic 2.235ns (19.002%)  route 9.525ns (80.998%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  operand_a[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  operand_a_IBUF[3]_inst/O
                         net (fo=6, routed)           3.995     4.978    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[3]
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.102 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4/O
                         net (fo=1, routed)           0.674     5.777    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4_n_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.901 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_3/O
                         net (fo=3, routed)           0.817     6.717    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.841 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=3, routed)           0.960     7.801    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2_n_0
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.146     7.947 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0/O
                         net (fo=8, routed)           0.518     8.465    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2__0_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.328     8.793 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2/O
                         net (fo=8, routed)           1.261    10.055    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_2_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3/O
                         net (fo=1, routed)           0.618    10.797    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.921 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2/O
                         net (fo=6, routed)           0.682    11.602    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[12]_i_2_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.157    11.759 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[9]_i_1__1/O
                         net (fo=1, routed)           0.000    11.759    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[9]_i_1__1_n_0
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.520     4.353    bf16_fp32_conversion_inst/fp32_to_bf16_inst/CLK
    SLICE_X30Y96         FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/result_special_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.178%)  route 0.114ns (41.822%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[8]/G
    SLICE_X40Y93         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[8]/Q
                         net (fo=1, routed)           0.114     0.272    addmul_module/result_special[8]
    SLICE_X41Y92         FDRE                                         r  addmul_module/special_result_one_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.837     2.856    addmul_module/CLK
    SLICE_X41Y92         FDRE                                         r  addmul_module/special_result_one_reg[8]/C

Slack:                    inf
  Source:                 addmul_module/overflow_reg/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/fpcsr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  addmul_module/overflow_reg/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/overflow_reg/Q
                         net (fo=1, routed)           0.121     0.279    addmul_module/overflow
    SLICE_X40Y97         FDCE                                         r  addmul_module/fpcsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.839     2.858    addmul_module/CLK
    SLICE_X40Y97         FDCE                                         r  addmul_module/fpcsr_reg[2]/C

Slack:                    inf
  Source:                 addmul_module/underflow_reg/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/fpcsr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.843%)  route 0.153ns (49.157%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         LDCE                         0.000     0.000 r  addmul_module/underflow_reg/G
    SLICE_X40Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/underflow_reg/Q
                         net (fo=1, routed)           0.153     0.311    addmul_module/underflow
    SLICE_X40Y95         FDCE                                         r  addmul_module/fpcsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.838     2.857    addmul_module/CLK
    SLICE_X40Y95         FDCE                                         r  addmul_module/fpcsr_reg[1]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.144%)  route 0.170ns (51.856%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[12]/G
    SLICE_X37Y91         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[12]/Q
                         net (fo=1, routed)           0.170     0.328    addmul_module/result_special[12]
    SLICE_X39Y93         FDRE                                         r  addmul_module/special_result_one_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.838     2.857    addmul_module/CLK
    SLICE_X39Y93         FDRE                                         r  addmul_module/special_result_one_reg[12]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[13]/G
    SLICE_X39Y91         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[13]/Q
                         net (fo=1, routed)           0.170     0.328    addmul_module/result_special[13]
    SLICE_X38Y91         FDRE                                         r  addmul_module/special_result_one_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.837     2.856    addmul_module/CLK
    SLICE_X38Y91         FDRE                                         r  addmul_module/special_result_one_reg[13]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.121%)  route 0.170ns (51.879%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[9]/G
    SLICE_X37Y94         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[9]/Q
                         net (fo=1, routed)           0.170     0.328    addmul_module/result_special[9]
    SLICE_X39Y94         FDRE                                         r  addmul_module/special_result_one_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.838     2.857    addmul_module/CLK
    SLICE_X39Y94         FDRE                                         r  addmul_module/special_result_one_reg[9]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[6]/L7/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.158ns (47.026%)  route 0.178ns (52.974%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[6]/L7/G
    SLICE_X32Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[6]/L7/Q
                         net (fo=1, routed)           0.178     0.336    addmul_module/result_special[6]
    SLICE_X34Y94         FDRE                                         r  addmul_module/special_result_one_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.839     2.858    addmul_module/CLK
    SLICE_X34Y94         FDRE                                         r  addmul_module/special_result_one_reg[6]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.869%)  route 0.179ns (53.131%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[11]/G
    SLICE_X37Y91         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[11]/Q
                         net (fo=1, routed)           0.179     0.337    addmul_module/result_special[11]
    SLICE_X38Y91         FDRE                                         r  addmul_module/special_result_one_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.837     2.856    addmul_module/CLK
    SLICE_X38Y91         FDRE                                         r  addmul_module/special_result_one_reg[11]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.529%)  route 0.232ns (59.471%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[10]/G
    SLICE_X40Y91         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[10]/Q
                         net (fo=1, routed)           0.232     0.390    addmul_module/result_special[10]
    SLICE_X43Y93         FDRE                                         r  addmul_module/special_result_one_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.836     2.855    addmul_module/CLK
    SLICE_X43Y93         FDRE                                         r  addmul_module/special_result_one_reg[10]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.178ns (45.046%)  route 0.217ns (54.954%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[15]/G
    SLICE_X30Y93         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  addmul_module/result_special_reg[15]/Q
                         net (fo=1, routed)           0.217     0.395    addmul_module/result_special[15]
    SLICE_X33Y93         FDRE                                         r  addmul_module/special_result_one_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.636    addmul_module/clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.692 r  addmul_module/oper_b[sign]_i_2/O
                         net (fo=1, routed)           0.299     1.991    addmul_module_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.020 r  oper_b_reg[sign]_i_1/O
                         net (fo=197, routed)         0.840     2.859    addmul_module/CLK
    SLICE_X33Y93         FDRE                                         r  addmul_module/special_result_one_reg[15]/C





