###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17661   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12727   # Number of read row buffer hits
num_read_cmds                  =        17661   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4944   # Number of ACT commands
num_pre_cmds                   =         4933   # Number of PRE commands
num_ondemand_pres              =          920   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2949051   # Cyles of rank active rank.0
rank_active_cycles.1           =      2320074   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7050949   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7679926   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16026   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          192   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           25   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           14   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            7   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1359   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6038   # Read request latency (cycles)
read_latency[40-59]            =         4316   # Read request latency (cycles)
read_latency[60-79]            =         1595   # Read request latency (cycles)
read_latency[80-99]            =          594   # Read request latency (cycles)
read_latency[100-119]          =          484   # Read request latency (cycles)
read_latency[120-139]          =          344   # Read request latency (cycles)
read_latency[140-159]          =          340   # Read request latency (cycles)
read_latency[160-179]          =          302   # Read request latency (cycles)
read_latency[180-199]          =          280   # Read request latency (cycles)
read_latency[200-]             =         3368   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.12092e+07   # Read energy
act_energy                     =  1.35268e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38446e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68636e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.84021e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.44773e+09   # Active standby energy rank.1
average_read_latency           =      142.106   # Average read request latency (cycles)
average_interarrival           =      566.175   # Average request interarrival latency (cycles)
total_energy                   =  1.11481e+10   # Total energy (pJ)
average_power                  =      1114.81   # Average power (mW)
average_bandwidth              =     0.150707   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        14937   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11029   # Number of read row buffer hits
num_read_cmds                  =        14937   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3917   # Number of ACT commands
num_pre_cmds                   =         3902   # Number of PRE commands
num_ondemand_pres              =           58   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2471299   # Cyles of rank active rank.0
rank_active_cycles.1           =      2393689   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7528701   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7606311   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13256   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           64   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            9   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1311   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6028   # Read request latency (cycles)
read_latency[40-59]            =         4396   # Read request latency (cycles)
read_latency[60-79]            =         1182   # Read request latency (cycles)
read_latency[80-99]            =          541   # Read request latency (cycles)
read_latency[100-119]          =          367   # Read request latency (cycles)
read_latency[120-139]          =          259   # Read request latency (cycles)
read_latency[140-159]          =          238   # Read request latency (cycles)
read_latency[160-179]          =          213   # Read request latency (cycles)
read_latency[180-199]          =          167   # Read request latency (cycles)
read_latency[200-]             =         1546   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   6.0226e+07   # Read energy
act_energy                     =  1.07169e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61378e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65103e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.54209e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.49366e+09   # Active standby energy rank.1
average_read_latency           =      83.0331   # Average read request latency (cycles)
average_interarrival           =      669.426   # Average request interarrival latency (cycles)
total_energy                   =  1.10761e+10   # Total energy (pJ)
average_power                  =      1107.61   # Average power (mW)
average_bandwidth              =     0.127462   # Average bandwidth
