{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647403226901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647403226911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 22:00:26 2022 " "Processing started: Tue Mar 15 22:00:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647403226911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403226911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gsensor -c gsensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off gsensor -c gsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403226911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647403227909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647403227909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647403238801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "v/reset_delay.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_gsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_gsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_GSensor " "Found entity 1: DE10_LITE_GSensor" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "output_files/display.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238826 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "output_files/display.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238831 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_controller-behavioral " "Found design unit 1: player_controller-behavioral" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238831 ""} { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gumnut_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_controller-behavior " "Found design unit 1: gumnut_controller-behavior" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238841 ""} { "Info" "ISGN_ENTITY_NAME" "1 gumnut_controller " "Found entity 1: gumnut_controller" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior_decoder " "Found design unit 1: decoder-behavior_decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238851 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg-behaviour " "Found design unit 1: hex_to_7seg-behaviour" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/hex_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238851 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/hex_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403238851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403238851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blank DE10_LITE_GSensor.v(142) " "Verilog HDL Implicit Net warning at DE10_LITE_GSensor.v(142): created implicit net for \"blank\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403238860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync DE10_LITE_GSensor.v(143) " "Verilog HDL Implicit Net warning at DE10_LITE_GSensor.v(143): created implicit net for \"sync\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403238860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_GSensor " "Elaborating entity \"DE10_LITE_GSensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_GSensor.v(45) " "Output port \"DRAM_ADDR\" at DE10_LITE_GSensor.v(45) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_GSensor.v(46) " "Output port \"DRAM_BA\" at DE10_LITE_GSensor.v(46) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_GSensor.v(47) " "Output port \"DRAM_CAS_N\" at DE10_LITE_GSensor.v(47) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_GSensor.v(48) " "Output port \"DRAM_CKE\" at DE10_LITE_GSensor.v(48) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_GSensor.v(49) " "Output port \"DRAM_CLK\" at DE10_LITE_GSensor.v(49) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_GSensor.v(50) " "Output port \"DRAM_CS_N\" at DE10_LITE_GSensor.v(50) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_GSensor.v(52) " "Output port \"DRAM_LDQM\" at DE10_LITE_GSensor.v(52) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_GSensor.v(53) " "Output port \"DRAM_RAS_N\" at DE10_LITE_GSensor.v(53) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_GSensor.v(54) " "Output port \"DRAM_UDQM\" at DE10_LITE_GSensor.v(54) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_GSensor.v(55) " "Output port \"DRAM_WE_N\" at DE10_LITE_GSensor.v(55) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 "|DE10_LITE_GSensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:u_reset_delay " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:u_reset_delay\"" {  } { { "DE10_LITE_GSensor.v" "u_reset_delay" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403238988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll spi_pll:u_spi_pll " "Elaborating entity \"spi_pll\" for hierarchy \"spi_pll:u_spi_pll\"" {  } { { "DE10_LITE_GSensor.v" "u_spi_pll" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_pll:u_spi_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_pll:u_spi_pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "altpll_component" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_pll:u_spi_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_pll:u_spi_pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_pll:u_spi_pll\|altpll:altpll_component " "Instantiated megafunction \"spi_pll:u_spi_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 277778 " "Parameter \"clk0_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403239076 ""}  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647403239076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll_altpll " "Found entity 1: spi_pll_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403239150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll_altpll spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated " "Elaborating entity \"spi_pll_altpll\" for hierarchy \"spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "DE10_LITE_GSensor.v" "u_spi_ee_config" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239171 "|DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "v/spi_ee_config.v" "u_spi_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:VGA " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:VGA\"" {  } { { "DE10_LITE_GSensor.v" "VGA" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Game_st vga_interface.vhd(336) " "VHDL Process Statement warning at vga_interface.vhd(336): signal \"Game_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647403239358 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"R_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647403239358 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"G_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647403239358 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"B_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647403239358 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239358 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:u_player_controller " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:u_player_controller\"" {  } { { "DE10_LITE_GSensor.v" "u_player_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sign player_controller.vhd(23) " "Verilog HDL or VHDL warning at player_controller.vhd(23): object \"data_sign\" assigned a value but never read" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDS\[7\] player_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDS\[7\]\" at player_controller.vhd(11)" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDS\[2\] player_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDS\[2\]\" at player_controller.vhd(11)" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403239366 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_controller gumnut_controller:u_gumnut_controller " "Elaborating entity \"gumnut_controller\" for hierarchy \"gumnut_controller:u_gumnut_controller\"" {  } { { "DE10_LITE_GSensor.v" "u_gumnut_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239374 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req gumnut_controller.vhd(49) " "VHDL Signal Declaration warning at gumnut_controller.vhd(49): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647403239374 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack gumnut_controller.vhd(52) " "Verilog HDL or VHDL warning at gumnut_controller.vhd(52): object \"int_ack\" assigned a value but never read" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647403239374 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder gumnut_controller:u_gumnut_controller\|decoder:display " "Elaborating entity \"decoder\" for hierarchy \"gumnut_controller:u_gumnut_controller\|decoder:display\"" {  } { { "gumnut_controller.vhd" "display" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg gumnut_controller:u_gumnut_controller\|decoder:display\|hex_to_7seg:uni " "Elaborating entity \"hex_to_7seg\" for hierarchy \"gumnut_controller:u_gumnut_controller\|decoder:display\|hex_to_7seg:uni\"" {  } { { "decoder.vhd" "uni" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\"" {  } { { "gumnut_controller.vhd" "gumnut" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403239428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647403239428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(1) " "Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(33) " "Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(34) " "Verilog HDL assignment warning at gasm_text.dat(34): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(35) " "Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(36) " "Verilog HDL assignment warning at gasm_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(37) " "Verilog HDL assignment warning at gasm_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(38) " "Verilog HDL assignment warning at gasm_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(39) " "Verilog HDL assignment warning at gasm_text.dat(39): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(40) " "Verilog HDL assignment warning at gasm_text.dat(40): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(41) " "Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(43) " "Verilog HDL assignment warning at gasm_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(44) " "Verilog HDL assignment warning at gasm_text.dat(44): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(45) " "Verilog HDL assignment warning at gasm_text.dat(45): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647403239436 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WSGN_SEARCH_FILE" "data_mem.v 1 1 " "Using design file data_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403239468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647403239468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "DE10_LITE_GSensor.v" "gumnut" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403239484 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647403250639 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647403250639 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "DMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647403250639 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647403250639 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647403250639 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "DMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647403250639 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647403250639 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gumnut_controller:u_gumnut_controller\|decoder:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gumnut_controller:u_gumnut_controller\|decoder:display\|Mod0\"" {  } { { "decoder.vhd" "Mod0" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403256079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gumnut_controller:u_gumnut_controller\|decoder:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gumnut_controller:u_gumnut_controller\|decoder:display\|Div0\"" {  } { { "decoder.vhd" "Div0" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403256079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647403256079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0\"" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403256142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0 " "Instantiated megafunction \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256142 ""}  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647403256142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bnl " "Found entity 1: lpm_divide_bnl" {  } { { "db/lpm_divide_bnl.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_divide_bnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/alt_u_div_uke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0\"" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403256457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0 " "Instantiated megafunction \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403256457 ""}  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647403256457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647403256646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403256646 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647403258568 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647403258738 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647403258738 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[3\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[2\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[1\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[3\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[2\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[1\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[3\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[2\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[1\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647403258794 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1647403258794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|B_var\[0\] " "Latch vga_interface:VGA\|B_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647403258802 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647403258802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|G_var\[0\] " "Latch vga_interface:VGA\|G_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647403258802 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647403258802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|R_var\[0\] " "Latch vga_interface:VGA\|R_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647403258802 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647403258802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/spi_controller.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_controller.v" 56 -1 0 } } { "v/reset_delay.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/reset_delay.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647403258838 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647403258838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647403263574 "|DE10_LITE_GSensor|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647403263574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647403263906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "182 " "182 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647403271891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.map.smsg " "Generated suppressed messages file C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403272568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647403273391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647403273391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647403274531 "|DE10_LITE_GSensor|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647403274531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15493 " "Implemented 15493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647403274531 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647403274531 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647403274531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15355 " "Implemented 15355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647403274531 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647403274531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647403274531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647403274612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 22:01:14 2022 " "Processing ended: Tue Mar 15 22:01:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647403274612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647403274612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647403274612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647403274612 ""}
