
*******************************************************************************
                                    DRAMARB
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1504ispplcc44  Library DLIB-h-40-1
Created         Sun Jun 04 09:16:18 2023
Name            DRAMARB
Partno          DRAMARB
Revision        01
Date            05/28/2023
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

CAS0.d  =>
    CAS_PRE & REFRESH_GRANT
  # GRANT0 & GRANT1 & REFRESH_GRANT
  # CPU0_A1 & GRANT1 & REFRESH_GRANT
  # CPU0_LDS & REFRESH_GRANT
  # CPU1_A1 & GRANT0 & REFRESH_GRANT
  # CPU0_A1 & CPU1_A1 & REFRESH_GRANT

CAS0.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

CAS0.ck  =>
    !CLK_32M

CAS1.d  =>
    CAS_PRE & REFRESH_GRANT
  # GRANT0 & GRANT1 & REFRESH_GRANT
  # CPU0_A1 & GRANT1 & REFRESH_GRANT
  # CPU0_UDS & GRANT1 & REFRESH_GRANT
  # CPU0_LDS & GRANT0 & REFRESH_GRANT
  # CPU0_A1 & CPU0_LDS & REFRESH_GRANT
  # CPU0_LDS & CPU0_UDS & REFRESH_GRANT
  # CPU1_A1 & GRANT0 & REFRESH_GRANT
  # CPU0_A1 & CPU1_A1 & REFRESH_GRANT
  # CPU0_UDS & CPU1_A1 & REFRESH_GRANT

CAS1.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

CAS1.ck  =>
    !CLK_32M

CAS2.d  =>
    CAS_PRE & REFRESH_GRANT
  # GRANT0 & GRANT1 & REFRESH_GRANT
  # !CPU0_A1 & GRANT1 & REFRESH_GRANT
  # CPU0_LDS & REFRESH_GRANT
  # !CPU1_A1 & GRANT0 & REFRESH_GRANT
  # !CPU0_A1 & !CPU1_A1 & REFRESH_GRANT

CAS2.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

CAS2.ck  =>
    !CLK_32M

CAS3.d  =>
    CAS_PRE & REFRESH_GRANT
  # GRANT0 & GRANT1 & REFRESH_GRANT
  # !CPU0_A1 & GRANT1 & REFRESH_GRANT
  # CPU0_UDS & REFRESH_GRANT
  # !CPU1_A1 & GRANT0 & REFRESH_GRANT
  # !CPU0_A1 & !CPU1_A1 & REFRESH_GRANT

CAS3.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

CAS3.ck  =>
    !CLK_32M

CAS_PRE.d  =>
    GRANT0 & GRANT1

CAS_PRE.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

CAS_PRE.ck  =>
    !CLK_32M

CLK_16M_INTERNAL.d  =>
    !CLK_16M_INTERNAL

CLK_16M_INTERNAL.ar  =>
    !SYS_RESET

CLK_16M_INTERNAL.ck  =>
    CLK_32M

DRAM_AB.d  =>
    0 

DRAM_AB.ap  =>
    !GRANT0
  # !GRANT1
  # !SYS_RESET

DRAM_AB.ck  =>
    !RAS0
  # !RAS1

DRAM_RW =>
    !GRANT0
  # CPU0_RW
  # !REFRESH_GRANT

GRANT0.d  =>
    GRANT0 & !GRANT1
  # GRANT0 & GRANT1 & REQ_CLOCKED0
  # GRANT0 & GRANT1 & !REFRESH_REQ_CLOCKED

GRANT0.ap  =>
    AREQ0
  # !SYS_RESET

GRANT0.ck  =>
    CLK_32M

GRANT1.d  =>
    !GRANT0 & GRANT1
  # GRANT0 & GRANT1 & REQ_CLOCKED1
  # GRANT0 & GRANT1 & !REQ_CLOCKED0
  # GRANT0 & GRANT1 & !REFRESH_REQ_CLOCKED

GRANT1.ap  =>
    AREQ1
  # !SYS_RESET

GRANT1.ck  =>
    CLK_32M

GRANT_ACTIVE =>
    GRANT0 & GRANT1

MEMORY_ACCESS_GRANT_ACTIVE =>
    GRANT0 & GRANT1

PE_BIAS.d  =>
    !PE_BIAS

PE_BIAS.ar  =>
    !SYS_RESET

PE_BIAS.ck  =>
    !GRANT0
  # !GRANT1

PE_OUT_0 =>
    REQ_CLOCKED0
  # !REFRESH_REQ_CLOCKED

PE_OUT_1 =>
    REQ_CLOCKED1
  # !REQ_CLOCKED0
  # !REFRESH_REQ_CLOCKED

RAS0.d  =>
    GRANT0 & GRANT1
  # CPU0_A1 & GRANT1
  # CPU1_A1 & GRANT0
  # CPU0_A1 & CPU1_A1

RAS0.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

RAS0.ck  =>
    !CLK_32M

RAS1.d  =>
    GRANT0 & GRANT1
  # !CPU0_A1 & GRANT1
  # !CPU1_A1 & GRANT0
  # !CPU0_A1 & !CPU1_A1

RAS1.ap  =>
    AREQ0 & !GRANT0
  # AREQ1 & !GRANT1
  # !REFRESH_COMPLETED & !REFRESH_GRANT
  # !SYS_RESET

RAS1.ck  =>
    !CLK_32M

REFRESH_ACCESS_GRANT_ACTIVE =>
    REFRESH_GRANT

REFRESH_COMPLETED.d  =>
    REFRESH_COMPLETED_PRE2

REFRESH_COMPLETED.ap  =>
    REFRESH_REQUESTED
  # !SYS_RESET

REFRESH_COMPLETED.ck  =>
    !CLK_32M

REFRESH_COMPLETED_PRE0.d  =>
    REFRESH_GRANT

REFRESH_COMPLETED_PRE0.ap  =>
    REFRESH_REQUESTED
  # !SYS_RESET

REFRESH_COMPLETED_PRE0.ck  =>
    !CLK_32M

REFRESH_COMPLETED_PRE1.d  =>
    REFRESH_COMPLETED_PRE0

REFRESH_COMPLETED_PRE1.ap  =>
    REFRESH_REQUESTED
  # !SYS_RESET

REFRESH_COMPLETED_PRE1.ck  =>
    !CLK_32M

REFRESH_COMPLETED_PRE2.d  =>
    REFRESH_COMPLETED_PRE1

REFRESH_COMPLETED_PRE2.ap  =>
    REFRESH_REQUESTED
  # !SYS_RESET

REFRESH_COMPLETED_PRE2.ck  =>
    !CLK_32M

REFRESH_GRANT.d  =>
    !GRANT0 & REFRESH_GRANT
  # !GRANT1 & REFRESH_GRANT
  # GRANT0 & GRANT1 & REFRESH_REQ_CLOCKED

REFRESH_GRANT.ap  =>
    REFRESH_REQUESTED
  # !REFRESH_COMPLETED
  # !SYS_RESET

REFRESH_GRANT.ck  =>
    CLK_32M

REFRESH_OUT =>
    REFRESH_REQ_CLOCKED

REFRESH_REQUESTED.d  =>
    1 

REFRESH_REQUESTED.ap  =>
    !REFRESH_COMPLETED
  # !SYS_RESET

REFRESH_REQUESTED.ck  =>
    REFRESH_TIMER7

REFRESH_REQ_CLOCKED.d  =>
    REFRESH_REQUESTED

REFRESH_REQ_CLOCKED.ap  =>
    !SYS_RESET

REFRESH_REQ_CLOCKED.ck  =>
    !CLK_32M

REFRESH_TIMER0.d  =>
    !REFRESH_TIMER0

REFRESH_TIMER0.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER0.ck  =>
    CLK_16M_INTERNAL

REFRESH_TIMER1.d  =>
    REFRESH_TIMER0 & !REFRESH_TIMER1
  # !REFRESH_TIMER0 & REFRESH_TIMER1

REFRESH_TIMER1.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER1.ck  =>
    CLK_16M_INTERNAL

REFRESH_TIMER2.d  =>
    !REFRESH_TIMER0 & REFRESH_TIMER2
  # !REFRESH_TIMER1 & REFRESH_TIMER2
  # REFRESH_TIMER0 & REFRESH_TIMER1 & !REFRESH_TIMER2

REFRESH_TIMER2.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER2.ck  =>
    CLK_16M_INTERNAL

REFRESH_TIMER3.d  =>
    !REFRESH_TIMER2 & REFRESH_TIMER3
  # !REFRESH_TIMER0 & REFRESH_TIMER3
  # !REFRESH_TIMER1 & REFRESH_TIMER3
  # REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & !REFRESH_TIMER3

REFRESH_TIMER3.ap  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER3.ck  =>
    CLK_16M_INTERNAL

REFRESH_TIMER4.d  =>
    !REFRESH_TIMER4

REFRESH_TIMER4.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER4.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER5.d  =>
    REFRESH_TIMER4 & !REFRESH_TIMER5
  # !REFRESH_TIMER4 & REFRESH_TIMER5

REFRESH_TIMER5.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER5.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER6.d  =>
    !REFRESH_TIMER4 & REFRESH_TIMER6
  # !REFRESH_TIMER5 & REFRESH_TIMER6
  # REFRESH_TIMER4 & REFRESH_TIMER5 & !REFRESH_TIMER6

REFRESH_TIMER6.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER6.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER7.d  =>
    !REFRESH_TIMER6 & REFRESH_TIMER7
  # !REFRESH_TIMER4 & REFRESH_TIMER7
  # !REFRESH_TIMER5 & REFRESH_TIMER7
  # REFRESH_TIMER4 & REFRESH_TIMER5 & REFRESH_TIMER6 & !REFRESH_TIMER7

REFRESH_TIMER7.ar  =>
    REFRESH_TIMER_RESET
  # !SYS_RESET

REFRESH_TIMER7.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER_RESET.d  =>
    REFRESH_TIMER7

REFRESH_TIMER_RESET.ar  =>
    !SYS_RESET

REFRESH_TIMER_RESET.ck  =>
    CLK_32M

REQ_CLOCKED0.d  =>
    AREQ0

REQ_CLOCKED0.ap  =>
    !SYS_RESET

REQ_CLOCKED0.ck  =>
    !CLK_32M

REQ_CLOCKED1.d  =>
    AREQ1

REQ_CLOCKED1.ap  =>
    !SYS_RESET

REQ_CLOCKED1.ck  =>
    !CLK_32M

SIM_AS =>
    SIM_AS_IN
  # !SIM_S7

SIM_AS_OUT =>
    SIM_S2
  # !SYS_RESET

SIM_DRAM_CS =>
    SIM_AS
  # SIM_S1
  # SIM_S0

SIM_S0.d  =>
    SIM_START_LATCH

SIM_S0.ap  =>
    !SYS_RESET

SIM_S0.ck  =>
    !CLK_32M

SIM_S1.d  =>
    SIM_S0

SIM_S1.ap  =>
    !SYS_RESET

SIM_S1.ck  =>
    !CLK_32M

SIM_S2.d  =>
    SIM_S1

SIM_S2.ap  =>
    !SYS_RESET
  # !SIM_S7

SIM_S2.ck  =>
    !CLK_32M

SIM_S3.d  =>
    SIM_S2

SIM_S3.ap  =>
    !SYS_RESET

SIM_S3.ck  =>
    !CLK_32M

SIM_S4.d  =>
    SIM_S3

SIM_S4.ap  =>
    !SYS_RESET

SIM_S4.ck  =>
    !CLK_32M

SIM_S5.d  =>
    SIM_S4

SIM_S5.ap  =>
    !SYS_RESET

SIM_S5.ck  =>
    !CLK_32M

SIM_S6.d  =>
    SIM_S5

SIM_S6.ap  =>
    !SYS_RESET

SIM_S6.ck  =>
    !CLK_32M

SIM_S7.d  =>
    SIM_S6

SIM_S7.ap  =>
    !SYS_RESET

SIM_S7.ck  =>
    !CLK_32M

SIM_START_LATCH.d  =>
    0 

SIM_START_LATCH.ap  =>
    !SYS_RESET
  # !SIM_S7

SIM_START_LATCH.ck  =>
    !SIM_START_BUTTON


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    AREQ0                       12       V        -       -       -     
    AREQ1                       14       V        -       -       -     
    CAS0                        4        V        -       -       -     
    CAS0                d       4        X        6       0       1     
    CAS0                ap      4        X        4       0       1     
    CAS0                ck      4        X        1       0       1     
    CAS1                        5        V        -       -       -     
    CAS1                d       5        X        10      0       1     
    CAS1                ap      5        X        4       0       1     
    CAS1                ck      5        X        1       0       1     
    CAS2                        6        V        -       -       -     
    CAS2                d       6        X        6       0       1     
    CAS2                ap      6        X        4       0       1     
    CAS2                ck      6        X        1       0       1     
    CAS3                        8        V        -       -       -     
    CAS3                d       8        X        6       0       1     
    CAS3                ap      8        X        4       0       1     
    CAS3                ck      8        X        1       0       1     
    CAS_PRE                     61       N        -       -       -     
    CAS_PRE             d       61       M        1       0       1     
    CAS_PRE             ap      61       M        4       0       1     
    CAS_PRE             ck      61       M        1       0       1     
    CLK_16M_INTERNAL            57       N        -       -       -     
    CLK_16M_INTERNAL    d       57       M        1       0       1     
    CLK_16M_INTERNAL    ar      57       M        1       0       1     
    CLK_16M_INTERNAL    ck      57       M        1       0       1     
    CLK_32M                     2        V        -       -       -     
    CPU0_A1                     25       V        -       -       -     
    CPU0_DRAM_DTACK             0        V        -       -       -     
    CPU0_LDS                    29       V        -       -       -     
    CPU0_RW                     28       V        -       -       -     
    CPU0_UDS                    27       V        -       -       -     
    CPU1_A1                     26       V        -       -       -     
    CPU1_LDS                    31       V        -       -       -     
    CPU1_UDS                    28       V        -       -       -     
    DRAM_AB                     20       V        -       -       -     
    DRAM_AB             d       20       X        1       0       1     
    DRAM_AB             ap      20       X        3       0       1     
    DRAM_AB             ck      20       X        2       0       1     
    DRAM_RW                     21       V        3       0       1     
    GRANT0                      16       V        -       -       -     
    GRANT0              d       16       X        3       0       1     
    GRANT0              ap      16       X        2       0       1     
    GRANT0              ck      16       X        1       0       1     
    GRANT1                      17       V        -       -       -     
    GRANT1              d       17       X        4       0       1     
    GRANT1              ap      17       X        2       0       1     
    GRANT1              ck      17       X        1       0       1     
    GRANT_ACTIVE                0        I        1       -       -     
    MEMORY_ACCESS_GRANT_ACTIVE        0        I        1       -       -     
    PE_BIAS                     47       N        -       -       -     
    PE_BIAS             d       47       M        1       0       1     
    PE_BIAS             ar      47       M        1       0       1     
    PE_BIAS             ck      47       M        2       0       1     
    PE_OUT_0                    0        I        2       -       -     
    PE_OUT_1                    0        I        3       -       -     
    RAS0                        9        V        -       -       -     
    RAS0                d       9        X        4       0       1     
    RAS0                ap      9        X        4       0       1     
    RAS0                ck      9        X        1       0       1     
    RAS1                        11       V        -       -       -     
    RAS1                d       11       X        4       0       1     
    RAS1                ap      11       X        4       0       1     
    RAS1                ck      11       X        1       0       1     
    REFRESH_ACCESS_GRANT_ACTIVE        0        I        1       -       -     
    REFRESH_COMPLETED           59       N        -       -       -     
    REFRESH_COMPLETED   d       59       M        1       0       1     
    REFRESH_COMPLETED   ap      59       M        2       0       1     
    REFRESH_COMPLETED   ck      59       M        1       0       1     
    REFRESH_COMPLETED_PRE0        62       N        -       -       -     
    REFRESH_COMPLETED_PRE0d       62       M        1       0       1     
    REFRESH_COMPLETED_PRE0ap      62       M        2       0       1     
    REFRESH_COMPLETED_PRE0ck      62       M        1       0       1     
    REFRESH_COMPLETED_PRE1        63       N        -       -       -     
    REFRESH_COMPLETED_PRE1d       63       M        1       0       1     
    REFRESH_COMPLETED_PRE1ap      63       M        2       0       1     
    REFRESH_COMPLETED_PRE1ck      63       M        1       0       1     
    REFRESH_COMPLETED_PRE2        64       N        -       -       -     
    REFRESH_COMPLETED_PRE2d       64       M        1       0       1     
    REFRESH_COMPLETED_PRE2ap      64       M        2       0       1     
    REFRESH_COMPLETED_PRE2ck      64       M        1       0       1     
    REFRESH_GRANT               24       V        -       -       -     
    REFRESH_GRANT       d       24       X        3       0       1     
    REFRESH_GRANT       ap      24       X        3       0       1     
    REFRESH_GRANT       ck      24       X        1       0       1     
    REFRESH_OUT                 0        I        1       -       -     
    REFRESH_REQUESTED           58       N        -       -       -     
    REFRESH_REQUESTED   d       58       M        1       0       1     
    REFRESH_REQUESTED   ap      58       M        2       0       1     
    REFRESH_REQUESTED   ck      58       M        1       0       1     
    REFRESH_REQ_CLOCKED         60       N        -       -       -     
    REFRESH_REQ_CLOCKED d       60       M        1       0       1     
    REFRESH_REQ_CLOCKED ap      60       M        1       0       1     
    REFRESH_REQ_CLOCKED ck      60       M        1       0       1     
    REFRESH_TIMER0              49       N        -       -       -     
    REFRESH_TIMER0      d       49       M        1       0       1     
    REFRESH_TIMER0      ar      49       M        2       0       1     
    REFRESH_TIMER0      ck      49       M        1       0       1     
    REFRESH_TIMER1              50       N        -       -       -     
    REFRESH_TIMER1      d       50       M        2       0       1     
    REFRESH_TIMER1      ar      50       M        2       0       1     
    REFRESH_TIMER1      ck      50       M        1       0       1     
    REFRESH_TIMER2              51       N        -       -       -     
    REFRESH_TIMER2      d       51       M        3       0       1     
    REFRESH_TIMER2      ar      51       M        2       0       1     
    REFRESH_TIMER2      ck      51       M        1       0       1     
    REFRESH_TIMER3              52       N        -       -       -     
    REFRESH_TIMER3      d       52       M        4       0       1     
    REFRESH_TIMER3      ap      52       M        2       0       1     
    REFRESH_TIMER3      ck      52       M        1       0       1     
    REFRESH_TIMER4              53       N        -       -       -     
    REFRESH_TIMER4      d       53       M        1       0       1     
    REFRESH_TIMER4      ar      53       M        2       0       1     
    REFRESH_TIMER4      ck      53       M        4       0       1     
    REFRESH_TIMER5              54       N        -       -       -     
    REFRESH_TIMER5      d       54       M        2       0       1     
    REFRESH_TIMER5      ar      54       M        2       0       1     
    REFRESH_TIMER5      ck      54       M        4       0       1     
    REFRESH_TIMER6              55       N        -       -       -     
    REFRESH_TIMER6      d       55       M        3       0       1     
    REFRESH_TIMER6      ar      55       M        2       0       1     
    REFRESH_TIMER6      ck      55       M        4       0       1     
    REFRESH_TIMER7              56       N        -       -       -     
    REFRESH_TIMER7      d       56       M        4       0       1     
    REFRESH_TIMER7      ar      56       M        2       0       1     
    REFRESH_TIMER7      ck      56       M        4       0       1     
    REFRESH_TIMER_RESET         48       N        -       -       -     
    REFRESH_TIMER_RESET d       48       M        1       0       1     
    REFRESH_TIMER_RESET ar      48       M        1       0       1     
    REFRESH_TIMER_RESET ck      48       M        1       0       1     
    REQ_CLOCKED0                45       N        -       -       -     
    REQ_CLOCKED0        d       45       M        1       0       1     
    REQ_CLOCKED0        ap      45       M        1       0       1     
    REQ_CLOCKED0        ck      45       M        1       0       1     
    REQ_CLOCKED1                46       N        -       -       -     
    REQ_CLOCKED1        d       46       M        1       0       1     
    REQ_CLOCKED1        ap      46       M        1       0       1     
    REQ_CLOCKED1        ck      46       M        1       0       1     
    SIM_AS                      33       V        2       0       1     
    SIM_AS_IN                   44       V        -       -       -     
    SIM_AS_OUT                  41       V        2       0       1     
    SIM_AS_PRE                  74       N        -       -       -     
    SIM_DRAM_CS                 34       V        3       0       1     
    SIM_RW                      36       V        -       -       -     
    SIM_S0                      65       N        -       -       -     
    SIM_S0              d       65       M        1       0       1     
    SIM_S0              ap      65       M        1       0       1     
    SIM_S0              ck      65       M        1       0       1     
    SIM_S1                      66       N        -       -       -     
    SIM_S1              d       66       M        1       0       1     
    SIM_S1              ap      66       M        1       0       1     
    SIM_S1              ck      66       M        1       0       1     
    SIM_S2                      67       N        -       -       -     
    SIM_S2              d       67       M        1       0       1     
    SIM_S2              ap      67       M        2       0       1     
    SIM_S2              ck      67       M        1       0       1     
    SIM_S3                      68       N        -       -       -     
    SIM_S3              d       68       M        1       0       1     
    SIM_S3              ap      68       M        1       0       1     
    SIM_S3              ck      68       M        1       0       1     
    SIM_S4                      69       N        -       -       -     
    SIM_S4              d       69       M        1       0       1     
    SIM_S4              ap      69       M        1       0       1     
    SIM_S4              ck      69       M        1       0       1     
    SIM_S5                      70       N        -       -       -     
    SIM_S5              d       70       M        1       0       1     
    SIM_S5              ap      70       M        1       0       1     
    SIM_S5              ck      70       M        1       0       1     
    SIM_S6                      71       N        -       -       -     
    SIM_S6              d       71       M        1       0       1     
    SIM_S6              ap      71       M        1       0       1     
    SIM_S6              ck      71       M        1       0       1     
    SIM_S7                      72       N        -       -       -     
    SIM_S7              d       72       M        1       0       1     
    SIM_S7              ap      72       M        1       0       1     
    SIM_S7              ck      72       M        1       0       1     
    SIM_START_BUTTON            37       V        -       -       -     
    SIM_START_LATCH             73       N        -       -       -     
    SIM_START_LATCH     d       73       M        1       0       1     
    SIM_START_LATCH     ap      73       M        2       0       1     
    SIM_START_LATCH     ck      73       M        1       0       1     
    SYS_RESET                   1        V        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

