<stg><name>maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:11 %store_ln171 = store i6 0, i6 %ch

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc106:0 %ch_1 = load i6 %ch

]]></Node>
<StgValue><ssdm name="ch_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc106:1 %icmp_ln171 = icmp_eq  i6 %ch_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc106:2 %add_ln171 = add i6 %ch_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc106:3 %br_ln171 = br i1 %icmp_ln171, void %for.inc106.split, void %for.inc109.exitStub

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
for.inc106.split:0 %zext_ln171 = zext i6 %ch_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:4 %buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:5 %buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:6 %buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:7 %buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:8 %buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:9 %buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:10 %buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:11 %buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:12 %buf_load = load i5 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:13 %buf_1_load = load i5 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:14 %buf_2_load = load i5 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:15 %buf_3_load = load i5 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:16 %buf_4_load = load i5 %buf_4_addr

]]></Node>
<StgValue><ssdm name="buf_4_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:17 %buf_5_load = load i5 %buf_5_addr

]]></Node>
<StgValue><ssdm name="buf_5_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:18 %buf_6_load = load i5 %buf_6_addr

]]></Node>
<StgValue><ssdm name="buf_6_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:19 %buf_7_load = load i5 %buf_7_addr

]]></Node>
<StgValue><ssdm name="buf_7_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:21 %acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:22 %acc_load = load i5 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc106.split:24 %switch_ln178 = switch i3 %tmp, void %arrayidx973.case.7, i3 0, void %arrayidx973.case.0, i3 1, void %arrayidx973.case.1, i3 2, void %arrayidx973.case.2, i3 3, void %arrayidx973.case.3, i3 4, void %arrayidx973.case.4, i3 5, void %arrayidx973.case.5, i3 6, void %arrayidx973.case.6

]]></Node>
<StgValue><ssdm name="switch_ln178"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.exit:0 %store_ln179 = store i32 0, i5 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx973.exit:1 %store_ln171 = store i6 %add_ln171, i6 %ch

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.exit:2 %br_ln171 = br void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc106.split:1 %specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln172"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc106.split:2 %speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln171"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc106.split:3 %specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:12 %buf_load = load i5 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:13 %buf_1_load = load i5 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:14 %buf_2_load = load i5 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:15 %buf_3_load = load i5 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:16 %buf_4_load = load i5 %buf_4_addr

]]></Node>
<StgValue><ssdm name="buf_4_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:17 %buf_5_load = load i5 %buf_5_addr

]]></Node>
<StgValue><ssdm name="buf_5_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:18 %buf_6_load = load i5 %buf_6_addr

]]></Node>
<StgValue><ssdm name="buf_6_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:19 %buf_7_load = load i5 %buf_7_addr

]]></Node>
<StgValue><ssdm name="buf_7_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc106.split:20 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %buf_load, i3 1, i32 %buf_1_load, i3 2, i32 %buf_2_load, i3 3, i32 %buf_3_load, i3 4, i32 %buf_4_load, i3 5, i32 %buf_5_load, i3 6, i32 %buf_6_load, i3 7, i32 %buf_7_load, i32 0, i3 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc106.split:22 %acc_load = load i5 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.split:23 %add_ln178 = add i32 %acc_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.inc109.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.6:0 %store_ln178 = store i32 %add_ln178, i5 %buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.6:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.5:0 %store_ln178 = store i32 %add_ln178, i5 %buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.5:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.4:0 %store_ln178 = store i32 %add_ln178, i5 %buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.4:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.3:0 %store_ln178 = store i32 %add_ln178, i5 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.3:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.2:0 %store_ln178 = store i32 %add_ln178, i5 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.2:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.1:0 %store_ln178 = store i32 %add_ln178, i5 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.1:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.0:0 %store_ln178 = store i32 %add_ln178, i5 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.0:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx973.case.7:0 %store_ln178 = store i32 %add_ln178, i5 %buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.7:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="buf_7" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="buf_6" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="buf_5" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="buf_4" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="buf_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="buf_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="buf_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="buf_r" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="97" name="acc" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="StgValue_98" to="ch" fromId="98" toId="6">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="7">
</dataflow>
<dataflow id="102" from="acc" to="specmemcore_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="7">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="7">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="110" from="buf_r" to="specmemcore_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="111" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="8">
</dataflow>
<dataflow id="112" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="8">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="115" from="buf_1" to="specmemcore_ln0" fromId="94" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="9">
</dataflow>
<dataflow id="118" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="120" from="buf_2" to="specmemcore_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="121" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="122" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="125" from="buf_3" to="specmemcore_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="126" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="127" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="11">
</dataflow>
<dataflow id="128" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="130" from="buf_4" to="specmemcore_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="133" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="135" from="buf_5" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="137" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="14">
</dataflow>
<dataflow id="140" from="buf_6" to="specmemcore_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="145" from="buf_7" to="specmemcore_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_auto.i3" to="tmp" fromId="149" toId="16">
</dataflow>
<dataflow id="151" from="empty" to="tmp" fromId="96" toId="16">
</dataflow>
<dataflow id="153" from="StgValue_152" to="store_ln171" fromId="152" toId="17">
</dataflow>
<dataflow id="154" from="ch" to="store_ln171" fromId="6" toId="17">
</dataflow>
<dataflow id="155" from="ch" to="ch_1" fromId="6" toId="19">
</dataflow>
<dataflow id="156" from="ch_1" to="icmp_ln171" fromId="19" toId="20">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp_ln171" fromId="157" toId="20">
</dataflow>
<dataflow id="159" from="ch_1" to="add_ln171" fromId="19" toId="21">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln171" fromId="160" toId="21">
</dataflow>
<dataflow id="162" from="icmp_ln171" to="br_ln171" fromId="20" toId="22">
</dataflow>
<dataflow id="163" from="ch_1" to="zext_ln171" fromId="19" toId="23">
</dataflow>
<dataflow id="164" from="buf_r" to="buf_addr" fromId="95" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_165" to="buf_addr" fromId="165" toId="24">
</dataflow>
<dataflow id="167" from="zext_ln171" to="buf_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="168" from="buf_1" to="buf_1_addr" fromId="94" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_165" to="buf_1_addr" fromId="165" toId="25">
</dataflow>
<dataflow id="170" from="zext_ln171" to="buf_1_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="171" from="buf_2" to="buf_2_addr" fromId="93" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_165" to="buf_2_addr" fromId="165" toId="26">
</dataflow>
<dataflow id="173" from="zext_ln171" to="buf_2_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="174" from="buf_3" to="buf_3_addr" fromId="92" toId="27">
</dataflow>
<dataflow id="175" from="StgValue_165" to="buf_3_addr" fromId="165" toId="27">
</dataflow>
<dataflow id="176" from="zext_ln171" to="buf_3_addr" fromId="23" toId="27">
</dataflow>
<dataflow id="177" from="buf_4" to="buf_4_addr" fromId="91" toId="28">
</dataflow>
<dataflow id="178" from="StgValue_165" to="buf_4_addr" fromId="165" toId="28">
</dataflow>
<dataflow id="179" from="zext_ln171" to="buf_4_addr" fromId="23" toId="28">
</dataflow>
<dataflow id="180" from="buf_5" to="buf_5_addr" fromId="90" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_165" to="buf_5_addr" fromId="165" toId="29">
</dataflow>
<dataflow id="182" from="zext_ln171" to="buf_5_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="183" from="buf_6" to="buf_6_addr" fromId="89" toId="30">
</dataflow>
<dataflow id="184" from="StgValue_165" to="buf_6_addr" fromId="165" toId="30">
</dataflow>
<dataflow id="185" from="zext_ln171" to="buf_6_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="186" from="buf_7" to="buf_7_addr" fromId="88" toId="31">
</dataflow>
<dataflow id="187" from="StgValue_165" to="buf_7_addr" fromId="165" toId="31">
</dataflow>
<dataflow id="188" from="zext_ln171" to="buf_7_addr" fromId="23" toId="31">
</dataflow>
<dataflow id="189" from="buf_addr" to="buf_load" fromId="24" toId="32">
</dataflow>
<dataflow id="190" from="buf_1_addr" to="buf_1_load" fromId="25" toId="33">
</dataflow>
<dataflow id="191" from="buf_2_addr" to="buf_2_load" fromId="26" toId="34">
</dataflow>
<dataflow id="192" from="buf_3_addr" to="buf_3_load" fromId="27" toId="35">
</dataflow>
<dataflow id="193" from="buf_4_addr" to="buf_4_load" fromId="28" toId="36">
</dataflow>
<dataflow id="194" from="buf_5_addr" to="buf_5_load" fromId="29" toId="37">
</dataflow>
<dataflow id="195" from="buf_6_addr" to="buf_6_load" fromId="30" toId="38">
</dataflow>
<dataflow id="196" from="buf_7_addr" to="buf_7_load" fromId="31" toId="39">
</dataflow>
<dataflow id="197" from="acc" to="acc_addr" fromId="97" toId="40">
</dataflow>
<dataflow id="198" from="StgValue_165" to="acc_addr" fromId="165" toId="40">
</dataflow>
<dataflow id="199" from="zext_ln171" to="acc_addr" fromId="23" toId="40">
</dataflow>
<dataflow id="200" from="acc_addr" to="acc_load" fromId="40" toId="41">
</dataflow>
<dataflow id="201" from="tmp" to="switch_ln178" fromId="16" toId="42">
</dataflow>
<dataflow id="203" from="StgValue_202" to="switch_ln178" fromId="202" toId="42">
</dataflow>
<dataflow id="205" from="StgValue_204" to="switch_ln178" fromId="204" toId="42">
</dataflow>
<dataflow id="207" from="StgValue_206" to="switch_ln178" fromId="206" toId="42">
</dataflow>
<dataflow id="209" from="StgValue_208" to="switch_ln178" fromId="208" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_210" to="switch_ln178" fromId="210" toId="42">
</dataflow>
<dataflow id="213" from="StgValue_212" to="switch_ln178" fromId="212" toId="42">
</dataflow>
<dataflow id="215" from="StgValue_214" to="switch_ln178" fromId="214" toId="42">
</dataflow>
<dataflow id="217" from="StgValue_216" to="store_ln179" fromId="216" toId="43">
</dataflow>
<dataflow id="218" from="acc_addr" to="store_ln179" fromId="40" toId="43">
</dataflow>
<dataflow id="219" from="add_ln171" to="store_ln171" fromId="21" toId="44">
</dataflow>
<dataflow id="220" from="ch" to="store_ln171" fromId="6" toId="44">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecPipeline" to="specpipeline_ln172" fromId="221" toId="46">
</dataflow>
<dataflow id="223" from="StgValue_98" to="specpipeline_ln172" fromId="98" toId="46">
</dataflow>
<dataflow id="224" from="StgValue_216" to="specpipeline_ln172" fromId="216" toId="46">
</dataflow>
<dataflow id="225" from="StgValue_216" to="specpipeline_ln172" fromId="216" toId="46">
</dataflow>
<dataflow id="226" from="StgValue_216" to="specpipeline_ln172" fromId="216" toId="46">
</dataflow>
<dataflow id="228" from="empty_4" to="specpipeline_ln172" fromId="227" toId="46">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln171" fromId="229" toId="47">
</dataflow>
<dataflow id="232" from="StgValue_231" to="speclooptripcount_ln171" fromId="231" toId="47">
</dataflow>
<dataflow id="233" from="StgValue_231" to="speclooptripcount_ln171" fromId="231" toId="47">
</dataflow>
<dataflow id="234" from="StgValue_231" to="speclooptripcount_ln171" fromId="231" toId="47">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopName" to="specloopname_ln171" fromId="235" toId="48">
</dataflow>
<dataflow id="238" from="empty_7" to="specloopname_ln171" fromId="237" toId="48">
</dataflow>
<dataflow id="239" from="buf_addr" to="buf_load" fromId="24" toId="49">
</dataflow>
<dataflow id="240" from="buf_1_addr" to="buf_1_load" fromId="25" toId="50">
</dataflow>
<dataflow id="241" from="buf_2_addr" to="buf_2_load" fromId="26" toId="51">
</dataflow>
<dataflow id="242" from="buf_3_addr" to="buf_3_load" fromId="27" toId="52">
</dataflow>
<dataflow id="243" from="buf_4_addr" to="buf_4_load" fromId="28" toId="53">
</dataflow>
<dataflow id="244" from="buf_5_addr" to="buf_5_load" fromId="29" toId="54">
</dataflow>
<dataflow id="245" from="buf_6_addr" to="buf_6_load" fromId="30" toId="55">
</dataflow>
<dataflow id="246" from="buf_7_addr" to="buf_7_load" fromId="31" toId="56">
</dataflow>
<dataflow id="248" from="_ssdm_op_SparseMux.ap_auto.8i32.i32.i3" to="tmp_1" fromId="247" toId="57">
</dataflow>
<dataflow id="249" from="StgValue_202" to="tmp_1" fromId="202" toId="57">
</dataflow>
<dataflow id="250" from="buf_load" to="tmp_1" fromId="49" toId="57">
</dataflow>
<dataflow id="251" from="StgValue_204" to="tmp_1" fromId="204" toId="57">
</dataflow>
<dataflow id="252" from="buf_1_load" to="tmp_1" fromId="50" toId="57">
</dataflow>
<dataflow id="253" from="StgValue_206" to="tmp_1" fromId="206" toId="57">
</dataflow>
<dataflow id="254" from="buf_2_load" to="tmp_1" fromId="51" toId="57">
</dataflow>
<dataflow id="255" from="StgValue_208" to="tmp_1" fromId="208" toId="57">
</dataflow>
<dataflow id="256" from="buf_3_load" to="tmp_1" fromId="52" toId="57">
</dataflow>
<dataflow id="257" from="StgValue_210" to="tmp_1" fromId="210" toId="57">
</dataflow>
<dataflow id="258" from="buf_4_load" to="tmp_1" fromId="53" toId="57">
</dataflow>
<dataflow id="259" from="StgValue_212" to="tmp_1" fromId="212" toId="57">
</dataflow>
<dataflow id="260" from="buf_5_load" to="tmp_1" fromId="54" toId="57">
</dataflow>
<dataflow id="261" from="StgValue_214" to="tmp_1" fromId="214" toId="57">
</dataflow>
<dataflow id="262" from="buf_6_load" to="tmp_1" fromId="55" toId="57">
</dataflow>
<dataflow id="264" from="StgValue_263" to="tmp_1" fromId="263" toId="57">
</dataflow>
<dataflow id="265" from="buf_7_load" to="tmp_1" fromId="56" toId="57">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp_1" fromId="266" toId="57">
</dataflow>
<dataflow id="268" from="tmp" to="tmp_1" fromId="16" toId="57">
</dataflow>
<dataflow id="269" from="acc_addr" to="acc_load" fromId="40" toId="58">
</dataflow>
<dataflow id="270" from="acc_load" to="add_ln178" fromId="58" toId="59">
</dataflow>
<dataflow id="271" from="tmp_1" to="add_ln178" fromId="57" toId="59">
</dataflow>
<dataflow id="272" from="add_ln178" to="store_ln178" fromId="59" toId="60">
</dataflow>
<dataflow id="273" from="buf_6_addr" to="store_ln178" fromId="30" toId="60">
</dataflow>
<dataflow id="274" from="add_ln178" to="store_ln178" fromId="59" toId="62">
</dataflow>
<dataflow id="275" from="buf_5_addr" to="store_ln178" fromId="29" toId="62">
</dataflow>
<dataflow id="276" from="add_ln178" to="store_ln178" fromId="59" toId="64">
</dataflow>
<dataflow id="277" from="buf_4_addr" to="store_ln178" fromId="28" toId="64">
</dataflow>
<dataflow id="278" from="add_ln178" to="store_ln178" fromId="59" toId="66">
</dataflow>
<dataflow id="279" from="buf_3_addr" to="store_ln178" fromId="27" toId="66">
</dataflow>
<dataflow id="280" from="add_ln178" to="store_ln178" fromId="59" toId="68">
</dataflow>
<dataflow id="281" from="buf_2_addr" to="store_ln178" fromId="26" toId="68">
</dataflow>
<dataflow id="282" from="add_ln178" to="store_ln178" fromId="59" toId="70">
</dataflow>
<dataflow id="283" from="buf_1_addr" to="store_ln178" fromId="25" toId="70">
</dataflow>
<dataflow id="284" from="add_ln178" to="store_ln178" fromId="59" toId="72">
</dataflow>
<dataflow id="285" from="buf_addr" to="store_ln178" fromId="24" toId="72">
</dataflow>
<dataflow id="286" from="add_ln178" to="store_ln178" fromId="59" toId="74">
</dataflow>
<dataflow id="287" from="buf_7_addr" to="store_ln178" fromId="31" toId="74">
</dataflow>
<dataflow id="288" from="icmp_ln171" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="289" from="tmp" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="290" from="tmp" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="291" from="tmp" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="292" from="icmp_ln171" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
