Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Sim_behav xil_defaultlib.Main_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture clock_div_arch of entity xil_defaultlib.Clock_Divider [\Clock_Divider(div_rate=5)\]
Compiling architecture lfsr2008_arch of entity xil_defaultlib.LFSR2008 [\LFSR2008(size=8)\]
Compiling architecture lfsr_arch of entity xil_defaultlib.LFSR [\LFSR(size=8)\]
Compiling architecture nco_str of entity xil_defaultlib.NCO [\NCO(dac_size=14)\]
Compiling architecture psk_arch of entity xil_defaultlib.PSK [psk_default]
Compiling architecture mixer_arch of entity xil_defaultlib.Mixer [\Mixer(mixersize=14)\]
Compiling architecture rtl of entity xil_defaultlib.CIC32 [cic32_default]
Compiling architecture mixer_arch of entity xil_defaultlib.Mixer [\Mixer(mixersize=26)\]
Compiling architecture pid_controller_arch of entity xil_defaultlib.PID_Controller [pid_controller_default]
Compiling architecture costa_arc of entity xil_defaultlib.Costa_Demodulator [costa_demodulator_default]
Compiling architecture behavioral of entity xil_defaultlib.Testing_Architecture [testing_architecture_default]
Compiling module xil_defaultlib.Main_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Sim_behav
