Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.41 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/logicOps.vhd" in Library work.
Architecture behavioral of Entity logicops is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/arOps.vhd" in Library work.
Entity <arops> compiled.
Entity <arops> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/shiftOps.vhd" in Library work.
Architecture behavioral of Entity shiftops is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <logicOps> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <arOps> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shiftOps> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <logicOps> in library <work> (Architecture <behavioral>).
Entity <logicOps> analyzed. Unit <logicOps> generated.

Analyzing Entity <arOps> in library <work> (Architecture <behavioral>).
Entity <arOps> analyzed. Unit <arOps> generated.

Analyzing Entity <shiftOps> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/shiftOps.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <A>
Entity <shiftOps> analyzed. Unit <shiftOps> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <logicOps>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/logicOps.vhd".
Unit <logicOps> synthesized.


Synthesizing Unit <arOps>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/arOps.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <coutput>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zeroput>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ovfput>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit xor2 for signal <coutput$xor0000> created at line 89.
    Found 32-bit addsub for signal <output$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <arOps> synthesized.


Synthesizing Unit <shiftOps>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/shiftOps.vhd".
Unit <shiftOps> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/ALU.vhd".
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 103

Cell Usage :
# BELS                             : 386
#      GND                         : 1
#      LUT2                        : 81
#      LUT3                        : 48
#      LUT4                        : 140
#      MUXCY                       : 31
#      MUXF5                       : 52
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 3
#      LD                          : 3
# IO Buffers                       : 103
#      IBUF                        : 68
#      OBUF                        : 35
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      147  out of    960    15%  
 Number of 4 input LUTs:                269  out of   1920    14%  
 Number of IOs:                         103
 Number of bonded IOBs:                 103  out of     83   124% (*) 
    IOB Flip Flops:                       3

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
AOps/coutput_or0000(Outp<31>42:O)  | NONE(*)(AOps/coutput)  | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 10.695ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: 13.984ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AOps/coutput_or0000'
  Total number of paths / destination ports: 3799 / 3
-------------------------------------------------------------------------
Offset:              10.695ns (Levels of Logic = 32)
  Source:            Op<2> (PAD)
  Destination:       AOps/zeroput (LATCH)
  Destination Clock: AOps/coutput_or0000 falling

  Data Path: Op<2> to AOps/zeroput
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.106   1.246  Op_2_IBUF (Op_2_IBUF)
     LUT3:I0->O           36   0.612   1.104  Outp<31>42 (AOps/coutput_or0000)
     LUT4:I2->O            1   0.612   0.000  AOps/Maddsub_output_addsub0000_lut<0> (AOps/Maddsub_output_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  AOps/Maddsub_output_addsub0000_cy<0> (AOps/Maddsub_output_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<1> (AOps/Maddsub_output_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<2> (AOps/Maddsub_output_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<3> (AOps/Maddsub_output_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<4> (AOps/Maddsub_output_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<5> (AOps/Maddsub_output_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<6> (AOps/Maddsub_output_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<7> (AOps/Maddsub_output_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<8> (AOps/Maddsub_output_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<9> (AOps/Maddsub_output_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<10> (AOps/Maddsub_output_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<11> (AOps/Maddsub_output_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<12> (AOps/Maddsub_output_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<13> (AOps/Maddsub_output_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<14> (AOps/Maddsub_output_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<15> (AOps/Maddsub_output_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<16> (AOps/Maddsub_output_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<17> (AOps/Maddsub_output_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<18> (AOps/Maddsub_output_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<19> (AOps/Maddsub_output_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<20> (AOps/Maddsub_output_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<21> (AOps/Maddsub_output_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<22> (AOps/Maddsub_output_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<23> (AOps/Maddsub_output_addsub0000_cy<23>)
     XORCY:CI->O           2   0.699   0.449  AOps/Maddsub_output_addsub0000_xor<24> (AOps/output_addsub0000<24>)
     LUT4:I1->O            1   0.612   0.000  AOps/zeroput_cmp_eq00002001 (AOps/zeroput_cmp_eq00002001)
     MUXF5:I0->O           1   0.278   0.509  AOps/zeroput_cmp_eq0000200_f5 (AOps/zeroput_cmp_eq0000200)
     LUT4:I0->O            1   0.612   0.387  AOps/zeroput_cmp_eq0000217 (AOps/zeroput_cmp_eq0000217)
     LUT4:I2->O            1   0.612   0.000  AOps/zeroput_cmp_eq0000254 (AOps/zeroput_cmp_eq0000)
     LD:D                      0.268          AOps/zeroput
    ----------------------------------------
    Total                     10.695ns (6.999ns logic, 3.695ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AOps/coutput_or0000'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            AOps/coutput (LATCH)
  Destination:       Cout (PAD)
  Source Clock:      AOps/coutput_or0000 falling

  Data Path: AOps/coutput to Cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  AOps/coutput (AOps/coutput)
     OBUF:I->O                 3.169          Cout_OBUF (Cout)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4507 / 32
-------------------------------------------------------------------------
Delay:               13.984ns (Levels of Logic = 38)
  Source:            Op<2> (PAD)
  Destination:       Outp<30> (PAD)

  Data Path: Op<2> to Outp<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.106   1.246  Op_2_IBUF (Op_2_IBUF)
     LUT3:I0->O           36   0.612   1.104  Outp<31>42 (AOps/coutput_or0000)
     LUT4:I2->O            1   0.612   0.000  AOps/Maddsub_output_addsub0000_lut<0> (AOps/Maddsub_output_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  AOps/Maddsub_output_addsub0000_cy<0> (AOps/Maddsub_output_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<1> (AOps/Maddsub_output_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<2> (AOps/Maddsub_output_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<3> (AOps/Maddsub_output_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<4> (AOps/Maddsub_output_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<5> (AOps/Maddsub_output_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<6> (AOps/Maddsub_output_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<7> (AOps/Maddsub_output_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<8> (AOps/Maddsub_output_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<9> (AOps/Maddsub_output_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<10> (AOps/Maddsub_output_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<11> (AOps/Maddsub_output_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<12> (AOps/Maddsub_output_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<13> (AOps/Maddsub_output_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<14> (AOps/Maddsub_output_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<15> (AOps/Maddsub_output_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<16> (AOps/Maddsub_output_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<17> (AOps/Maddsub_output_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  AOps/Maddsub_output_addsub0000_cy<18> (AOps/Maddsub_output_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<19> (AOps/Maddsub_output_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<20> (AOps/Maddsub_output_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<21> (AOps/Maddsub_output_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<22> (AOps/Maddsub_output_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<23> (AOps/Maddsub_output_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<24> (AOps/Maddsub_output_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<25> (AOps/Maddsub_output_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<26> (AOps/Maddsub_output_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<27> (AOps/Maddsub_output_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<28> (AOps/Maddsub_output_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  AOps/Maddsub_output_addsub0000_cy<29> (AOps/Maddsub_output_addsub0000_cy<29>)
     XORCY:CI->O           2   0.699   0.532  AOps/Maddsub_output_addsub0000_xor<30> (AOps/output_addsub0000<30>)
     LUT2:I0->O            1   0.612   0.387  Outp<30>112_SW0 (N135)
     LUT4:I2->O            1   0.612   0.426  Outp<30>112 (Outp<30>112)
     LUT2:I1->O            1   0.612   0.357  Outp<30>123 (Outp_30_OBUF)
     OBUF:I->O                 3.169          Outp_30_OBUF (Outp<30>)
    ----------------------------------------
    Total                     13.984ns (9.931ns logic, 4.052ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.21 secs
 
--> 

Total memory usage is 227428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

