[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/EnumParenType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/EnumParenType/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<228> s<227> l<2:1> el<1:66>
n<module> u<2> t<Module_keyword> p<17> s<3> l<2:1> el<2:7>
n<enum_paren_type> u<3> t<StringConst> p<17> s<16> l<2:8> el<2:23>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:24> el<2:29>
n<> u<5> t<Data_type_or_implicit> p<6> l<2:30> el<2:30>
n<> u<6> t<Net_port_type> p<7> c<5> l<2:30> el<2:30>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:24> el<2:29>
n<clk> u<8> t<StringConst> p<9> l<2:30> el<2:33>
n<> u<9> t<Ansi_port_declaration> p<16> c<7> s<15> l<2:24> el<2:33>
n<> u<10> t<PortDir_Inp> p<13> s<12> l<2:35> el<2:40>
n<> u<11> t<Data_type_or_implicit> p<12> l<2:41> el<2:41>
n<> u<12> t<Net_port_type> p<13> c<11> l<2:41> el<2:41>
n<> u<13> t<Net_port_header> p<15> c<10> s<14> l<2:35> el<2:40>
n<rst> u<14> t<StringConst> p<15> l<2:41> el<2:44>
n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<2:35> el<2:44>
n<> u<16> t<List_of_port_declarations> p<17> c<9> l<2:23> el<2:45>
n<> u<17> t<Module_ansi_header> p<225> c<2> s<46> l<2:1> el<2:46>
n<> u<18> t<IntVec_TypeLogic> p<29> s<28> l<4:16> el<4:21>
n<1> u<19> t<IntConst> p<20> l<4:23> el<4:24>
n<> u<20> t<Primary_literal> p<21> c<19> l<4:23> el<4:24>
n<> u<21> t<Constant_primary> p<22> c<20> l<4:23> el<4:24>
n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<4:23> el<4:24>
n<0> u<23> t<IntConst> p<24> l<4:25> el<4:26>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:25> el<4:26>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:25> el<4:26>
n<> u<26> t<Constant_expression> p<27> c<25> l<4:25> el<4:26>
n<> u<27> t<Constant_range> p<28> c<22> l<4:23> el<4:26>
n<> u<28> t<Packed_dimension> p<29> c<27> l<4:22> el<4:27>
n<> u<29> t<Enum_base_type> p<38> c<18> s<31> l<4:16> el<4:27>
n<ts0> u<30> t<StringConst> p<31> l<5:5> el<5:8>
n<> u<31> t<Enum_name_declaration> p<38> c<30> s<33> l<5:5> el<5:8>
n<ts1> u<32> t<StringConst> p<33> l<5:10> el<5:13>
n<> u<33> t<Enum_name_declaration> p<38> c<32> s<35> l<5:10> el<5:13>
n<ts2> u<34> t<StringConst> p<35> l<5:15> el<5:18>
n<> u<35> t<Enum_name_declaration> p<38> c<34> s<37> l<5:15> el<5:18>
n<ts3> u<36> t<StringConst> p<37> l<5:20> el<5:23>
n<> u<37> t<Enum_name_declaration> p<38> c<36> l<5:20> el<5:23>
n<> u<38> t<Data_type> p<40> c<29> s<39> l<4:11> el<6:4>
n<states_t> u<39> t<StringConst> p<40> l<6:5> el<6:13>
n<> u<40> t<Type_declaration> p<41> c<38> l<4:3> el<6:14>
n<> u<41> t<Data_declaration> p<42> c<40> l<4:3> el<6:14>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<4:3> el<6:14>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<4:3> el<6:14>
n<> u<44> t<Module_common_item> p<45> c<43> l<4:3> el<6:14>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<4:3> el<6:14>
n<> u<46> t<Non_port_module_item> p<225> c<45> s<56> l<4:3> el<6:14>
n<states_t> u<47> t<StringConst> p<51> s<50> l<8:3> el<8:11>
n<state> u<48> t<StringConst> p<49> l<8:12> el<8:17>
n<> u<49> t<Net_decl_assignment> p<50> c<48> l<8:12> el<8:17>
n<> u<50> t<List_of_net_decl_assignments> p<51> c<49> l<8:12> el<8:17>
n<> u<51> t<Net_declaration> p<52> c<47> l<8:3> el<8:18>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<8:3> el<8:18>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<8:3> el<8:18>
n<> u<54> t<Module_common_item> p<55> c<53> l<8:3> el<8:18>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<8:3> el<8:18>
n<> u<56> t<Non_port_module_item> p<225> c<55> s<68> l<8:3> el<8:18>
n<states_t> u<57> t<StringConst> p<58> l<9:4> el<9:12>
n<> u<58> t<Data_type> p<62> c<57> s<61> l<9:4> el<9:12>
n<state1> u<59> t<StringConst> p<60> l<9:14> el<9:20>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<9:14> el<9:20>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<9:14> el<9:20>
n<> u<62> t<Variable_declaration> p<63> c<58> l<9:3> el<9:21>
n<> u<63> t<Data_declaration> p<64> c<62> l<9:3> el<9:21>
n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<9:3> el<9:21>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<9:3> el<9:21>
n<> u<66> t<Module_common_item> p<67> c<65> l<9:3> el<9:21>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<9:3> el<9:21>
n<> u<68> t<Non_port_module_item> p<225> c<67> s<82> l<9:3> el<9:21>
n<states_t> u<69> t<StringConst> p<77> s<76> l<10:3> el<10:11>
n<enum_const> u<70> t<StringConst> p<75> s<74> l<10:12> el<10:22>
n<ts1> u<71> t<StringConst> p<72> l<10:25> el<10:28>
n<> u<72> t<Primary_literal> p<73> c<71> l<10:25> el<10:28>
n<> u<73> t<Primary> p<74> c<72> l<10:25> el<10:28>
n<> u<74> t<Expression> p<75> c<73> l<10:25> el<10:28>
n<> u<75> t<Net_decl_assignment> p<76> c<70> l<10:12> el<10:28>
n<> u<76> t<List_of_net_decl_assignments> p<77> c<75> l<10:12> el<10:28>
n<> u<77> t<Net_declaration> p<78> c<69> l<10:3> el<10:29>
n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<10:3> el<10:29>
n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<10:3> el<10:29>
n<> u<80> t<Module_common_item> p<81> c<79> l<10:3> el<10:29>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<10:3> el<10:29>
n<> u<82> t<Non_port_module_item> p<225> c<81> s<223> l<10:3> el<10:29>
n<> u<83> t<ALWAYS> p<220> s<219> l<12:3> el<12:9>
n<> u<84> t<Edge_Posedge> p<89> s<88> l<12:12> el<12:19>
n<clk> u<85> t<StringConst> p<86> l<12:20> el<12:23>
n<> u<86> t<Primary_literal> p<87> c<85> l<12:20> el<12:23>
n<> u<87> t<Primary> p<88> c<86> l<12:20> el<12:23>
n<> u<88> t<Expression> p<89> c<87> l<12:20> el<12:23>
n<> u<89> t<Event_expression> p<90> c<84> l<12:12> el<12:23>
n<> u<90> t<Event_control> p<91> c<89> l<12:10> el<12:24>
n<> u<91> t<Procedural_timing_control> p<217> c<90> s<216> l<12:10> el<12:24>
n<rst> u<92> t<StringConst> p<93> l<13:9> el<13:12>
n<> u<93> t<Primary_literal> p<94> c<92> l<13:9> el<13:12>
n<> u<94> t<Primary> p<95> c<93> l<13:9> el<13:12>
n<> u<95> t<Expression> p<96> c<94> l<13:9> el<13:12>
n<> u<96> t<Expression_or_cond_pattern> p<97> c<95> l<13:9> el<13:12>
n<> u<97> t<Cond_predicate> p<208> c<96> s<115> l<13:9> el<13:12>
n<state> u<98> t<StringConst> p<99> l<14:7> el<14:12>
n<> u<99> t<Ps_or_hierarchical_identifier> p<102> c<98> s<101> l<14:7> el<14:12>
n<> u<100> t<Bit_select> p<101> l<14:13> el<14:13>
n<> u<101> t<Select> p<102> c<100> l<14:13> el<14:13>
n<> u<102> t<Variable_lvalue> p<107> c<99> s<106> l<14:7> el<14:12>
n<ts0> u<103> t<StringConst> p<104> l<14:16> el<14:19>
n<> u<104> t<Primary_literal> p<105> c<103> l<14:16> el<14:19>
n<> u<105> t<Primary> p<106> c<104> l<14:16> el<14:19>
n<> u<106> t<Expression> p<107> c<105> l<14:16> el<14:19>
n<> u<107> t<Nonblocking_assignment> p<108> c<102> l<14:7> el<14:19>
n<> u<108> t<Statement_item> p<109> c<107> l<14:7> el<14:20>
n<> u<109> t<Statement> p<110> c<108> l<14:7> el<14:20>
n<> u<110> t<Statement_or_null> p<112> c<109> s<111> l<14:7> el<14:20>
n<> u<111> t<END> p<112> l<15:5> el<15:8>
n<> u<112> t<Seq_block> p<113> c<110> l<13:14> el<15:8>
n<> u<113> t<Statement_item> p<114> c<112> l<13:14> el<15:8>
n<> u<114> t<Statement> p<115> c<113> l<13:14> el<15:8>
n<> u<115> t<Statement_or_null> p<208> c<114> s<207> l<13:14> el<15:8>
n<state> u<116> t<StringConst> p<117> l<16:11> el<16:16>
n<> u<117> t<Primary_literal> p<118> c<116> l<16:11> el<16:16>
n<> u<118> t<Primary> p<119> c<117> l<16:11> el<16:16>
n<> u<119> t<Expression> p<125> c<118> s<124> l<16:11> el<16:16>
n<ts0> u<120> t<StringConst> p<121> l<16:20> el<16:23>
n<> u<121> t<Primary_literal> p<122> c<120> l<16:20> el<16:23>
n<> u<122> t<Primary> p<123> c<121> l<16:20> el<16:23>
n<> u<123> t<Expression> p<125> c<122> l<16:20> el<16:23>
n<> u<124> t<BinOp_Equiv> p<125> s<123> l<16:17> el<16:19>
n<> u<125> t<Expression> p<126> c<119> l<16:11> el<16:23>
n<> u<126> t<Expression_or_cond_pattern> p<127> c<125> l<16:11> el<16:23>
n<> u<127> t<Cond_predicate> p<199> c<126> s<140> l<16:11> el<16:23>
n<state> u<128> t<StringConst> p<129> l<17:9> el<17:14>
n<> u<129> t<Ps_or_hierarchical_identifier> p<132> c<128> s<131> l<17:9> el<17:14>
n<> u<130> t<Bit_select> p<131> l<17:15> el<17:15>
n<> u<131> t<Select> p<132> c<130> l<17:15> el<17:15>
n<> u<132> t<Variable_lvalue> p<137> c<129> s<136> l<17:9> el<17:14>
n<ts1> u<133> t<StringConst> p<134> l<17:18> el<17:21>
n<> u<134> t<Primary_literal> p<135> c<133> l<17:18> el<17:21>
n<> u<135> t<Primary> p<136> c<134> l<17:18> el<17:21>
n<> u<136> t<Expression> p<137> c<135> l<17:18> el<17:21>
n<> u<137> t<Nonblocking_assignment> p<138> c<132> l<17:9> el<17:21>
n<> u<138> t<Statement_item> p<139> c<137> l<17:9> el<17:22>
n<> u<139> t<Statement> p<140> c<138> l<17:9> el<17:22>
n<> u<140> t<Statement_or_null> p<199> c<139> s<198> l<17:9> el<17:22>
n<state> u<141> t<StringConst> p<142> l<18:16> el<18:21>
n<> u<142> t<Primary_literal> p<143> c<141> l<18:16> el<18:21>
n<> u<143> t<Primary> p<144> c<142> l<18:16> el<18:21>
n<> u<144> t<Expression> p<150> c<143> s<149> l<18:16> el<18:21>
n<ts1> u<145> t<StringConst> p<146> l<18:25> el<18:28>
n<> u<146> t<Primary_literal> p<147> c<145> l<18:25> el<18:28>
n<> u<147> t<Primary> p<148> c<146> l<18:25> el<18:28>
n<> u<148> t<Expression> p<150> c<147> l<18:25> el<18:28>
n<> u<149> t<BinOp_Equiv> p<150> s<148> l<18:22> el<18:24>
n<> u<150> t<Expression> p<151> c<144> l<18:16> el<18:28>
n<> u<151> t<Expression_or_cond_pattern> p<152> c<150> l<18:16> el<18:28>
n<> u<152> t<Cond_predicate> p<195> c<151> s<165> l<18:16> el<18:28>
n<state> u<153> t<StringConst> p<154> l<19:9> el<19:14>
n<> u<154> t<Ps_or_hierarchical_identifier> p<157> c<153> s<156> l<19:9> el<19:14>
n<> u<155> t<Bit_select> p<156> l<19:15> el<19:15>
n<> u<156> t<Select> p<157> c<155> l<19:15> el<19:15>
n<> u<157> t<Variable_lvalue> p<162> c<154> s<161> l<19:9> el<19:14>
n<ts2> u<158> t<StringConst> p<159> l<19:18> el<19:21>
n<> u<159> t<Primary_literal> p<160> c<158> l<19:18> el<19:21>
n<> u<160> t<Primary> p<161> c<159> l<19:18> el<19:21>
n<> u<161> t<Expression> p<162> c<160> l<19:18> el<19:21>
n<> u<162> t<Nonblocking_assignment> p<163> c<157> l<19:9> el<19:21>
n<> u<163> t<Statement_item> p<164> c<162> l<19:9> el<19:22>
n<> u<164> t<Statement> p<165> c<163> l<19:9> el<19:22>
n<> u<165> t<Statement_or_null> p<195> c<164> s<194> l<19:9> el<19:22>
n<state> u<166> t<StringConst> p<167> l<20:16> el<20:21>
n<> u<167> t<Primary_literal> p<168> c<166> l<20:16> el<20:21>
n<> u<168> t<Primary> p<169> c<167> l<20:16> el<20:21>
n<> u<169> t<Expression> p<175> c<168> s<174> l<20:16> el<20:21>
n<ts2> u<170> t<StringConst> p<171> l<20:25> el<20:28>
n<> u<171> t<Primary_literal> p<172> c<170> l<20:25> el<20:28>
n<> u<172> t<Primary> p<173> c<171> l<20:25> el<20:28>
n<> u<173> t<Expression> p<175> c<172> l<20:25> el<20:28>
n<> u<174> t<BinOp_Equiv> p<175> s<173> l<20:22> el<20:24>
n<> u<175> t<Expression> p<176> c<169> l<20:16> el<20:28>
n<> u<176> t<Expression_or_cond_pattern> p<177> c<175> l<20:16> el<20:28>
n<> u<177> t<Cond_predicate> p<191> c<176> s<190> l<20:16> el<20:28>
n<state> u<178> t<StringConst> p<179> l<21:9> el<21:14>
n<> u<179> t<Ps_or_hierarchical_identifier> p<182> c<178> s<181> l<21:9> el<21:14>
n<> u<180> t<Bit_select> p<181> l<21:15> el<21:15>
n<> u<181> t<Select> p<182> c<180> l<21:15> el<21:15>
n<> u<182> t<Variable_lvalue> p<187> c<179> s<186> l<21:9> el<21:14>
n<ts0> u<183> t<StringConst> p<184> l<21:18> el<21:21>
n<> u<184> t<Primary_literal> p<185> c<183> l<21:18> el<21:21>
n<> u<185> t<Primary> p<186> c<184> l<21:18> el<21:21>
n<> u<186> t<Expression> p<187> c<185> l<21:18> el<21:21>
n<> u<187> t<Nonblocking_assignment> p<188> c<182> l<21:9> el<21:21>
n<> u<188> t<Statement_item> p<189> c<187> l<21:9> el<21:22>
n<> u<189> t<Statement> p<190> c<188> l<21:9> el<21:22>
n<> u<190> t<Statement_or_null> p<191> c<189> l<21:9> el<21:22>
n<> u<191> t<Conditional_statement> p<192> c<177> l<20:12> el<21:22>
n<> u<192> t<Statement_item> p<193> c<191> l<20:12> el<21:22>
n<> u<193> t<Statement> p<194> c<192> l<20:12> el<21:22>
n<> u<194> t<Statement_or_null> p<195> c<193> l<20:12> el<21:22>
n<> u<195> t<Conditional_statement> p<196> c<152> l<18:12> el<21:22>
n<> u<196> t<Statement_item> p<197> c<195> l<18:12> el<21:22>
n<> u<197> t<Statement> p<198> c<196> l<18:12> el<21:22>
n<> u<198> t<Statement_or_null> p<199> c<197> l<18:12> el<21:22>
n<> u<199> t<Conditional_statement> p<200> c<127> l<16:7> el<21:22>
n<> u<200> t<Statement_item> p<201> c<199> l<16:7> el<21:22>
n<> u<201> t<Statement> p<202> c<200> l<16:7> el<21:22>
n<> u<202> t<Statement_or_null> p<204> c<201> s<203> l<16:7> el<21:22>
n<> u<203> t<END> p<204> l<22:5> el<22:8>
n<> u<204> t<Seq_block> p<205> c<202> l<15:14> el<22:8>
n<> u<205> t<Statement_item> p<206> c<204> l<15:14> el<22:8>
n<> u<206> t<Statement> p<207> c<205> l<15:14> el<22:8>
n<> u<207> t<Statement_or_null> p<208> c<206> l<15:14> el<22:8>
n<> u<208> t<Conditional_statement> p<209> c<97> l<13:5> el<22:8>
n<> u<209> t<Statement_item> p<210> c<208> l<13:5> el<22:8>
n<> u<210> t<Statement> p<211> c<209> l<13:5> el<22:8>
n<> u<211> t<Statement_or_null> p<213> c<210> s<212> l<13:5> el<22:8>
n<> u<212> t<END> p<213> l<23:3> el<23:6>
n<> u<213> t<Seq_block> p<214> c<211> l<12:25> el<23:6>
n<> u<214> t<Statement_item> p<215> c<213> l<12:25> el<23:6>
n<> u<215> t<Statement> p<216> c<214> l<12:25> el<23:6>
n<> u<216> t<Statement_or_null> p<217> c<215> l<12:25> el<23:6>
n<> u<217> t<Procedural_timing_control_statement> p<218> c<91> l<12:10> el<23:6>
n<> u<218> t<Statement_item> p<219> c<217> l<12:10> el<23:6>
n<> u<219> t<Statement> p<220> c<218> l<12:10> el<23:6>
n<> u<220> t<Always_construct> p<221> c<83> l<12:3> el<23:6>
n<> u<221> t<Module_common_item> p<222> c<220> l<12:3> el<23:6>
n<> u<222> t<Module_or_generate_item> p<223> c<221> l<12:3> el<23:6>
n<> u<223> t<Non_port_module_item> p<225> c<222> s<224> l<12:3> el<23:6>
n<> u<224> t<ENDMODULE> p<225> l<25:1> el<25:10>
n<> u<225> t<Module_declaration> p<226> c<17> l<2:1> el<25:10>
n<> u<226> t<Description> p<227> c<225> l<2:1> el<25:10>
n<> u<227> t<Source_text> p<228> c<226> l<2:1> el<25:10>
n<> u<228> t<Top_level_rule> c<1> l<2:1> el<26:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumParenType/dut.sv:2:1: No timescale set for "enum_paren_type".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/EnumParenType/dut.sv:2:1: Compile module "work@enum_paren_type".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/EnumParenType/dut.sv:2:1: Top level module "work@enum_paren_type".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             4
begin                                                  3
constant                                               2
design                                                 1
enum_const                                             4
enum_typespec                                          1
enum_var                                               3
event_control                                          1
if_else                                                3
if_stmt                                                1
logic_net                                              7
logic_typespec                                         7
module_inst                                            3
operation                                              4
port                                                   4
range                                                  1
ref_obj                                               21
ref_typespec                                          13
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             8
begin                                                  6
constant                                               2
design                                                 1
enum_const                                             4
enum_typespec                                          1
enum_var                                               3
event_control                                          2
if_else                                                6
if_stmt                                                2
logic_net                                              7
logic_typespec                                         7
module_inst                                            3
operation                                              8
port                                                   6
range                                                  1
ref_obj                                               39
ref_typespec                                          15
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EnumParenType/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/EnumParenType/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/EnumParenType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@enum_paren_type)
|vpiElaborated:1
|vpiName:work@enum_paren_type
|uhdmallModules:
\_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
  |vpiParent:
  \_design: (work@enum_paren_type)
  |vpiFullName:work@enum_paren_type
  |vpiTypedef:
  \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:states_t
    |vpiInstance:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@enum_paren_type.states_t)
      |vpiParent:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
      |vpiFullName:work@enum_paren_type.states_t
      |vpiActual:
      \_logic_typespec: , line:4:16, endln:4:27
    |vpiEnumConst:
    \_enum_const: (ts0), line:5:5, endln:5:8
      |vpiParent:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
      |vpiName:ts0
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (ts1), line:5:10, endln:5:13
      |vpiParent:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
      |vpiName:ts1
      |INT:1
      |vpiDecompile:1
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (ts2), line:5:15, endln:5:18
      |vpiParent:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
      |vpiName:ts2
      |INT:2
      |vpiDecompile:2
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (ts3), line:5:20, endln:5:23
      |vpiParent:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
      |vpiName:ts3
      |INT:3
      |vpiDecompile:3
      |vpiSize:2
  |vpiDefName:work@enum_paren_type
  |vpiNet:
  \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:clk
    |vpiFullName:work@enum_paren_type.clk
  |vpiNet:
  \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:rst
    |vpiFullName:work@enum_paren_type.rst
  |vpiNet:
  \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.state)
      |vpiParent:
      \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
      |vpiFullName:work@enum_paren_type.state
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:state
    |vpiFullName:work@enum_paren_type.state
  |vpiNet:
  \_logic_net: (work@enum_paren_type.state1), line:9:14, endln:9:20
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.state1)
      |vpiParent:
      \_logic_net: (work@enum_paren_type.state1), line:9:14, endln:9:20
      |vpiFullName:work@enum_paren_type.state1
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:state1
    |vpiFullName:work@enum_paren_type.state1
  |vpiNet:
  \_logic_net: (work@enum_paren_type.enum_const), line:10:12, endln:10:22
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.enum_const)
      |vpiParent:
      \_logic_net: (work@enum_paren_type.enum_const), line:10:12, endln:10:22
      |vpiFullName:work@enum_paren_type.enum_const
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:enum_const
    |vpiFullName:work@enum_paren_type.enum_const
  |vpiPort:
  \_port: (clk), line:2:30, endln:2:33
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@enum_paren_type.clk.clk), line:2:30, endln:2:33
      |vpiParent:
      \_port: (clk), line:2:30, endln:2:33
      |vpiName:clk
      |vpiFullName:work@enum_paren_type.clk.clk
      |vpiActual:
      \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
    |vpiTypedef:
    \_ref_typespec: (work@enum_paren_type.clk)
      |vpiParent:
      \_port: (clk), line:2:30, endln:2:33
      |vpiFullName:work@enum_paren_type.clk
      |vpiActual:
      \_logic_typespec: , line:2:30, endln:2:30
  |vpiPort:
  \_port: (rst), line:2:41, endln:2:44
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@enum_paren_type.rst.rst), line:2:41, endln:2:44
      |vpiParent:
      \_port: (rst), line:2:41, endln:2:44
      |vpiName:rst
      |vpiFullName:work@enum_paren_type.rst.rst
      |vpiActual:
      \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
    |vpiTypedef:
    \_ref_typespec: (work@enum_paren_type.rst)
      |vpiParent:
      \_port: (rst), line:2:41, endln:2:44
      |vpiFullName:work@enum_paren_type.rst
      |vpiActual:
      \_logic_typespec: , line:2:41, endln:2:41
  |vpiProcess:
  \_always: , line:12:3, endln:23:6
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiStmt:
    \_event_control: , line:12:10, endln:12:24
      |vpiParent:
      \_always: , line:12:3, endln:23:6
      |vpiCondition:
      \_operation: , line:12:12, endln:12:23
        |vpiParent:
        \_event_control: , line:12:10, endln:12:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@enum_paren_type.clk), line:12:20, endln:12:23
          |vpiParent:
          \_operation: , line:12:12, endln:12:23
          |vpiName:clk
          |vpiFullName:work@enum_paren_type.clk
          |vpiActual:
          \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
      |vpiStmt:
      \_begin: (work@enum_paren_type), line:12:25, endln:23:6
        |vpiParent:
        \_event_control: , line:12:10, endln:12:24
        |vpiFullName:work@enum_paren_type
        |vpiStmt:
        \_if_else: , line:13:5, endln:22:8
          |vpiParent:
          \_begin: (work@enum_paren_type), line:12:25, endln:23:6
          |vpiCondition:
          \_ref_obj: (work@enum_paren_type.rst), line:13:9, endln:13:12
            |vpiParent:
            \_begin: (work@enum_paren_type), line:12:25, endln:23:6
            |vpiName:rst
            |vpiFullName:work@enum_paren_type.rst
            |vpiActual:
            \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
          |vpiStmt:
          \_begin: (work@enum_paren_type), line:13:14, endln:15:8
            |vpiParent:
            \_if_else: , line:13:5, endln:22:8
            |vpiFullName:work@enum_paren_type
            |vpiStmt:
            \_assignment: , line:14:7, endln:14:19
              |vpiParent:
              \_begin: (work@enum_paren_type), line:13:14, endln:15:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@enum_paren_type.ts0), line:14:16, endln:14:19
                |vpiParent:
                \_assignment: , line:14:7, endln:14:19
                |vpiName:ts0
                |vpiFullName:work@enum_paren_type.ts0
                |vpiActual:
                \_enum_const: (ts0), line:5:5, endln:5:8
              |vpiLhs:
              \_ref_obj: (work@enum_paren_type.state), line:14:7, endln:14:12
                |vpiParent:
                \_assignment: , line:14:7, endln:14:19
                |vpiName:state
                |vpiFullName:work@enum_paren_type.state
                |vpiActual:
                \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
          |vpiElseStmt:
          \_begin: (work@enum_paren_type), line:15:14, endln:22:8
            |vpiParent:
            \_if_else: , line:13:5, endln:22:8
            |vpiFullName:work@enum_paren_type
            |vpiStmt:
            \_if_else: , line:16:7, endln:21:22
              |vpiParent:
              \_begin: (work@enum_paren_type), line:15:14, endln:22:8
              |vpiCondition:
              \_operation: , line:16:11, endln:16:23
                |vpiParent:
                \_begin: (work@enum_paren_type), line:15:14, endln:22:8
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@enum_paren_type.state), line:16:11, endln:16:16
                  |vpiParent:
                  \_operation: , line:16:11, endln:16:23
                  |vpiName:state
                  |vpiFullName:work@enum_paren_type.state
                  |vpiActual:
                  \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
                |vpiOperand:
                \_ref_obj: (work@enum_paren_type.ts0), line:16:20, endln:16:23
                  |vpiParent:
                  \_operation: , line:16:11, endln:16:23
                  |vpiName:ts0
                  |vpiFullName:work@enum_paren_type.ts0
                  |vpiActual:
                  \_enum_const: (ts0), line:5:5, endln:5:8
              |vpiStmt:
              \_assignment: , line:17:9, endln:17:21
                |vpiParent:
                \_if_else: , line:16:7, endln:21:22
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@enum_paren_type.ts1), line:17:18, endln:17:21
                  |vpiParent:
                  \_assignment: , line:17:9, endln:17:21
                  |vpiName:ts1
                  |vpiFullName:work@enum_paren_type.ts1
                  |vpiActual:
                  \_enum_const: (ts1), line:5:10, endln:5:13
                |vpiLhs:
                \_ref_obj: (work@enum_paren_type.state), line:17:9, endln:17:14
                  |vpiParent:
                  \_assignment: , line:17:9, endln:17:21
                  |vpiName:state
                  |vpiFullName:work@enum_paren_type.state
                  |vpiActual:
                  \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
              |vpiElseStmt:
              \_if_else: , line:18:12, endln:21:22
                |vpiParent:
                \_if_else: , line:16:7, endln:21:22
                |vpiCondition:
                \_operation: , line:18:16, endln:18:28
                  |vpiParent:
                  \_if_else: , line:16:7, endln:21:22
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@enum_paren_type.state), line:18:16, endln:18:21
                    |vpiParent:
                    \_operation: , line:18:16, endln:18:28
                    |vpiName:state
                    |vpiFullName:work@enum_paren_type.state
                    |vpiActual:
                    \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
                  |vpiOperand:
                  \_ref_obj: (work@enum_paren_type.ts1), line:18:25, endln:18:28
                    |vpiParent:
                    \_operation: , line:18:16, endln:18:28
                    |vpiName:ts1
                    |vpiFullName:work@enum_paren_type.ts1
                    |vpiActual:
                    \_enum_const: (ts1), line:5:10, endln:5:13
                |vpiStmt:
                \_assignment: , line:19:9, endln:19:21
                  |vpiParent:
                  \_if_else: , line:18:12, endln:21:22
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@enum_paren_type.ts2), line:19:18, endln:19:21
                    |vpiParent:
                    \_assignment: , line:19:9, endln:19:21
                    |vpiName:ts2
                    |vpiFullName:work@enum_paren_type.ts2
                    |vpiActual:
                    \_enum_const: (ts2), line:5:15, endln:5:18
                  |vpiLhs:
                  \_ref_obj: (work@enum_paren_type.state), line:19:9, endln:19:14
                    |vpiParent:
                    \_assignment: , line:19:9, endln:19:21
                    |vpiName:state
                    |vpiFullName:work@enum_paren_type.state
                    |vpiActual:
                    \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
                |vpiElseStmt:
                \_if_stmt: , line:20:12, endln:21:22
                  |vpiParent:
                  \_if_else: , line:18:12, endln:21:22
                  |vpiCondition:
                  \_operation: , line:20:16, endln:20:28
                    |vpiParent:
                    \_if_else: , line:18:12, endln:21:22
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@enum_paren_type.state), line:20:16, endln:20:21
                      |vpiParent:
                      \_operation: , line:20:16, endln:20:28
                      |vpiName:state
                      |vpiFullName:work@enum_paren_type.state
                      |vpiActual:
                      \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
                    |vpiOperand:
                    \_ref_obj: (work@enum_paren_type.ts2), line:20:25, endln:20:28
                      |vpiParent:
                      \_operation: , line:20:16, endln:20:28
                      |vpiName:ts2
                      |vpiFullName:work@enum_paren_type.ts2
                      |vpiActual:
                      \_enum_const: (ts2), line:5:15, endln:5:18
                  |vpiStmt:
                  \_assignment: , line:21:9, endln:21:21
                    |vpiParent:
                    \_if_stmt: , line:20:12, endln:21:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@enum_paren_type.ts0), line:21:18, endln:21:21
                      |vpiParent:
                      \_assignment: , line:21:9, endln:21:21
                      |vpiName:ts0
                      |vpiFullName:work@enum_paren_type.ts0
                      |vpiActual:
                      \_enum_const: (ts0), line:5:5, endln:5:8
                    |vpiLhs:
                    \_ref_obj: (work@enum_paren_type.state), line:21:9, endln:21:14
                      |vpiParent:
                      \_assignment: , line:21:9, endln:21:21
                      |vpiName:state
                      |vpiFullName:work@enum_paren_type.state
                      |vpiActual:
                      \_logic_net: (work@enum_paren_type.state), line:8:12, endln:8:17
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
  |vpiParent:
  \_design: (work@enum_paren_type)
  |vpiName:work@enum_paren_type
  |vpiVariables:
  \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.state)
      |vpiParent:
      \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
      |vpiFullName:work@enum_paren_type.state
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:state
    |vpiFullName:work@enum_paren_type.state
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@enum_paren_type.state1), line:9:14, endln:9:20
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.state1)
      |vpiParent:
      \_enum_var: (work@enum_paren_type.state1), line:9:14, endln:9:20
      |vpiFullName:work@enum_paren_type.state1
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:state1
    |vpiFullName:work@enum_paren_type.state1
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@enum_paren_type.enum_const), line:10:12, endln:10:22
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.enum_const)
      |vpiParent:
      \_enum_var: (work@enum_paren_type.enum_const), line:10:12, endln:10:22
      |vpiFullName:work@enum_paren_type.enum_const
      |vpiActual:
      \_enum_typespec: (states_t), line:4:3, endln:6:14
    |vpiName:enum_const
    |vpiFullName:work@enum_paren_type.enum_const
    |vpiVisibility:1
    |vpiExpr:
    \_ref_obj: (work@enum_paren_type.enum_const.ts1), line:10:25, endln:10:28
      |vpiParent:
      \_enum_var: (work@enum_paren_type.enum_const), line:10:12, endln:10:22
      |vpiName:ts1
      |vpiFullName:work@enum_paren_type.enum_const.ts1
      |vpiActual:
      \_enum_const: (ts1), line:5:10, endln:5:13
  |vpiTypedef:
  \_enum_typespec: (states_t), line:4:3, endln:6:14
  |vpiDefName:work@enum_paren_type
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.clk)
      |vpiParent:
      \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
      |vpiFullName:work@enum_paren_type.clk
      |vpiActual:
      \_logic_typespec: , line:2:30, endln:2:30
    |vpiName:clk
    |vpiFullName:work@enum_paren_type.clk
  |vpiNet:
  \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@enum_paren_type.rst)
      |vpiParent:
      \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
      |vpiFullName:work@enum_paren_type.rst
      |vpiActual:
      \_logic_typespec: , line:2:41, endln:2:41
    |vpiName:rst
    |vpiFullName:work@enum_paren_type.rst
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:2:30, endln:2:33
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@enum_paren_type.clk), line:2:30, endln:2:33
      |vpiParent:
      \_port: (clk), line:2:30, endln:2:33
      |vpiName:clk
      |vpiFullName:work@enum_paren_type.clk
      |vpiActual:
      \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
    |vpiTypedef:
    \_ref_typespec: (work@enum_paren_type.clk)
      |vpiParent:
      \_port: (clk), line:2:30, endln:2:33
      |vpiFullName:work@enum_paren_type.clk
      |vpiActual:
      \_logic_typespec: , line:2:30, endln:2:30
    |vpiInstance:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
  |vpiPort:
  \_port: (rst), line:2:41, endln:2:44
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@enum_paren_type.rst), line:2:41, endln:2:44
      |vpiParent:
      \_port: (rst), line:2:41, endln:2:44
      |vpiName:rst
      |vpiFullName:work@enum_paren_type.rst
      |vpiActual:
      \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
    |vpiTypedef:
    \_ref_typespec: (work@enum_paren_type.rst)
      |vpiParent:
      \_port: (rst), line:2:41, endln:2:44
      |vpiFullName:work@enum_paren_type.rst
      |vpiActual:
      \_logic_typespec: , line:2:41, endln:2:41
    |vpiInstance:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
  |vpiProcess:
  \_always: , line:12:3, endln:23:6
    |vpiParent:
    \_module_inst: work@enum_paren_type (work@enum_paren_type), file:${SURELOG_DIR}/tests/EnumParenType/dut.sv, line:2:1, endln:25:10
    |vpiStmt:
    \_event_control: , line:12:10, endln:12:24
      |vpiParent:
      \_always: , line:12:3, endln:23:6
      |vpiCondition:
      \_operation: , line:12:12, endln:12:23
        |vpiParent:
        \_event_control: , line:12:10, endln:12:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@enum_paren_type.clk), line:12:20, endln:12:23
          |vpiParent:
          \_operation: , line:12:12, endln:12:23
          |vpiName:clk
          |vpiFullName:work@enum_paren_type.clk
          |vpiActual:
          \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
      |vpiStmt:
      \_begin: (work@enum_paren_type), line:12:25, endln:23:6
        |vpiParent:
        \_event_control: , line:12:10, endln:12:24
        |vpiFullName:work@enum_paren_type
        |vpiStmt:
        \_if_else: , line:13:5, endln:22:8
          |vpiParent:
          \_begin: (work@enum_paren_type), line:12:25, endln:23:6
          |vpiCondition:
          \_ref_obj: (work@enum_paren_type.rst), line:13:9, endln:13:12
            |vpiParent:
            \_if_else: , line:13:5, endln:22:8
            |vpiName:rst
            |vpiFullName:work@enum_paren_type.rst
            |vpiActual:
            \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
          |vpiStmt:
          \_begin: (work@enum_paren_type), line:13:14, endln:15:8
            |vpiParent:
            \_if_else: , line:13:5, endln:22:8
            |vpiFullName:work@enum_paren_type
            |vpiStmt:
            \_assignment: , line:14:7, endln:14:19
              |vpiParent:
              \_begin: (work@enum_paren_type), line:13:14, endln:15:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@enum_paren_type.ts0), line:14:16, endln:14:19
                |vpiParent:
                \_assignment: , line:14:7, endln:14:19
                |vpiName:ts0
                |vpiFullName:work@enum_paren_type.ts0
                |vpiActual:
                \_enum_const: (ts0), line:5:5, endln:5:8
              |vpiLhs:
              \_ref_obj: (work@enum_paren_type.state), line:14:7, endln:14:12
                |vpiParent:
                \_assignment: , line:14:7, endln:14:19
                |vpiName:state
                |vpiFullName:work@enum_paren_type.state
                |vpiActual:
                \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
          |vpiElseStmt:
          \_begin: (work@enum_paren_type), line:15:14, endln:22:8
            |vpiParent:
            \_if_else: , line:13:5, endln:22:8
            |vpiFullName:work@enum_paren_type
            |vpiStmt:
            \_if_else: , line:16:7, endln:21:22
              |vpiParent:
              \_begin: (work@enum_paren_type), line:15:14, endln:22:8
              |vpiCondition:
              \_operation: , line:16:11, endln:16:23
                |vpiParent:
                \_if_else: , line:16:7, endln:21:22
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@enum_paren_type.state), line:16:11, endln:16:16
                  |vpiParent:
                  \_operation: , line:16:11, endln:16:23
                  |vpiName:state
                  |vpiFullName:work@enum_paren_type.state
                  |vpiActual:
                  \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
                |vpiOperand:
                \_ref_obj: (work@enum_paren_type.ts0), line:16:20, endln:16:23
                  |vpiParent:
                  \_operation: , line:16:11, endln:16:23
                  |vpiName:ts0
                  |vpiFullName:work@enum_paren_type.ts0
                  |vpiActual:
                  \_enum_const: (ts0), line:5:5, endln:5:8
              |vpiStmt:
              \_assignment: , line:17:9, endln:17:21
                |vpiParent:
                \_if_else: , line:16:7, endln:21:22
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@enum_paren_type.ts1), line:17:18, endln:17:21
                  |vpiParent:
                  \_assignment: , line:17:9, endln:17:21
                  |vpiName:ts1
                  |vpiFullName:work@enum_paren_type.ts1
                  |vpiActual:
                  \_enum_const: (ts1), line:5:10, endln:5:13
                |vpiLhs:
                \_ref_obj: (work@enum_paren_type.state), line:17:9, endln:17:14
                  |vpiParent:
                  \_assignment: , line:17:9, endln:17:21
                  |vpiName:state
                  |vpiFullName:work@enum_paren_type.state
                  |vpiActual:
                  \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
              |vpiElseStmt:
              \_if_else: , line:18:12, endln:21:22
                |vpiParent:
                \_if_else: , line:16:7, endln:21:22
                |vpiCondition:
                \_operation: , line:18:16, endln:18:28
                  |vpiParent:
                  \_if_else: , line:18:12, endln:21:22
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@enum_paren_type.state), line:18:16, endln:18:21
                    |vpiParent:
                    \_operation: , line:18:16, endln:18:28
                    |vpiName:state
                    |vpiFullName:work@enum_paren_type.state
                    |vpiActual:
                    \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
                  |vpiOperand:
                  \_ref_obj: (work@enum_paren_type.ts1), line:18:25, endln:18:28
                    |vpiParent:
                    \_operation: , line:18:16, endln:18:28
                    |vpiName:ts1
                    |vpiFullName:work@enum_paren_type.ts1
                    |vpiActual:
                    \_enum_const: (ts1), line:5:10, endln:5:13
                |vpiStmt:
                \_assignment: , line:19:9, endln:19:21
                  |vpiParent:
                  \_if_else: , line:18:12, endln:21:22
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@enum_paren_type.ts2), line:19:18, endln:19:21
                    |vpiParent:
                    \_assignment: , line:19:9, endln:19:21
                    |vpiName:ts2
                    |vpiFullName:work@enum_paren_type.ts2
                    |vpiActual:
                    \_enum_const: (ts2), line:5:15, endln:5:18
                  |vpiLhs:
                  \_ref_obj: (work@enum_paren_type.state), line:19:9, endln:19:14
                    |vpiParent:
                    \_assignment: , line:19:9, endln:19:21
                    |vpiName:state
                    |vpiFullName:work@enum_paren_type.state
                    |vpiActual:
                    \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
                |vpiElseStmt:
                \_if_stmt: , line:20:12, endln:21:22
                  |vpiParent:
                  \_if_else: , line:18:12, endln:21:22
                  |vpiCondition:
                  \_operation: , line:20:16, endln:20:28
                    |vpiParent:
                    \_if_stmt: , line:20:12, endln:21:22
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@enum_paren_type.state), line:20:16, endln:20:21
                      |vpiParent:
                      \_operation: , line:20:16, endln:20:28
                      |vpiName:state
                      |vpiFullName:work@enum_paren_type.state
                      |vpiActual:
                      \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
                    |vpiOperand:
                    \_ref_obj: (work@enum_paren_type.ts2), line:20:25, endln:20:28
                      |vpiParent:
                      \_operation: , line:20:16, endln:20:28
                      |vpiName:ts2
                      |vpiFullName:work@enum_paren_type.ts2
                      |vpiActual:
                      \_enum_const: (ts2), line:5:15, endln:5:18
                  |vpiStmt:
                  \_assignment: , line:21:9, endln:21:21
                    |vpiParent:
                    \_if_stmt: , line:20:12, endln:21:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@enum_paren_type.ts0), line:21:18, endln:21:21
                      |vpiParent:
                      \_assignment: , line:21:9, endln:21:21
                      |vpiName:ts0
                      |vpiFullName:work@enum_paren_type.ts0
                      |vpiActual:
                      \_enum_const: (ts0), line:5:5, endln:5:8
                    |vpiLhs:
                    \_ref_obj: (work@enum_paren_type.state), line:21:9, endln:21:14
                      |vpiParent:
                      \_assignment: , line:21:9, endln:21:21
                      |vpiName:state
                      |vpiFullName:work@enum_paren_type.state
                      |vpiActual:
                      \_enum_var: (work@enum_paren_type.state), line:8:12, endln:8:17
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:4:16, endln:4:27
  |vpiRange:
  \_range: , line:4:22, endln:4:27
    |vpiParent:
    \_logic_typespec: , line:4:16, endln:4:27
    |vpiLeftRange:
    \_constant: , line:4:23, endln:4:24
      |vpiParent:
      \_range: , line:4:22, endln:4:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:25, endln:4:26
      |vpiParent:
      \_range: , line:4:22, endln:4:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:30, endln:2:30
\_logic_typespec: , line:2:41, endln:2:41
\_logic_typespec: , line:2:30, endln:2:30
  |vpiParent:
  \_logic_net: (work@enum_paren_type.clk), line:2:30, endln:2:33
\_logic_typespec: , line:2:41, endln:2:41
  |vpiParent:
  \_logic_net: (work@enum_paren_type.rst), line:2:41, endln:2:44
\_logic_typespec: , line:2:30, endln:2:30
\_logic_typespec: , line:2:41, endln:2:41
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/EnumParenType/dut.sv | ${SURELOG_DIR}/build/regression/EnumParenType/roundtrip/dut_000.sv | 4 | 25 |
============================== End RoundTrip Results ==============================
