# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_axi_gpio_0_0/sim/mpsoc_preset_axi_gpio_0_0.vhd" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_rst_ps8_0_99M_0/sim/mpsoc_preset_rst_ps8_0_99M_0.vhd" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_axi_bram_ctrl_0_0/sim/mpsoc_preset_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
